{"mappings":"AAAA,aAUA,SAASA,kBAAkBC,GACvBC,KAAKD,QAAUA,EACfC,KAAKC,YACT,CAipFA,SAASC,iCACL,IAAIC,EAAc,CACC,OACA,QACA,MACA,MACA,QACA,OACA,QACA,OACA,OACA,MACA,QACA,OACA,OACA,MACA,QACA,OACA,SACA,OACA,QACA,SACA,OACA,KACA,OACA,QACA,oBACA,QACA,MACA,OACA,OACA,MACA,QACA,OACA,OACA,MACA,QACA,MACA,OACA,SACA,SACA,QACA,KACA,QACA,QACA,QACA,OACA,MACA,QACA,QACA,QACA,OACA,OACA,OACA,SACA,MACA,QACA,OACA,OACA,QACA,MACA,QACA,QACA,OACA,OACA,OACA,OACA,QACA,QACA,IACA,MACA,OACA,OACA,OACA,QACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,QACA,OACA,QACA,OACA,QACA,MACA,OACA,MACA,OACA,OACA,QACA,MACA,QACA,SACA,OACA,MACA,MACA,QACA,OACA,OACA,OACA,OACA,OACA,QACA,QACA,QACA,QACA,SACA,WAEnB,SAA8CC,GAC1C,IAAIC,EAAe,EACfC,EAAiBC,cAAc,MACnC,SAASC,EAAaC,GAClB,IAAK,IAAIC,EAAQ,EAAGA,EAAQ,KAAQA,EAChCJ,EAAeD,KAAkBD,EAAQK,EAAYC,GAE7D,CACA,SAASC,EAAaF,GAElB,IADA,IAAIG,EAAmBR,EAAQK,GACtBC,EAAQ,EAAGA,EAAQ,KAAQA,EAChCJ,EAAeD,KAAkBO,CAEzC,CACA,SAASC,EAAaJ,GAElB,IADA,IAAIG,EAAmBR,EAAQK,GACtBC,EAAQ,EAAGA,EAAQ,MAASA,EACjCJ,EAAeD,KAAkBO,CAEzC,CAsDAJ,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,MACA,MACA,OACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,OACA,OACA,OACA,OACA,QACA,OACA,UAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,MACA,MACA,OACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,OACA,OACA,OACA,OACA,QACA,OACA,UAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,YACA,MACA,OACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,OACA,OACA,QACA,OACA,UAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,YACA,MACA,OACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,OACA,OACA,QACA,OACA,UAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,QACA,MACA,OACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,SACA,OACA,OACA,OACA,QACA,OACA,UAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,QACA,MACA,OACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,SACA,OACA,OACA,OACA,QACA,OACA,UAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,QACA,MACA,OACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,SACA,OACA,OACA,OACA,QACA,OACA,UAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,QACA,MACA,OACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,SACA,OACA,OACA,OACA,QACA,OACA,UAGdA,EAAa,CACC,MACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,MACA,YACA,QACA,YACA,YACA,YACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,QACA,OACA,SACA,OACA,WAGdA,EAAa,CACC,MACA,KACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,QACA,YACA,YACA,YACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,QACA,OACA,SACA,OACA,WAGdA,EAAa,CACC,MACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,OACA,YACA,QACA,YACA,YACA,YACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,QACA,OACA,SACA,OACA,WAGdA,EAAa,CACC,MACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,YACA,QACA,YACA,YACA,YACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,QACA,OACA,SACA,OACA,WAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,YACA,MACA,QACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,QACA,OACA,SACA,OACA,WAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,YACA,MACA,QACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,QACA,OACA,SACA,OACA,WAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,YACA,MACA,QACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,QACA,OACA,SACA,OACA,WAGdA,EAAa,CACC,MACA,OACA,MACA,OACA,MACA,OACA,MACA,OACA,MACA,YACA,MACA,QACA,MACA,YACA,MACA,cAGdA,EAAa,CACC,OACA,QACA,OACA,QACA,OACA,QACA,OACA,QACA,OACA,YACA,OACA,QACA,OACA,SACA,OACA,WAGdG,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,aAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,aAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,OAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,SAEbA,EAAa,SAEbA,EAAa,OAEbA,EAAa,OAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,SAEbA,EAAa,SAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,SAEbA,EAAa,SAEbA,EAAa,SAEbA,EAAa,SAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,QAEbA,EAAa,SAEbA,EAAa,SAEbA,EAAa,SAEbA,EAAa,SAvwBb,WAWI,IAVA,IAAIG,EAAW,CACC,OACA,OACA,QACA,QACA,QACA,QACA,SACA,UAEPC,EAAa,EAAGA,EAAa,KAAQA,EAC1C,IAAK,IAAIC,EAAY,EAAGA,EAAY,KAAQA,EAEpCV,EAAeD,KADM,IAAR,EAAZW,GACgCZ,EAAQU,EAAsB,EAAbC,IAGjBX,EAAQ,SAIzD,CAovBAa,GAnvBA,WAOI,IANA,IAAIH,EAAW,CACC,OACA,OACA,QACA,SAEPC,EAAa,EAAGA,EAAa,KAAQA,EAC1C,IAAK,IAAIC,EAAY,EAAGA,EAAY,KAAQA,EAEpCV,EAAeD,KADM,IAAR,EAAZW,GACgCZ,EAAQU,EAASC,GAAgB,EAAK,EAAqB,EAAbA,IAG9CX,EAAQ,SAIzD,CAouBAc,GAvxBA,SAAsBT,GAElB,IADA,IAAIG,EAAmBR,EAAQK,GACtBC,EAAQ,EAAGA,EAAQ,MAASA,EACjCJ,EAAeD,KAAkBO,CAEzC,CAoxBAO,CAAa,qBAEbN,EAAa,KAEbA,EAAa,MAvxBb,SAAsBJ,GAElB,IADA,IAAIG,EAAmBR,EAAQK,GACtBC,EAAQ,EAAGA,EAAQ,MAASA,EACjCJ,EAAeD,KAAkBO,CAEzC,CAoxBAQ,CAAa,aAEbP,EAAa,OAEbf,kBAAkBuB,UAAUf,eAAiBA,CACjD,CAkBAgB,CAjBA,WAKI,IAJA,IAAIC,EAAgB,CAAC,EAEjBC,EAAmC,EAArBrB,EAAYsB,OAC1BC,EAAO,sGACFC,EAAe,GAAmB,EAAfA,IAAmC,EAAdH,GAAkBG,EAAqC,GAAL,EAAfA,GAAyB,EAAG,CAC5G,IAAIC,EAAazB,EAA2B,EAAfwB,GAC7BJ,EAAcK,GAA6B,EAAfD,EAG5BD,GAAQ,SAA0B,EAAfC,GAAoB,UAAYC,EAAa,YACpE,CAIA,OAHAF,GAAQ,8BACRH,EAAc,UAA8B,EAAfI,EAC7B7B,kBAAkBuB,UAAUQ,eAAiBC,SAASJ,GAC/CH,CACX,CACqCQ,GACzC,CA3kHAjC,kBAAkBuB,UAAUpB,WAAa,WACrCD,KAAKgC,KAAOhC,KAAKD,QAAQiC,KACzBhC,KAAKiC,UAAYjC,KAAKD,QAAQkC,UAC9BjC,KAAKkC,aAAelC,KAAKD,QAAQmC,aACjClC,KAAKmC,YAAcnC,KAAKD,QAAQoC,YAChCnC,KAAKoC,MAAQ,EACbpC,KAAKqC,OAAS,EACdrC,KAAKsC,QAAU,EACftC,KAAKuC,OAASvC,KAAKD,QAAQwC,MAC/B,EACAzC,kBAAkBuB,UAAUmB,iBAAmB,WAE3CxC,KAAKoC,MAAyD,EAAjDpC,KAAKuC,OAAOE,gBAAgC,EAAhBzC,KAAK0C,UAE9C1C,KAAK2C,yBAEL3C,KAAKsC,QAAwB,EAAdtC,KAAKqC,OACpBrC,KAAKqC,OAAsB,EAAbrC,KAAKoC,KACvB,EACAtC,kBAAkBuB,UAAUsB,uBAAyB,YAE5C3C,KAAMsC,SAAW,EAAKtC,KAAKmC,YAAYS,qBAAoC,EAAf5C,KAAKsC,WAAiB,EAEnFtC,KAAK6B,iBAIL7B,KAAK6C,yBAEb,EAEA/C,kBAAkBuB,UAAUyB,cAAgB,WAExC9C,KAAKoC,MAAyD,EAAjDpC,KAAKuC,OAAOE,gBAAgC,EAAhBzC,KAAK0C,UAE9C1C,KAAK6C,0BAEL7C,KAAKsC,QAAwB,EAAdtC,KAAKqC,OACpBrC,KAAKqC,OAAsB,EAAbrC,KAAKoC,KACvB,EACAtC,kBAAkBuB,UAAUwB,wBAA0B,WAElD7C,KAAKiC,UAAU,IAAkC,GAAL,EAArBjC,KAAKiC,UAAU,KAAgB,CAC1D,EACAnC,kBAAkBuB,UAAU0B,MAAQ,WAChC,OAAyB,EAAhB/C,KAAK0C,UAAgB,EAAK,CACvC,EACA5C,kBAAkBuB,UAAU2B,SAAW,WACnC,OAAsB,EAAfhD,KAAK+C,OAChB,EACAjD,kBAAkBuB,UAAU4B,qBAAuB,WAC/C,OAAoB,EAAbjD,KAAKoC,KAChB,EACAtC,kBAAkBuB,UAAU6B,WAAa,WACrC,OAAOlD,KAAMsC,SAAW,GAAM,GAClC,EACwB,mBAAba,KAAKC,KAEZtD,kBAAkBuB,UAAUgC,YAAc,WACtC,IAAIC,EAAsB,MAAftD,KAAKsC,QAKhB,OAFAgB,GAAiB,GADjBA,GAAgB,OADhBA,GAAgB,EAAPA,IAAaA,GAAS,EAAK,OAAW,KACpBA,GAAS,EAAK,OAAW,KAC7BA,GAAQ,GAAM,KAAS,EAEhC,GADdA,EAAOH,KAAKC,KAAY,EAAPE,EAAU,WAAc,GAE7C,EAIAxD,kBAAkBuB,UAAUgC,YAAc,WACtC,IAAIC,EAAsB,MAAftD,KAAKsC,QAKhB,OAAc,GADdgB,EAAe,UADfA,GAAiB,GADjBA,GAAgB,OADhBA,GAAgB,EAAPA,IAAaA,GAAS,EAAK,OAAW,KACpBA,GAAS,EAAK,OAAW,KAC7BA,GAAQ,GAAM,KAAS,IACjB,GAEjC,EAEJxD,kBAAkBuB,UAAUkC,8BAAgC,SAAUC,GAKlE,OAAwB,GADxBA,GAAoC,GAFpCA,GAAkC,KAEiB,EADtCxD,KAAKqD,eAAiB,GACsB,EAE7D,EACAvD,kBAAkBuB,UAAUoC,8BAAgC,SAAUD,GAKlE,OAAwB,GADxBA,GAAoC,GAFpCA,GAAkC,KAEiB,EADtCxD,KAAKqD,eAAiB,GACsB,EAE7D,EACAvD,kBAAkBuB,UAAUqC,cAAgB,SAAUC,EAASC,GAE3DD,GAAoB,EACpBC,GAAc,EACd5D,KAAKiC,UAAoB,GAAV0B,GAAwB,EAAPC,CACpC,EACA9D,kBAAkBuB,UAAUwC,kBAAoB,SAAUF,EAASC,GAE/DD,GAAoB,EACpBC,GAAc,EACd5D,KAAKkC,aAAuB,EAAVyB,GAAwB,EAAPC,CACvC,EACA9D,kBAAkBuB,UAAUyC,mBAAqB,SAAUH,EAASC,GAGhEA,GAAc,GACC,GAFfD,GAAoB,IAEA,GAEhB3D,KAAK0D,cAAwB,EAAVC,EAAoB,EAAPC,GAIhC5D,KAAKD,QAAQgE,QAAc,EAAPH,EAE5B,EACA9D,kBAAkBuB,UAAU2C,mCAAqC,SAAUJ,GAEvEA,GAAc,EACd,IAAID,EAAU3D,KAAMsC,SAAW,GAAO,GACjB,KAAN,EAAVqB,IACD3D,KAAK0D,cAAwB,EAAVC,EAAoB,EAAPC,EAExC,EACA9D,kBAAkBuB,UAAU4C,mCAAqC,SAAUL,GAEvEA,GAAc,EACd,IAAID,EAAU3D,KAAMsC,SAAW,GAAQ,GACvCtC,KAAK6C,0BACgB,KAAN,EAAVc,IACD3D,KAAK0D,cAAwB,EAAVC,EAAoB,EAAPC,EAExC,EACA9D,kBAAkBuB,UAAU6C,aAAe,WACvC,IAAIC,EAAS,EAeb,OAdKnE,KAAMsC,SAAW,GAAM,MAAwB,GAAftC,KAAKsC,WAYtC6B,EAAqG,EAA5FnE,KAAKD,QAAQmE,aAA0C,EAA7BlE,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,wBAE5D,EAATF,CACX,EACArE,kBAAkBuB,UAAUiD,gBAAkB,WAC1C,IAAIH,EAAS,EAeb,OAdKnE,KAAMsC,SAAW,GAAM,MAAwB,GAAftC,KAAKsC,WAYtC6B,EAAwG,EAA/FnE,KAAKD,QAAQuE,gBAA6C,EAA7BtE,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,wBAE/D,EAATF,CACX,EACArE,kBAAkBuB,UAAUkD,2BAA6B,SAAUX,GAC/DA,GAAc,EACd5D,KAAK6C,0BACL7C,KAAKwE,4BAAmC,EAAPZ,EACrC,EACA9D,kBAAkBuB,UAAUmD,4BAA8B,SAAUZ,GAChEA,GAAc,EACd5D,KAAK8D,mBAAmB9D,KAAMsC,SAAW,GAAO,GAAY,EAAPsB,EACzD,EACA9D,kBAAkBuB,UAAUoD,2BAA6B,SAAUb,GAC/DA,GAAc,EACd5D,KAAK8D,mBAAmB9D,KAAMsC,SAAW,GAAQ,GAAY,EAAPsB,EAC1D,EACA9D,kBAAkBuB,UAAUqD,+BAAiC,SAAUd,GACnEA,GAAc,EACd,IAAID,EAAU3D,KAAMsC,SAAW,GAAQ,IACxB,EAAVqB,GAAe,GAEhB3D,KAAK2E,uBAAiC,EAAVhB,EAAoB,EAAPC,GAIzC5D,KAAKD,QAAQgE,QAAc,EAAPH,EAE5B,EACA9D,kBAAkBuB,UAAUuD,qCAAuC,SAAUhB,GACzEA,GAAc,EAEdA,IAAe,IAAO5D,KAAKD,QAAQ8E,cAAgB,GAEnD7E,KAAKD,QAAQgE,OAAc,EAAPH,EACxB,EACA9D,kBAAkBuB,UAAUyD,uBAAyB,SAAUnB,EAASC,GAGpEA,GAAc,GACC,GAFfD,GAAoB,IAEA,GAEhB3D,KAAK0D,cAAwB,EAAVC,EAAoB,EAAPC,GAIhC5D,KAAK4E,qCAA4C,EAAPhB,EAElD,EACA9D,kBAAkBuB,UAAU0D,+BAAiC,SAAUnB,GACnEA,GAAc,EACd5D,KAAK6C,0BACL7C,KAAKgF,gCAAuC,EAAPpB,EACzC,EACA9D,kBAAkBuB,UAAU2D,gCAAkC,SAAUpB,GACpEA,GAAc,EACd5D,KAAK8E,uBAAuB9E,KAAMsC,SAAW,GAAO,GAAY,EAAPsB,EAC7D,EACA9D,kBAAkBuB,UAAU4D,+BAAiC,SAAUrB,GACnEA,GAAc,EACd5D,KAAK8E,uBAAuB9E,KAAMsC,SAAW,GAAQ,GAAY,EAAPsB,EAC9D,EACA9D,kBAAkBuB,UAAUsD,uBAAyB,SAAUhB,EAASC,GAIpE,OAFAD,GAAoB,EACpBC,GAAc,EACmB,GAAzB5D,KAAKD,QAAQmF,WACjB,KAAK,GACL,KAAK,GACDlF,KAAK0D,cAAwB,EAAVC,EAAoB,EAAPC,GAChC,MACJ,KAAK,IACc,EAAVD,GAAe,EAChB3D,KAAK0D,cAAwB,EAAVC,EAAoB,EAAPC,GAIhC5D,KAAK6D,kBAA4B,EAAVF,EAAoB,EAAPC,GAExC,MACJ,SACmB,EAAVD,GAAe,GAChB3D,KAAK0D,cAAwB,EAAVC,EAAoB,EAAPC,GAIhC5D,KAAK6D,kBAA4B,EAAVF,EAAoB,EAAPC,GAGpD,EACA9D,kBAAkBuB,UAAU8D,sBAAwB,SAAUxB,EAASC,GAEnED,GAAoB,EACpBC,GAAc,EACd5D,KAAK8D,mBAA6B,EAAVH,EAAoB,EAAPC,EACzC,EACA9D,kBAAkBuB,UAAU+D,0BAA4B,SAAUzB,EAASC,GAGvEA,GAAc,GACC,GAFfD,GAAoB,IAEA,GACe,IAAX,MAAf3D,KAAKsC,SAENtC,KAAK0D,cAAwB,EAAVC,EAAoB,EAAPC,GAIhC5D,KAAK2E,uBAAiC,EAAVhB,EAAoB,EAAPC,GAI7C5D,KAAK4E,qCAA4C,EAAPhB,EAElD,EACA9D,kBAAkBuB,UAAUqB,OAAS,WAEjC,OAA6B,EAAtB1C,KAAKiC,UAAU,GAC1B,EACAnC,kBAAkBuB,UAAUgE,aAAe,SAAU1B,GAGjD,OADAA,GAAoB,EACmB,EAAhC3D,KAAKiC,UAAoB,GAAV0B,EAC1B,EACA7D,kBAAkBuB,UAAUiE,iBAAmB,SAAU3B,GAWrD,OAAc,IAPC,GAFfA,GAAoB,IAEA,GAC0B,EAAnC3D,KAAKkC,aAAuB,EAAVyB,GAIF,EAAhB3D,KAAK0C,SAGpB,EACA5C,kBAAkBuB,UAAU+C,oBAAsB,WAE9C,OAA6C,EAAtCpE,KAAKqF,aAA4B,EAAfrF,KAAKsC,QAClC,EACAxC,kBAAkBuB,UAAUgD,oBAAsB,WAE9C,OAAgD,EAAzCrE,KAAKqF,aAAarF,KAAKsC,SAAW,EAC7C,EACAxC,kBAAkBuB,UAAUkE,qBAAuB,WAE/C,OAAgD,EAAzCvF,KAAKqF,aAAarF,KAAKsC,SAAW,GAC7C,EACAxC,kBAAkBuB,UAAUmE,qBAAuB,WAE/C,OAAiD,EAA1CxF,KAAKqF,aAAarF,KAAKsC,SAAW,GAC7C,EACAxC,kBAAkBuB,UAAUoE,yBAA2B,WAEnD,OAA0D,EAAnDzF,KAAK0F,sBAAsB1F,KAAKsC,SAAW,GACtD,EACAxC,kBAAkBuB,UAAUsE,0BAA4B,WAEpD,OADA3F,KAAK6C,0BACkD,EAAhD7C,KAAKqF,aAAarF,KAAMsC,SAAW,GAAM,GACpD,EACAxC,kBAAkBuB,UAAUqE,sBAAwB,SAAU/B,GAE1DA,GAAoB,EACpB,IAAIC,EAAO,EACX,OAAiC,GAAzB5D,KAAKD,QAAQmF,WACjB,KAAK,GACL,KAAK,GACDtB,EAAwC,EAAjC5D,KAAKqF,aAAuB,EAAV1B,GACzB,MACJ,KAAK,GAEGC,GADW,EAAVD,GAAe,EACwB,EAAjC3D,KAAKqF,aAAuB,EAAV1B,GAImB,EAArC3D,KAAKsF,iBAA2B,EAAV3B,GAEjC,MACJ,QAEQC,GADW,EAAVD,GAAe,GACwB,EAAjC3D,KAAKqF,aAAuB,EAAV1B,GAImB,EAArC3D,KAAKsF,iBAA2B,EAAV3B,GAGzC,OAAc,EAAPC,CACX,EACA9D,kBAAkBuB,UAAUuE,GAAK,WAE7B,IAAIjC,EAAuC,EAA7B3D,KAAKoE,sBACI,IAAR,EAAVT,GAED3D,KAAKD,QAAQgE,QAAiB,EAAVJ,IAIpB3D,KAAKD,QAAQ8F,aACb7F,KAAKD,QAAQgE,QAAiB,EAAVJ,GAE5B,EACA7D,kBAAkBuB,UAAUyE,EAAI,WAE5B9F,KAAKD,QAAQgE,QAAyB,EAAhB/D,KAAK0C,WAAiB1C,KAAMsC,SAAW,GAAM,GAAM,EAC7E,EACAxC,kBAAkBuB,UAAU0E,GAAK,WAE7B/F,KAAK0D,cAAc,GAAoB,EAAf1D,KAAK+C,SAC7B/C,KAAK8F,GACT,EACAhG,kBAAkBuB,UAAU2E,IAAM,WAC9B,IAAIC,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAGpBnG,KAAKuE,2BAA2B0B,EAAWC,EAC/C,EACApG,kBAAkBuB,UAAU+E,KAAO,WAE/BpG,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAGpBrG,KAAKwE,4BAA4ByB,EAAWC,EAChD,EACApG,kBAAkBuB,UAAUiF,KAAO,WAC/B,IAGInC,GAHyC,EAA9BnE,KAAKwF,yBAC+B,EAApCxF,KAAKuG,8BAGpBvG,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAK+E,+BAAwC,EAATZ,EACxC,EACArE,kBAAkBuB,UAAUoF,MAAQ,WAEhCzG,KAAK6C,0BACL,IAGIsB,GAHyC,EAA9BnE,KAAKwF,yBAC+B,EAApCxF,KAAK0G,8BAGpB1G,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAKgF,gCAAyC,EAATb,EACzC,EACArE,kBAAkBuB,UAAUsF,IAAM,WAC9B,IAAIV,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAGpBnG,KAAKuE,2BAA2B0B,EAAWC,EAC/C,EACApG,kBAAkBuB,UAAUuF,KAAO,WAE/B5G,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAGpBrG,KAAKwE,4BAA4ByB,EAAWC,EAChD,EACApG,kBAAkBuB,UAAUwF,KAAO,WAC/B,IAGI1C,GAHyC,EAA9BnE,KAAKwF,yBAC+B,EAApCxF,KAAKuG,8BAGpBvG,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAK+E,+BAAwC,EAATZ,EACxC,EACArE,kBAAkBuB,UAAUyF,MAAQ,WAEhC9G,KAAK6C,0BACL,IAGIsB,GAHyC,EAA9BnE,KAAKwF,yBAC+B,EAApCxF,KAAK0G,8BAGpB1G,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAKgF,gCAAyC,EAATb,EACzC,EACArE,kBAAkBuB,UAAU0F,IAAM,WAC9B,IAAId,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAGpBnG,KAAKuE,4BAAwC,EAAX0B,IAA4B,EAAXC,GAAiB,EACxE,EACApG,kBAAkBuB,UAAU2F,KAAO,WAE/BhH,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAGpBrG,KAAKwE,6BAAyC,EAAXyB,IAA4B,EAAXC,GAAiB,EACzE,EACApG,kBAAkBuB,UAAU4F,KAAO,WAC/B,IAAIhB,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAEpBnG,KAAK+E,+BAA0F,EAA3D/E,KAAKmC,YAAY+E,YAAuB,EAAXjB,EAAyB,EAAXC,GACnF,EACApG,kBAAkBuB,UAAU8F,MAAQ,WAEhCnH,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAEpBrG,KAAKgF,gCAA2F,EAA3DhF,KAAKmC,YAAY+E,YAAuB,EAAXjB,EAAyB,EAAXC,GACpF,EACApG,kBAAkBuB,UAAU+F,IAAM,WAC9B,IAAInB,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAGpBnG,KAAKuE,4BAAwC,EAAX2B,IAA4B,EAAXD,GAAiB,EACxE,EACAnG,kBAAkBuB,UAAUgG,KAAO,WAE/BrH,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAGpBrG,KAAKwE,6BAAyC,EAAX0B,IAA4B,EAAXD,GAAiB,EACzE,EACAnG,kBAAkBuB,UAAUiG,KAAO,WAC/B,IAAIrB,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAEpBnG,KAAK+E,+BAA0F,EAA3D/E,KAAKmC,YAAY+E,YAAuB,EAAXhB,EAAyB,EAAXD,GACnF,EACAnG,kBAAkBuB,UAAUkG,MAAQ,WAEhCvH,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAEpBrG,KAAKgF,gCAA2F,EAA3DhF,KAAKmC,YAAY+E,YAAuB,EAAXhB,EAAyB,EAAXD,GACpF,EACAnG,kBAAkBuB,UAAUmG,IAAM,WAC9B,IAAIvB,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAGpBnG,KAAKuE,4BAAwC,EAAX0B,IAA4B,EAAXC,GAAiB,EACxE,EACApG,kBAAkBuB,UAAUoG,KAAO,WAE/BzH,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAGpBrG,KAAKwE,6BAAyC,EAAXyB,IAA4B,EAAXC,GAAiB,EACzE,EACApG,kBAAkBuB,UAAUqG,KAAO,WAC/B,IAAIzB,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAEpBnG,KAAK+E,+BAA0F,EAA3D/E,KAAKmC,YAAYwF,YAAuB,EAAX1B,EAAyB,EAAXC,GACnF,EACApG,kBAAkBuB,UAAUuG,MAAQ,WAEhC5H,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAEpBrG,KAAKgF,gCAA2F,EAA3DhF,KAAKmC,YAAYwF,YAAuB,EAAX1B,EAAyB,EAAXC,GACpF,EACApG,kBAAkBuB,UAAUwG,IAAM,WAC9B,IAAI5B,EAAyC,EAA9BjG,KAAKwF,uBAKvBS,GAAwB,GADxBA,GAAwB,EAAXA,IAA4B,GAHa,EAApCjG,KAAKmG,+BAGwB,KACjBnG,KAAKmC,YAAY2F,aAAe,IAAO,EAClE9H,KAAKuE,2BAAsC,EAAX0B,EACpC,EACAnG,kBAAkBuB,UAAU0G,KAAO,WAE/B/H,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAKvBS,GAAwB,GADxBA,GAAwB,EAAXA,IAA4B,GAHa,EAApCjG,KAAKqG,+BAGwB,KACjBrG,KAAKmC,YAAY2F,aAAe,IAAO,EAClE9H,KAAKwE,4BAAuC,EAAXyB,EACrC,EACAnG,kBAAkBuB,UAAU2G,KAAO,WAC/B,IAAI/B,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAEpBnG,KAAK+E,+BAA0F,EAA3D/E,KAAKmC,YAAY8F,YAAuB,EAAXhC,EAAyB,EAAXC,GACnF,EACApG,kBAAkBuB,UAAU6G,MAAQ,WAEhClI,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAEpBrG,KAAKgF,gCAA2F,EAA3DhF,KAAKmC,YAAY8F,YAAuB,EAAXhC,EAAyB,EAAXC,GACpF,EACApG,kBAAkBuB,UAAU8G,IAAM,WAC9B,IAAIlC,EAAyC,EAA9BjG,KAAKwF,uBAKvBS,GAAwB,GADxBA,GAAwB,EAAXA,IAA4B,GAHa,EAApCjG,KAAKmG,+BAGwB,KACjBnG,KAAKmC,YAAYiG,oBAAsB,IAAO,EACzEpI,KAAKuE,2BAAsC,EAAX0B,EACpC,EACAnG,kBAAkBuB,UAAUgH,KAAO,WAE/BrI,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAKvBS,GAAwB,GADxBA,GAAwB,EAAXA,IAA4B,GAHa,EAApCjG,KAAKqG,+BAGwB,KACjBrG,KAAKmC,YAAYiG,oBAAsB,IAAO,EACzEpI,KAAKwE,4BAAuC,EAAXyB,EACrC,EACAnG,kBAAkBuB,UAAUiH,KAAO,WAC/B,IAAIrC,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAEpBnG,KAAK+E,+BAA0F,EAA3D/E,KAAKmC,YAAYoG,YAAuB,EAAXtC,EAAyB,EAAXC,GACnF,EACApG,kBAAkBuB,UAAUmH,MAAQ,WAEhCxI,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAEpBrG,KAAKgF,gCAA2F,EAA3DhF,KAAKmC,YAAYoG,YAAuB,EAAXtC,EAAyB,EAAXC,GACpF,EACApG,kBAAkBuB,UAAUoH,IAAM,WAC9B,IAAIxC,EAAyC,EAA9BjG,KAAKwF,uBAKvBS,GAAwB,GADxBA,GAAwB,GAH8B,EAApCjG,KAAKmG,gCAGkB,EAAXF,GAAiB,KACjBjG,KAAKmC,YAAYiG,oBAAsB,IAAO,EACzEpI,KAAKuE,2BAAsC,EAAX0B,EACpC,EACAnG,kBAAkBuB,UAAUqH,KAAO,WAE/B1I,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAKvBS,GAAwB,GADxBA,GAAwB,GAH8B,EAApCjG,KAAKqG,gCAGkB,EAAXJ,GAAiB,KACjBjG,KAAKmC,YAAYiG,oBAAsB,IAAO,EACzEpI,KAAKwE,4BAAuC,EAAXyB,EACrC,EACAnG,kBAAkBuB,UAAUsH,KAAO,WAC/B,IAAI1C,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAEpBnG,KAAK+E,+BAA0F,EAA3D/E,KAAKmC,YAAYoG,YAAuB,EAAXrC,EAAyB,EAAXD,GACnF,EACAnG,kBAAkBuB,UAAUuH,MAAQ,WAEhC5I,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAEpBrG,KAAKgF,gCAA2F,EAA3DhF,KAAKmC,YAAYoG,YAAuB,EAAXrC,EAAyB,EAAXD,GACpF,EACAnG,kBAAkBuB,UAAUwH,KAAO,WAC/B,IAGI1E,GAHyC,EAA9BnE,KAAKwF,yBAC+B,EAApCxF,KAAKuG,8BAGpBvG,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAK6C,yBACT,EACA/C,kBAAkBuB,UAAUyH,MAAQ,WAEhC9I,KAAK6C,0BACL,IAGIsB,GAHyC,EAA9BnE,KAAKwF,yBAC+B,EAApCxF,KAAK0G,8BAGpB1G,KAAKmC,YAAYqE,SAAkB,EAATrC,EAC9B,EACArE,kBAAkBuB,UAAU0H,KAAO,WAC/B,IAGI5E,GAHyC,EAA9BnE,KAAKwF,yBAC+B,EAApCxF,KAAKuG,8BAGpBvG,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAK6C,yBACT,EACA/C,kBAAkBuB,UAAU2H,MAAQ,WAEhChJ,KAAK6C,0BACL,IAGIsB,GAHyC,EAA9BnE,KAAKwF,yBAC+B,EAApCxF,KAAK0G,8BAGpB1G,KAAKmC,YAAYqE,SAAkB,EAATrC,EAC9B,EACArE,kBAAkBuB,UAAU4H,KAAO,WAC/B,IAAIhD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BACpBnG,KAAKmC,YAAY+G,YAAuB,EAAXjD,EAAyB,EAAXC,GAE3ClG,KAAK6C,yBACT,EACA/C,kBAAkBuB,UAAU8H,MAAQ,WAEhCnJ,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BACpBrG,KAAKmC,YAAY+G,YAAuB,EAAXjD,EAAyB,EAAXC,EAC/C,EACApG,kBAAkBuB,UAAU+H,KAAO,WAC/B,IAAInD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAAWlG,KAAKmG,6BACpBnG,KAAKmC,YAAYkH,YAAuB,EAAXpD,EAAyB,EAAXC,GAE3ClG,KAAK6C,yBACT,EACA/C,kBAAkBuB,UAAUiI,MAAQ,WAEhCtJ,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAAWlG,KAAKqG,6BACpBrG,KAAKmC,YAAYkH,YAAuB,EAAXpD,EAAyB,EAAXC,EAC/C,EACApG,kBAAkBuB,UAAUkI,IAAM,WAC9B,IAAItD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKmG,6BAGpBnG,KAAKuE,2BAA2B0B,EAAWC,EAC/C,EACApG,kBAAkBuB,UAAUmI,KAAO,WAE/BxJ,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAChBU,EAA+C,EAApClG,KAAKqG,6BAGpBrG,KAAKwE,4BAA4ByB,EAAWC,EAChD,EACApG,kBAAkBuB,UAAUoI,KAAO,WAC/B,IAGItF,EAHyC,EAA9BnE,KAAKwF,wBAC+B,EAApCxF,KAAKuG,8BAGpBvG,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAK+E,+BAAwC,EAATZ,EACxC,EACArE,kBAAkBuB,UAAUqI,MAAQ,WAEhC1J,KAAK6C,0BACL,IAGIsB,EAHyC,EAA9BnE,KAAKwF,wBAC+B,EAApCxF,KAAK0G,8BAGpB1G,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAKgF,gCAAyC,EAATb,EACzC,EACArE,kBAAkBuB,UAAUsI,IAAM,WAG9B3J,KAAKuE,2BAA+D,EAApCvE,KAAKmG,6BACzC,EACArG,kBAAkBuB,UAAUuI,KAAO,WAE/B5J,KAAK6C,0BAGL7C,KAAKwE,4BAAgE,EAApCxE,KAAKqG,6BAC1C,EACAvG,kBAAkBuB,UAAUwI,KAAO,WAC/B,IAAI3D,EAA+C,EAApClG,KAAKuG,6BAEpBvG,KAAKmC,YAAYqE,SAAoB,EAAXN,GAE1BlG,KAAK+E,+BAA0C,EAAXmB,EACxC,EACApG,kBAAkBuB,UAAUyI,MAAQ,WAEhC9J,KAAK6C,0BACL,IAAIqD,EAA+C,EAApClG,KAAK0G,6BAEpB1G,KAAKmC,YAAYqE,SAAoB,EAAXN,GAE1BlG,KAAKgF,gCAA2C,EAAXkB,EACzC,EACApG,kBAAkBuB,UAAU0I,IAAM,WAC9B,IAAI9D,EAAyC,EAA9BjG,KAAKwF,uBAEhBU,GAAYlG,KAAKmG,6BAGrBnG,KAAKuE,2BAA2B0B,EAAWC,EAC/C,EACApG,kBAAkBuB,UAAU2I,KAAO,WAE/BhK,KAAK6C,0BACL,IAAIoD,EAAyC,EAA9BjG,KAAKwF,uBAEhBU,GAAYlG,KAAKqG,6BAGrBrG,KAAKwE,4BAA4ByB,EAAWC,EAChD,EACApG,kBAAkBuB,UAAU4I,KAAO,WAC/B,IAII9F,GAJyC,EAA9BnE,KAAKwF,yBAEJxF,KAAKuG,6BAGrBvG,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAK+E,+BAAwC,EAATZ,EACxC,EACArE,kBAAkBuB,UAAU6I,MAAQ,WAEhClK,KAAK6C,0BACL,IAIIsB,GAJyC,EAA9BnE,KAAKwF,yBAEJxF,KAAK0G,6BAGrB1G,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAKgF,gCAAyC,EAATb,EACzC,EACArE,kBAAkBuB,UAAU8I,IAAM,WAG9BnK,KAAKuE,4BAA4BvE,KAAKmG,6BAC1C,EACArG,kBAAkBuB,UAAU+I,KAAO,WAE/BpK,KAAK6C,0BAGL7C,KAAKwE,6BAA6BxE,KAAKqG,6BAC3C,EACAvG,kBAAkBuB,UAAUgJ,KAAO,WAC/B,IAAInE,GAAYlG,KAAKuG,6BAErBvG,KAAKmC,YAAYqE,SAAoB,EAAXN,GAE1BlG,KAAK+E,+BAA0C,EAAXmB,EACxC,EACApG,kBAAkBuB,UAAUiJ,MAAQ,WAEhCtK,KAAK6C,0BACL,IAAIqD,GAAYlG,KAAK0G,6BAErB1G,KAAKmC,YAAYqE,SAAoB,EAAXN,GAE1BlG,KAAKgF,gCAA2C,EAAXkB,EACzC,EACApG,kBAAkBuB,UAAUkJ,IAAM,WAE9B,IAAIC,EAAM,EAGNA,EAF6B,IAAb,QAAfxK,KAAKsC,SAEY,EAAZtC,KAAKyK,KAIO,EAAZzK,KAAK0K,KAEf1K,KAAKuE,2BAAiC,EAANiG,EACpC,EACA1K,kBAAkBuB,UAAUsJ,IAAM,WAC9B,OAAuB,SAAf3K,KAAKsC,SACT,KAAK,EAEDtC,KAAK4K,OACL,MACJ,KAAK,QAED5K,KAAK6K,OACL,MACJ,KAAK,SAED7K,KAAK8K,OACL,MACJ,QAEI9K,KAAK+K,OAGb/K,KAAK6C,yBACT,EACA/C,kBAAkBuB,UAAUuJ,KAAO,WAC/B,IAAII,EAAuC,EAA7BhL,KAAKoE,sBACnBpE,KAAKmC,YAAY8I,QAAkB,EAAVD,GACO,IAAZ,MAAfhL,KAAKsC,UAA8D,KAAT,GAAzBtC,KAAKD,QAAQmF,aAC/ClF,KAAKD,QAAQmL,mBAA6B,GAAVF,GAChChL,KAAKD,QAAQmF,UAAsB,IAAV8F,EACzBhL,KAAKD,QAAQoL,YAErB,EACArL,kBAAkBuB,UAAUwJ,KAAO,WAC/B,IAAIO,EAAuC,EAA7BpL,KAAKoE,sBACfiH,EAAO,EACX,OAAiC,GAAzBrL,KAAKD,QAAQmF,WACjB,KAAK,GACD,MACJ,KAAK,GACDmG,EAAO,EACP,MACJ,KAAK,GACDA,EAAO,EACP,MACJ,KAAK,GACDA,EAAO,EACP,MACJ,KAAK,GACDA,EAAO,EACP,MACJ,QACI,OAER,IAAIC,EAAOF,GAAY,GAAM,KACG,IAAZ,MAAfpL,KAAKsC,SACNgJ,GAAyB,IAAVF,EAGfE,GAA6C,IAA9BtL,KAAKD,QAAQwL,KAAY,EAAPF,GAErCrL,KAAKD,QAAQwL,KAAY,EAAPF,GAAmB,EAAPC,CAClC,EACAxL,kBAAkBuB,UAAUyJ,KAAO,WAC/B,IAAIM,EAAuB,EAAbpL,KAAKwL,MACnBxL,KAAKmC,YAAY8I,QAAkB,EAAVG,EAC7B,EACAtL,kBAAkBuB,UAAU0J,KAAO,WAC/B,IAAIK,EAAUpL,KAAKwL,OAAS,GACxBH,EAAO,EACX,OAAiC,GAAzBrL,KAAKD,QAAQmF,WACjB,KAAK,GACD,MACJ,KAAK,GACDmG,EAAO,EACP,MACJ,KAAK,GACDA,EAAO,EACP,MACJ,KAAK,GACDA,EAAO,EACP,MACJ,KAAK,GACDA,EAAO,EACP,MACJ,QACI,OAER,IAAIC,EAAqC,IAA9BtL,KAAKD,QAAQwL,KAAY,EAAPF,GAC7BrL,KAAKD,QAAQwL,KAAY,EAAPF,GAAYC,EAAkB,KAAVF,CAC1C,EACAtL,kBAAkBuB,UAAUoK,IAAM,WAE9B,IAAItH,EAA+B,EAAtBnE,KAAKkE,eAElBlE,KAAKiE,mCAA4C,EAATE,EAC5C,EACArE,kBAAkBuB,UAAUqK,KAAO,WAE/B,IAAIvH,EAA+B,EAAtBnE,KAAKkE,eAClBlE,KAAKmC,YAAYwJ,gBACjB3L,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAKiE,mCAA4C,EAATE,EAC5C,EACArE,kBAAkBuB,UAAUuK,IAAM,WAE9B,IAAIzH,EAAkC,EAAzBnE,KAAKsE,kBAElBH,GAAoB,EAATA,IAA6C,EAA9BnE,KAAKuF,wBAA+B,EAE9DvF,KAAKiE,mCAA4C,EAATE,EAC5C,EACArE,kBAAkBuB,UAAUwK,KAAO,WAE/B,IAAI1H,EAAkC,EAAzBnE,KAAKsE,kBAElBH,GAAoB,EAATA,IAA6C,EAA9BnE,KAAKuF,wBAA+B,EAC9DvF,KAAKmC,YAAYwJ,gBACjB3L,KAAKmC,YAAYqE,SAAkB,EAATrC,GAE1BnE,KAAKiE,mCAA4C,EAATE,EAC5C,EACArE,kBAAkBuB,UAAUyK,MAAQ,WAEhC9L,KAAKD,QAAQgM,cAA2C,EAA7B/L,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,uBAEhErE,KAAKiE,mCAAkE,EAA/BjE,KAAKD,QAAQiM,iBACrDhM,KAAKgE,mCAAiE,EAA9BhE,KAAKD,QAAQkM,eACzD,EACAnM,kBAAkBuB,UAAU6K,OAAS,WAEjClM,KAAKD,QAAQgM,cAA2C,EAA7B/L,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,uBAChErE,KAAKmC,YAAYwJ,gBACjB3L,KAAKmC,YAAYgK,YAA2C,EAA/BnM,KAAKD,QAAQiM,iBAC1ChM,KAAKmC,YAAYiK,QAAQpM,KAAKD,QAAQiM,gBAAkBhM,KAAKD,QAAQkM,gBAErEjM,KAAKiE,mCAAkE,EAA/BjE,KAAKD,QAAQiM,iBACrDhM,KAAKgE,mCAAiE,EAA9BhE,KAAKD,QAAQkM,eACzD,EACAnM,kBAAkBuB,UAAUgL,MAAQ,WAEhCrM,KAAKD,QAAQuM,cAA2C,EAA7BtM,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,sBAAyD,EAA9BrE,KAAKwF,uBAA0D,EAA9BxF,KAAKuF,wBAEjIvF,KAAKiE,mCAAkE,EAA/BjE,KAAKD,QAAQiM,iBACrDhM,KAAKgE,mCAAiE,EAA9BhE,KAAKD,QAAQkM,eACzD,EACAnM,kBAAkBuB,UAAUkL,OAAS,WAEjCvM,KAAKD,QAAQuM,cAA2C,EAA7BtM,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,sBAAyD,EAA9BrE,KAAKwF,uBAA0D,EAA9BxF,KAAKuF,wBACjIvF,KAAKmC,YAAYwJ,gBACjB3L,KAAKmC,YAAYgK,YAA2C,EAA/BnM,KAAKD,QAAQiM,iBAC1ChM,KAAKmC,YAAYiK,QAAQpM,KAAKD,QAAQiM,gBAAkBhM,KAAKD,QAAQkM,gBAErEjM,KAAKiE,mCAAkE,EAA/BjE,KAAKD,QAAQiM,iBACrDhM,KAAKgE,mCAAiE,EAA9BhE,KAAKD,QAAQkM,eACzD,EACAnM,kBAAkBuB,UAAUmL,MAAQ,WAEhCxM,KAAKD,QAAQ0M,aAA0C,EAA7BzM,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,uBAE/DrE,KAAKiE,mCAAkE,EAA/BjE,KAAKD,QAAQiM,iBACrDhM,KAAKgE,mCAAiE,EAA9BhE,KAAKD,QAAQkM,eACzD,EACAnM,kBAAkBuB,UAAUqL,OAAS,WAEjC1M,KAAKD,QAAQ0M,aAA0C,EAA7BzM,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,uBAC/DrE,KAAKmC,YAAYwJ,gBACjB3L,KAAKmC,YAAYgK,YAA2C,EAA/BnM,KAAKD,QAAQiM,iBAC1ChM,KAAKmC,YAAYiK,QAAQpM,KAAKD,QAAQiM,gBAAkBhM,KAAKD,QAAQkM,gBAErEjM,KAAKiE,mCAAkE,EAA/BjE,KAAKD,QAAQiM,iBACrDhM,KAAKgE,mCAAiE,EAA9BhE,KAAKD,QAAQkM,eACzD,EACAnM,kBAAkBuB,UAAUsL,MAAQ,WAEhC3M,KAAKD,QAAQ6M,aAA0C,EAA7B5M,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,sBAAyD,EAA9BrE,KAAKwF,uBAA0D,EAA9BxF,KAAKuF,wBAEhIvF,KAAKiE,mCAAkE,EAA/BjE,KAAKD,QAAQiM,iBACrDhM,KAAKgE,mCAAiE,EAA9BhE,KAAKD,QAAQkM,eACzD,EACAnM,kBAAkBuB,UAAUwL,OAAS,WAEjC7M,KAAKD,QAAQ6M,aAA0C,EAA7B5M,KAAKoE,sBAAwD,EAA7BpE,KAAKqE,sBAAyD,EAA9BrE,KAAKwF,uBAA0D,EAA9BxF,KAAKuF,wBAChIvF,KAAKmC,YAAYwJ,gBACjB3L,KAAKmC,YAAYgK,YAA2C,EAA/BnM,KAAKD,QAAQiM,iBAC1ChM,KAAKmC,YAAYiK,QAAQpM,KAAKD,QAAQiM,gBAAkBhM,KAAKD,QAAQkM,gBAErEjM,KAAKiE,mCAAkE,EAA/BjE,KAAKD,QAAQiM,iBACrDhM,KAAKgE,mCAAiE,EAA9BhE,KAAKD,QAAQkM,eACzD,EACAnM,kBAAkBuB,UAAUyL,KAAO,WAE/B,IAAInJ,EAAyC,EAA/B3D,KAAK+M,wBAEnB/M,KAAKD,QAAQiN,QAAkB,EAAVrJ,EAAgD,EAAnC3D,KAAK2F,4BAC3C,EACA7F,kBAAkBuB,UAAU4L,KAAO,WAE/B,IAAItJ,EAAyC,EAA/B3D,KAAK+M,wBAEnB/M,KAAKuE,2BAA8D,EAAnCvE,KAAKD,QAAQmN,OAAiB,EAAVvJ,IAEpD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU+L,MAAQ,WAEhC,IAAIzJ,EAAyC,EAA/B3D,KAAK+M,wBAEnB/M,KAAKuE,2BAA2BvE,KAAMD,QAAQmN,OAAiB,EAAVvJ,IAAgB,IAAO,IAE5E3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUgM,MAAQ,WAEhC,IAAI1J,EAAyC,EAA/B3D,KAAK+M,wBAEnB/M,KAAKuE,2BAA2BvE,KAAMD,QAAQuN,MAAgB,EAAV3J,IAAgB,IAAO,IAE3E3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUkM,MAAQ,WAEhC,IAAI5J,EAAyC,EAA/B3D,KAAKwN,wBAEnBxN,KAAKD,QAAQiN,QAAkB,EAAVrJ,EAAgD,EAAnC3D,KAAK2F,4BAC3C,EACA7F,kBAAkBuB,UAAUoM,MAAQ,WAEhC,IAAI9J,EAAyC,EAA/B3D,KAAKwN,wBAEnBxN,KAAKuE,2BAA8D,EAAnCvE,KAAKD,QAAQmN,OAAiB,EAAVvJ,IAEpD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUqM,OAAS,WAEjC,IAAI/J,EAAyC,EAA/B3D,KAAKwN,wBAEnBxN,KAAKuE,2BAA2BvE,KAAMD,QAAQmN,OAAiB,EAAVvJ,IAAgB,IAAO,IAE5E3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUsM,OAAS,WAEjC,IAAIhK,EAAyC,EAA/B3D,KAAKwN,wBAEnBxN,KAAKuE,2BAA2BvE,KAAMD,QAAQuN,MAAgB,EAAV3J,IAAgB,IAAO,IAE3E3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUuM,IAAM,WAE9B,IAAIjK,EAA+C,EAArC3D,KAAK6N,8BAEnB7N,KAAKD,QAAQ+N,QAAkB,EAAVnK,EAAgD,EAAnC3D,KAAK2F,4BAC3C,EACA7F,kBAAkBuB,UAAU0M,IAAM,WAE9B,IAAIpK,EAA+C,EAArC3D,KAAK6N,8BAEnB7N,KAAKuE,2BAA8D,EAAnCvE,KAAKD,QAAQiO,OAAiB,EAAVrK,IAEpD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU4M,KAAO,WAE/B,IAAItK,EAA+C,EAArC3D,KAAK6N,8BAEnB7N,KAAKD,QAAQmO,OAAiB,EAAVvK,EAAgD,EAAnC3D,KAAK2F,4BAC1C,EACA7F,kBAAkBuB,UAAU8M,KAAO,WAE/B,IAAIxK,EAA+C,EAArC3D,KAAK6N,8BAEnB7N,KAAKuE,2BAA6D,EAAlCvE,KAAKD,QAAQuN,MAAgB,EAAV3J,IAEnD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU+M,KAAO,WAE/B,IAAIzK,EAAyC,EAA/B3D,KAAKqO,wBAEnBrO,KAAKD,QAAQ+N,QAAkB,EAAVnK,EAAgD,EAAnC3D,KAAK2F,4BAC3C,EACA7F,kBAAkBuB,UAAUiN,KAAO,WAE/B,IAAI3K,EAAyC,EAA/B3D,KAAKqO,wBAEnBrO,KAAKuE,2BAA8D,EAAnCvE,KAAKD,QAAQiO,OAAiB,EAAVrK,IAEpD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUkN,MAAQ,WAEhC,IAAI5K,EAAyC,EAA/B3D,KAAKqO,wBAEnBrO,KAAKD,QAAQmO,OAAiB,EAAVvK,EAAgD,EAAnC3D,KAAK2F,4BAC1C,EACA7F,kBAAkBuB,UAAUmN,MAAQ,WAEhC,IAAI7K,EAAyC,EAA/B3D,KAAKqO,wBAEnBrO,KAAKuE,2BAA6D,EAAlCvE,KAAKD,QAAQuN,MAAgB,EAAV3J,IAEnD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUoN,KAAO,WAE/B,IAAI9K,EAA6C,EAAnC3D,KAAK0O,4BAEnB1O,KAAKD,QAAQ+N,QAAkB,EAAVnK,EAAgD,EAAnC3D,KAAK2F,4BAC3C,EACA7F,kBAAkBuB,UAAUsN,KAAO,WAE/B,IAAIhL,EAA6C,EAAnC3D,KAAK0O,4BAEnB1O,KAAKuE,2BAA8D,EAAnCvE,KAAKD,QAAQiO,OAAiB,EAAVrK,IAEpD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUuN,MAAQ,WAEhC,IAAIjL,EAA6C,EAAnC3D,KAAK0O,4BAEnB1O,KAAKD,QAAQmO,OAAiB,EAAVvK,EAAgD,EAAnC3D,KAAK2F,4BAC1C,EACA7F,kBAAkBuB,UAAUwN,MAAQ,WAEhC,IAAIlL,EAA6C,EAAnC3D,KAAK0O,4BAEnB1O,KAAKuE,2BAA6D,EAAlCvE,KAAKD,QAAQuN,MAAgB,EAAV3J,IAEnD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUyN,KAAO,WAE/B,IAAInL,EAA+C,EAArC3D,KAAK+O,8BAEnB/O,KAAKD,QAAQ+N,QAAkB,EAAVnK,EAAgD,EAAnC3D,KAAK2F,4BAC3C,EACA7F,kBAAkBuB,UAAU2N,KAAO,WAE/B,IAAIrL,EAA+C,EAArC3D,KAAK+O,8BAEnB/O,KAAKuE,2BAA8D,EAAnCvE,KAAKD,QAAQiO,OAAiB,EAAVrK,IAEpD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU4N,MAAQ,WAEhC,IAAItL,EAA+C,EAArC3D,KAAK+O,8BAEnB/O,KAAKD,QAAQmO,OAAiB,EAAVvK,EAAgD,EAAnC3D,KAAK2F,4BAC1C,EACA7F,kBAAkBuB,UAAU6N,MAAQ,WAEhC,IAAIvL,EAA+C,EAArC3D,KAAK+O,8BAEnB/O,KAAKuE,2BAA6D,EAAlCvE,KAAKD,QAAQuN,MAAgB,EAAV3J,IAEnD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU8N,MAAQ,WAEhC,IAAIxL,EAA6C,EAAnC3D,KAAKoP,4BAEnBpP,KAAKD,QAAQ+N,QAAkB,EAAVnK,EAAgD,EAAnC3D,KAAK2F,4BAC3C,EACA7F,kBAAkBuB,UAAUgO,MAAQ,WAEhC,IAAI1L,EAA6C,EAAnC3D,KAAKoP,4BAEnBpP,KAAKuE,2BAA8D,EAAnCvE,KAAKD,QAAQiO,OAAiB,EAAVrK,IAEpD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUiO,OAAS,WAEjC,IAAI3L,EAA6C,EAAnC3D,KAAKoP,4BAEnBpP,KAAKD,QAAQmO,OAAiB,EAAVvK,EAAgD,EAAnC3D,KAAK2F,4BAC1C,EACA7F,kBAAkBuB,UAAUkO,OAAS,WAEjC,IAAI5L,EAA6C,EAAnC3D,KAAKoP,4BAEnBpP,KAAKuE,2BAA6D,EAAlCvE,KAAKD,QAAQuN,MAAgB,EAAV3J,IAEnD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUmO,KAAO,WAE/B,IAAI7L,EAAyC,EAA/B3D,KAAKyP,wBAEnBzP,KAAKD,QAAQ+N,QAAkB,EAAVnK,EAAgD,EAAnC3D,KAAK2F,4BAC3C,EACA7F,kBAAkBuB,UAAUqO,KAAO,WAE/B,IAAI/L,EAAyC,EAA/B3D,KAAKyP,wBAEnBzP,KAAKuE,2BAA8D,EAAnCvE,KAAKD,QAAQiO,OAAiB,EAAVrK,IAEpD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUsO,MAAQ,WAEhC,IAAIhM,EAAyC,EAA/B3D,KAAKyP,wBAEnBzP,KAAKD,QAAQmO,OAAiB,EAAVvK,EAAgD,EAAnC3D,KAAK2F,4BAC1C,EACA7F,kBAAkBuB,UAAUuO,MAAQ,WAEhC,IAAIjM,EAAyC,EAA/B3D,KAAKyP,wBAEnBzP,KAAKuE,2BAA6D,EAAlCvE,KAAKD,QAAQuN,MAAgB,EAAV3J,IAEnD3D,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUwO,MAAQ,WAEhC,IAAoB,MAAf7P,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAE1BxF,KAAKgC,KAAK8N,yBAEV,IAAK,IAAIC,EAAgB,EAAGA,EAAgB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EAC7C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAA2D,EAAvCxD,KAAKqF,aAA6B,EAAhB0K,IAChEvM,EAAyC,GAAL,EAAjBA,GAA2B,GAItDxD,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAU4O,OAAS,WAEjC,IAAoB,MAAfjQ,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBACtB0K,EAAwE,EAAzDlQ,KAAKyD,8BAA+C,EAAjBD,GAEtDxD,KAAKgC,KAAK8N,yBAGV,IADA,IAAIK,EAAQ,EACHJ,EAAgB,EAAGA,EAAgB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EAC7C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAA2D,EAAvCxD,KAAKqF,aAA6B,EAAhB0K,IAChEvM,EAAyC,GAAL,EAAjBA,GAA2B,EAE3B,IAAN,EAAR2M,KACDA,EAAQ,EAERnQ,KAAKyE,2BAA0C,EAAfyL,KAK5ClQ,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAU+O,MAAQ,WAEhC,IAAoB,MAAfpQ,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAE1BhC,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,GAEpDxD,KAAKgC,KAAK8N,yBAEV,IAAK,IAAIC,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAA2D,EAAvCxD,KAAKqF,aAA6B,EAAhB0K,KAIxE/P,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUgP,OAAS,WAEjC,IAAoB,MAAfrQ,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAGtB0K,EAAgC,GADpC1M,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,IAGpDxD,KAAKgC,KAAK8N,yBAGV,IADA,IAAIK,EAAQ,EACHJ,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAA2D,EAAvCxD,KAAKqF,aAA6B,EAAhB0K,IAE7C,IAAN,EAARI,KACDA,EAAQ,EAERnQ,KAAKyE,2BAA0C,EAAfyL,KAK5ClQ,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUiP,MAAQ,WAEhC,IAAoB,MAAftQ,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAE1BxF,KAAKgC,KAAK8N,yBAEV,IAAK,IAAIC,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAA2D,EAAvCxD,KAAKqF,aAA6B,EAAhB0K,KAIxE/P,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUkP,OAAS,WAEjC,IAAoB,MAAfvQ,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBACtB0K,EAAwE,EAAzDlQ,KAAKyD,8BAA+C,EAAjBD,GAEtDxD,KAAKgC,KAAK8N,yBAGV,IADA,IAAIK,EAAQ,EACHJ,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAA2D,EAAvCxD,KAAKqF,aAA6B,EAAhB0K,IAE7C,IAAN,EAARI,KACDA,EAAQ,EAERnQ,KAAKyE,2BAA0C,EAAfyL,KAK5ClQ,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUmP,MAAQ,WAEhC,IAAoB,MAAfxQ,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAE1BhC,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,GAEpDxD,KAAKgC,KAAK8N,yBAEV,IAAK,IAAIC,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAA2D,EAAvCxD,KAAKqF,aAA6B,EAAhB0K,IAChEvM,EAAyC,GAAL,EAAjBA,GAA2B,GAItDxD,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUoP,OAAS,WAEjC,IAAoB,MAAfzQ,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAGtB0K,EAAgC,GADpC1M,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,IAGpDxD,KAAKgC,KAAK8N,yBAGV,IADA,IAAIK,EAAQ,EACHJ,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAA2D,EAAvCxD,KAAKqF,aAA6B,EAAhB0K,IAChEvM,EAAyC,GAAL,EAAjBA,GAA2B,EAE3B,IAAN,EAAR2M,KACDA,EAAQ,EAERnQ,KAAKyE,2BAA0C,EAAfyL,KAK5ClQ,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUqP,OAAS,WAEjC,IAAoB,MAAf1Q,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAE1BxF,KAAKgC,KAAK8N,yBAEV,IAAK,IAAIC,EAAgB,EAAGA,EAAgB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EAC7C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAAoE,EAAhDxD,KAAK0F,sBAAsC,EAAhBqK,IACzEvM,EAAyC,GAAL,EAAjBA,GAA2B,GAItDxD,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUsP,QAAU,WAElC,IAAoB,MAAf3Q,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBACtB0K,EAAwE,EAAzDlQ,KAAKyD,8BAA+C,EAAjBD,GAEtDxD,KAAKgC,KAAK8N,yBAGV,IADA,IAAIK,EAAQ,EACHJ,EAAgB,EAAGA,EAAgB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EAC7C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAAoE,EAAhDxD,KAAK0F,sBAAsC,EAAhBqK,IACzEvM,EAAyC,GAAL,EAAjBA,GAA2B,EAE3B,IAAN,EAAR2M,KACDA,EAAQ,EAERnQ,KAAKyE,2BAA0C,EAAfyL,KAK5ClQ,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUuP,OAAS,WAEjC,IAAoB,MAAf5Q,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAE1BhC,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,GAEpDxD,KAAKgC,KAAK8N,yBAEV,IAAK,IAAIC,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAAoE,EAAhDxD,KAAK0F,sBAAsC,EAAhBqK,KAIjF/P,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUwP,QAAU,WAElC,IAAoB,MAAf7Q,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAGtB0K,EAAgC,GADpC1M,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,IAGpDxD,KAAKgC,KAAK8N,yBAGV,IADA,IAAIK,EAAQ,EACHJ,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAAoE,EAAhDxD,KAAK0F,sBAAsC,EAAhBqK,IAEtD,IAAN,EAARI,KACDA,EAAQ,EAERnQ,KAAKyE,2BAA0C,EAAfyL,KAK5ClQ,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAUyP,OAAS,WAEjC,IAAoB,MAAf9Q,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAE1BxF,KAAKgC,KAAK8N,yBAEV,IAAK,IAAIC,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAAoE,EAAhDxD,KAAK0F,sBAAsC,EAAhBqK,KAIjF/P,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAU0P,QAAU,WAElC,IAAoB,MAAf/Q,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBACtB0K,EAAwE,EAAzDlQ,KAAKyD,8BAA+C,EAAjBD,GAEtDxD,KAAKgC,KAAK8N,yBAGV,IADA,IAAIK,EAAQ,EACHJ,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAAoE,EAAhDxD,KAAK0F,sBAAsC,EAAhBqK,IAEtD,IAAN,EAARI,KACDA,EAAQ,EAERnQ,KAAKyE,2BAA0C,EAAfyL,KAK5ClQ,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAU2P,OAAS,WAEjC,IAAoB,MAAfhR,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAE1BhC,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,GAEpDxD,KAAKgC,KAAK8N,yBAEV,IAAK,IAAIC,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAAoE,EAAhDxD,KAAK0F,sBAAsC,EAAhBqK,IACzEvM,EAAyC,GAAL,EAAjBA,GAA2B,GAItDxD,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAU4P,QAAU,WAElC,IAAoB,MAAfjR,KAAKsC,SAAoB,EAAG,CAE7B,IAAIkB,EAA+C,EAA9BxD,KAAKwF,uBAGtB0K,EAAgC,GADpC1M,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,IAGpDxD,KAAKgC,KAAK8N,yBAGV,IADA,IAAIK,EAAQ,EACHJ,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKuC,OAAOyN,cAA+B,EAAjBxM,EAAoE,EAAhDxD,KAAK0F,sBAAsC,EAAhBqK,IACzEvM,EAAyC,GAAL,EAAjBA,GAA2B,EAE3B,IAAN,EAAR2M,KACDA,EAAQ,EAERnQ,KAAKyE,2BAA0C,EAAfyL,KAK5ClQ,KAAKgC,KAAK8N,wBACd,CACJ,EACAhQ,kBAAkBuB,UAAU6P,MAAQ,WAEhC,IAAI1N,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAE1B,IAAK,IAAIyN,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKmF,sBAAsC,EAAhB4K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IACvEA,EAAyC,GAAL,EAAjBA,GAA2B,QAMtDxD,KAAKmF,sBAAsB,GAAoD,EAA/CnF,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAG7DxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU+P,OAAS,WAEjC,IAAI5N,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAE1B,IAAK,IAAIyN,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKmF,sBAAsC,EAAhB4K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IACvEA,EAAyC,GAAL,EAAjBA,GAA2B,QAMtDxD,KAAKmF,sBAAsB,GAAoD,EAA/CnF,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IACzDA,EAAyC,IAAL,EAAjBA,GAA8B,EAGrDxD,KAAKyE,2BAA4C,EAAjBjB,GAEhCxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUgQ,MAAQ,WAEhC,IAAI7N,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAAG,CAE7BkB,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,GAEpD,IAAK,IAAIuM,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKmF,sBAAsC,EAAhB4K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,KAI/ExD,KAAKgC,KAAK8N,wBACd,MAGI9P,KAAKmF,sBAAsB,GAAoD,EAA/CnF,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAG7DxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUiQ,OAAS,WAEjC,IAAI9N,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAAG,CAK7B,IAFA,IAAIiP,EAAoC,GADxC/N,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,IAG3CuM,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKmF,sBAAsC,EAAhB4K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,KAI/ExD,KAAKyE,2BAA8C,EAAnB8M,EACpC,MAGIvR,KAAKmF,sBAAsB,GAAoD,EAA/CnF,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IACzDA,GAAoC,EAAjBA,GAAsB,GAAQ,EAEjDxD,KAAKyE,2BAA4C,EAAjBjB,GAGpCxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUmQ,MAAQ,WAEhC,IAAIhO,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAE1B,IAAK,IAAIyN,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKmF,sBAAsC,EAAhB4K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,UAM/EA,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKmF,sBAAsB,GAAoD,EAA/CnF,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAG7DxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUoQ,OAAS,WAEjC,IAAIjO,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAE1B,IAAK,IAAIyN,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKmF,sBAAsC,EAAhB4K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,UAM/EA,EAAyC,IAAL,EAAjBA,GAA8B,EACjDxD,KAAKmF,sBAAsB,GAAoD,EAA/CnF,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAG7DxD,KAAKyE,2BAA4C,EAAjBjB,GAEhCxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUqQ,MAAQ,WAEhC,IAAIlO,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAAG,CAE7BkB,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,GAEpD,IAAK,IAAIuM,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKmF,sBAAsC,EAAhB4K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IACvEA,EAAyC,GAAL,EAAjBA,GAA2B,EAG1D,MAGIA,GAAoC,EAAjBA,GAAsB,EAAK,EAC9CxD,KAAKmF,sBAAsB,GAAoD,EAA/CnF,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAG7DxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUsQ,OAAS,WAEjC,IAAInO,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAAG,CAK7B,IAFA,IAAIiP,EAAoC,GADxC/N,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,IAG3CuM,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKmF,sBAAsC,EAAhB4K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IACvEA,EAAyC,GAAL,EAAjBA,GAA2B,GAItDxD,KAAKyE,2BAA8C,EAAnB8M,EACpC,MAGI/N,GAAoC,EAAjBA,GAAsB,GAAQ,EACjDxD,KAAKmF,sBAAsB,GAAoD,EAA/CnF,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAEzDxD,KAAKyE,2BAA4C,EAAjBjB,GAGpCxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUuQ,OAAS,WAEjC,IAAIpO,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAE1B,IAAK,IAAIyN,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKoF,0BAA0C,EAAhB2K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAC3EA,EAAyC,GAAL,EAAjBA,GAA2B,QAMtDxD,KAAK4E,qCAAoF,EAA/C5E,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAGvExD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUwQ,QAAU,WAElC,IAAIrO,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAE1B,IAAK,IAAIyN,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKoF,0BAA0C,EAAhB2K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAC3EA,EAAyC,GAAL,EAAjBA,GAA2B,QAMtDxD,KAAK4E,qCAAoF,EAA/C5E,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IACnEA,EAAyC,IAAL,EAAjBA,GAA8B,EAGrDxD,KAAKyE,2BAA4C,EAAjBjB,GAEhCxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAUyQ,OAAS,WAEjC,IAAItO,EAA+C,EAA9BxD,KAAKwF,uBAK1B,GAHAhC,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,GAEpDxD,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAE1B,IAAK,IAAIyN,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKoF,0BAA0C,EAAhB2K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,UAMnFxD,KAAKoF,0BAA0B,GAAoD,EAA/CpF,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAGjExD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU0Q,QAAU,WAElC,IAAIvO,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAAG,CAK7B,IAFA,IAAIiP,EAAoC,GADxC/N,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,IAG3CuM,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKoF,0BAA0C,EAAhB2K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,KAInFxD,KAAKyE,2BAA8C,EAAnB8M,EACpC,MAGIvR,KAAK4E,qCAAoF,EAA/C5E,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IACnEA,GAAoC,EAAjBA,GAAsB,GAAQ,EAEjDxD,KAAKyE,2BAA4C,EAAjBjB,GAGpCxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU2Q,OAAS,WAEjC,IAAIxO,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAE1B,IAAK,IAAIyN,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKoF,0BAA0C,EAAhB2K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,UAMnFA,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAK4E,qCAAoF,EAA/C5E,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAGvExD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU4Q,QAAU,WAElC,IAAIzO,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAE1B,IAAK,IAAIyN,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtBvM,EAAyC,GAAL,EAAjBA,GAA2B,EAC9CxD,KAAKoF,0BAA0C,EAAhB2K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,UAMnFA,EAAyC,IAAL,EAAjBA,GAA8B,EACjDxD,KAAK4E,qCAAoF,EAA/C5E,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAGvExD,KAAKyE,2BAA4C,EAAjBjB,GAEhCxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU6Q,OAAS,WAEjC,IAAI1O,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAAG,CAE7BkB,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,GAEpD,IAAK,IAAIuM,EAAgB,GAAoB,EAAhBA,GAAqB,GAAMA,EAAuC,GAAL,EAAhBA,GAA0B,EACnD,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKoF,0BAA0C,EAAhB2K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAC3EA,EAAyC,GAAL,EAAjBA,GAA2B,EAG1D,MAGIA,GAAoC,EAAjBA,GAAsB,EAAK,EAC9CxD,KAAK4E,qCAAoF,EAA/C5E,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAGvExD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU8Q,QAAU,WAElC,IAAI3O,EAA+C,EAA9BxD,KAAKwF,uBAG1B,GADAxF,KAAKgC,KAAK8N,0BACU,MAAf9P,KAAKsC,SAAoB,EAAG,CAK7B,IAFA,IAAIiP,EAAoC,GADxC/N,EAA0E,EAAzDxD,KAAKuD,8BAA+C,EAAjBC,IAG3CuM,EAAgB,EAAGA,EAAgB,GAAOA,EAAuC,GAAL,EAAhBA,GAA0B,EAC9C,IAAxC/P,KAAKsC,QAAW,GAAKyN,KAEtB/P,KAAKoF,0BAA0C,EAAhB2K,EAAkE,EAA/C/P,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAC3EA,EAAyC,GAAL,EAAjBA,GAA2B,GAItDxD,KAAKyE,2BAA8C,EAAnB8M,EACpC,MAGI/N,GAAoC,EAAjBA,GAAsB,GAAQ,EACjDxD,KAAK4E,qCAAoF,EAA/C5E,KAAKuC,OAAO4O,aAA8B,EAAjB3N,IAEnExD,KAAKyE,2BAA4C,EAAjBjB,GAGpCxD,KAAKgC,KAAK8N,yBAEV9P,KAAKgC,KAAKmL,gCACd,EACArN,kBAAkBuB,UAAU+Q,kBAAoB,WAE5C,OADApS,KAAK6C,0BACG7C,KAAMsC,SAAW,GAAM,IAC3B,KAAK,EACDtC,KAAKoQ,QACL,MACJ,KAAK,EACDpQ,KAAKqR,QACL,MACJ,KAAK,EACDrR,KAAKqQ,SACL,MACJ,KAAK,EACDrQ,KAAKsR,SACL,MACJ,KAAK,EACDtR,KAAK4Q,SACL,MACJ,KAAK,EACD5Q,KAAK8R,SACL,MACJ,KAAK,EACD9R,KAAK6Q,UACL,MACJ,KAAK,EACD7Q,KAAK+R,UACL,MACJ,KAAK,EACD/R,KAAK6P,QACL,MACJ,KAAK,EACD7P,KAAKkR,QACL,MACJ,KAAK,GACDlR,KAAKiQ,SACL,MACJ,KAAK,GACDjQ,KAAKoR,SACL,MACJ,KAAK,GACDpR,KAAK0Q,SACL,MACJ,KAAK,GACD1Q,KAAK4R,SACL,MACJ,KAAK,GACD5R,KAAK2Q,UACL,MACJ,KAAK,GACD3Q,KAAK6R,UACL,MACJ,KAAK,GACD7R,KAAKwQ,QACL,MACJ,KAAK,GACDxQ,KAAK0R,QACL,MACJ,KAAK,GACD1R,KAAKyQ,SACL,MACJ,KAAK,GACDzQ,KAAK2R,SACL,MACJ,KAAK,GACD3R,KAAKgR,SACL,MACJ,KAAK,GACDhR,KAAKkS,SACL,MACJ,KAAK,GACDlS,KAAKiR,UACL,MACJ,KAAK,GACDjR,KAAKmS,UACL,MACJ,KAAK,GACDnS,KAAKsQ,QACL,MACJ,KAAK,GACDtQ,KAAKwR,QACL,MACJ,KAAK,GACDxR,KAAKuQ,SACL,MACJ,KAAK,GACDvQ,KAAKyR,SACL,MACJ,KAAK,GACDzR,KAAK8Q,SACL,MACJ,KAAK,GACD9Q,KAAKgS,SACL,MACJ,KAAK,GACDhS,KAAK+Q,UACL,MACJ,QACI/Q,KAAKiS,UAEjB,EACAnS,kBAAkBuB,UAAUgR,IAAM,WAC9B,IAAIC,EAAqC,EAA9BtS,KAAKwF,uBACZ5B,EAAuC,EAAhC5D,KAAKD,QAAQiO,OAAc,EAAPsE,GAE/BtS,KAAKgC,KAAKmL,iCACVnN,KAAKD,QAAQ+N,QAAe,EAAPwE,EAAuC,EAA7BtS,KAAKoE,uBACpCpE,KAAKuE,2BAAkC,EAAPX,EACpC,EACA9D,kBAAkBuB,UAAUkR,KAAO,WAC/B,IAAID,EAAqC,EAA9BtS,KAAKwF,uBACZ5B,EAAsC,EAA/B5D,KAAKD,QAAQuN,MAAa,EAAPgF,GAE9BtS,KAAKgC,KAAKmL,iCACVnN,KAAKD,QAAQmO,OAAc,EAAPoE,EAAuC,EAA7BtS,KAAKoE,uBACnCpE,KAAKuE,2BAAkC,EAAPX,EACpC,EACA9D,kBAAkBuB,UAAUmR,IAAM,WAE9BxS,KAAKD,QAAQyS,KACjB,EACA1S,kBAAkBuB,UAAUoR,UAAY,WAEpCzS,KAAKD,QAAQ0S,WACjB,EACA3S,kBAAkBuB,UAAU8E,2BAA6B,WACrD,IAAIvC,EAAO,EACX,QAAwB,SAAf5D,KAAKsC,UAAwB,GAClC,KAAK,EACDsB,EAAoB,EAAb5D,KAAK0S,MACZ,MACJ,KAAK,EACD9O,EAAoB,EAAb5D,KAAK2S,MACZ,MACJ,KAAK,EACD/O,EAAoB,EAAb5D,KAAK4S,MACZ,MACJ,KAAK,EACDhP,EAAoB,EAAb5D,KAAK6S,MACZ,MACJ,QACIjP,EAAoB,EAAb5D,KAAKwL,MAEpB,OAAc,EAAP5H,CACX,EACA9D,kBAAkBuB,UAAUkF,2BAA6B,WACrD,IAAI3C,EAAO,EACX,QAAwB,SAAf5D,KAAKsC,UAAwB,GAClC,KAAK,EACDsB,EAAqB,EAAd5D,KAAK8S,OACZ,MACJ,KAAK,EACDlP,EAAqB,EAAd5D,KAAK+S,OACZ,MACJ,KAAK,EACDnP,EAAqB,EAAd5D,KAAKgT,OACZ,MACJ,KAAK,EACDpP,EAAqB,EAAd5D,KAAKiT,OACZ,MACJ,QACIrP,EAAqB,EAAd5D,KAAKkT,OAEpB,OAAc,EAAPtP,CACX,EACA9D,kBAAkBuB,UAAUgF,2BAA6B,WACrD,IAAIzC,EAAO,EACX,OAAQ5D,KAAMsC,SAAW,EAAK,GAC1B,KAAK,EACDsB,EAAoB,EAAb5D,KAAKmT,MACZ,MACJ,KAAK,EACDvP,EAAoB,EAAb5D,KAAKoT,MACZ,MACJ,KAAK,EACDxP,EAAoB,EAAb5D,KAAKqT,MACZ,MACJ,QACIzP,EAAoB,EAAb5D,KAAKsT,MAEpB,OAAc,EAAP1P,CACX,EACA9D,kBAAkBuB,UAAUqF,2BAA6B,WACrD,IAAI9C,EAAO,EACX,OAAQ5D,KAAMsC,SAAW,EAAK,GAC1B,KAAK,EACDsB,EAAqB,EAAd5D,KAAKuT,OACZ,MACJ,KAAK,EACD3P,EAAqB,EAAd5D,KAAKwT,OACZ,MACJ,KAAK,EACD5P,EAAqB,EAAd5D,KAAKyT,OACZ,MACJ,QACI7P,EAAqB,EAAd5D,KAAK0T,OAEpB,OAAc,EAAP9P,CACX,EACA9D,kBAAkBuB,UAAUsS,8BAAgC,WACxD,IAAI/P,EAAO,EACX,OAAQ5D,KAAMsC,SAAW,EAAK,GAC1B,KAAK,EACDsB,EAAoB,EAAb5D,KAAK0S,MACZ,MACJ,KAAK,EACD9O,EAAoB,EAAb5D,KAAK2S,MACZ,MACJ,KAAK,EACD/O,EAAoB,EAAb5D,KAAK4S,MACZ,MACJ,QACIhP,EAAoB,EAAb5D,KAAK6S,MAEpB,OAAc,EAAPjP,CACX,EACA9D,kBAAkBuB,UAAUuS,qCAAuC,WAQ/D,OAAgB,GANiB,IAAb,QAAf5T,KAAKsC,SACgC,EAA7BtC,KAAKoE,uBAGY,KAAfpE,KAAKsC,UAAoB,EAAqB,GAAftC,KAAKsC,QAGvD,EACAxC,kBAAkBuB,UAAUwS,8BAAgC,SAAUC,GAClEA,GAAkB,EAClB,IAAIxB,EAAyC,EAAlCtS,KAAKyF,2BAQhB,OANIqO,EAD6B,IAAb,QAAf9T,KAAKsC,UACY,EAAPgQ,IAAsB,EAATwB,GAAe,GAGrB,EAAPxB,IAAsB,EAATwB,GAAe,EAE3C9T,KAAK0E,+BAAwC,EAAToP,GACtB,EAAPxB,CACX,EACAxS,kBAAkBuB,UAAU0S,gCAAkC,SAAUD,GACpEA,GAAkB,EAClB,IAAIxB,EAAqC,EAA9BtS,KAAKwF,uBAQhB,OANIsO,EAD6B,IAAb,QAAf9T,KAAKsC,UACY,EAAPgQ,IAAsB,EAATwB,GAAe,GAGrB,EAAPxB,IAAsB,EAATwB,GAAe,EAE3C9T,KAAKyE,2BAAoC,EAATqP,GAClB,EAAPxB,CACX,EACAxS,kBAAkBuB,UAAU2S,yBAA2B,SAAUF,GAC7DA,GAAkB,EAClB,IAAIxB,EAAqC,EAA9BtS,KAAKwF,uBAUhB,OARIsO,EAD6B,IAAb,QAAf9T,KAAKsC,UACY,EAAPgQ,IAAsB,EAATwB,GAAe,GAGrB,EAAPxB,IAAsB,EAATwB,GAAe,EAEV,IAAb,QAAf9T,KAAKsC,UACNtC,KAAKyE,2BAAoC,EAATqP,GAEpB,EAATA,CACX,EACAhU,kBAAkBuB,UAAU0L,sBAAwB,WAChD,OAA+F,EAAxF/M,KAAK+T,gCAA8E,EAA9C/T,KAAK4T,uCACrD,EACA9T,kBAAkBuB,UAAUmM,sBAAwB,WAChD,OAAwF,EAAjFxN,KAAKgU,yBAAuE,EAA9ChU,KAAK4T,uCAC9C,EACA9T,kBAAkBuB,UAAUwM,4BAA8B,WACtD,OAAoE,EAA7D7N,KAAK+T,gCAA+C,KAAf/T,KAAKsC,QACrD,EACAxC,kBAAkBuB,UAAUqN,0BAA4B,WACpD,OAAkE,EAA3D1O,KAAK6T,8BAA6C,KAAf7T,KAAKsC,QACnD,EACAxC,kBAAkBuB,UAAUgN,sBAAwB,WAChD,OAA6D,EAAtDrO,KAAKgU,yBAAwC,KAAfhU,KAAKsC,QAC9C,EACAxC,kBAAkBuB,UAAU0N,4BAA8B,WACtD,OAAwF,EAAjF/O,KAAK+T,gCAAuE,EAAvC/T,KAAK2T,gCACrD,EACA7T,kBAAkBuB,UAAU+N,0BAA4B,WACpD,OAAsF,EAA/EpP,KAAK6T,8BAAqE,EAAvC7T,KAAK2T,gCACnD,EACA7T,kBAAkBuB,UAAUoO,sBAAwB,WAChD,OAAiF,EAA1EzP,KAAKgU,yBAAgE,EAAvChU,KAAK2T,gCAC9C,EACA7T,kBAAkBuB,UAAUqR,IAAM,WAK9B,OAH4C,EAA7B1S,KAAKoE,yBAGU,EADhBpE,KAAMsC,SAAW,EAAK,GAExC,EACAxC,kBAAkBuB,UAAUyR,KAAO,WAE/B,IAAImB,EAAwC,EAA7BjU,KAAKoE,sBAEhB8P,EAAUlU,KAAMsC,SAAW,EAAK,GAMpC,OAJe,EAAV4R,GAAe,GAChBlU,KAAKmC,YAAYgS,SAASF,KAAyB,EAAVC,GAAe,EAAK,IAG1DD,IAAuB,EAAVC,EACxB,EACApU,kBAAkBuB,UAAU8R,IAAM,WAG9B,IAAIc,EAAwC,EAA7BjU,KAAKoE,sBAEpBpE,KAAKgC,KAAKmL,iCAEV,IAAI+G,EAAuC,IAA7BlU,KAAKqE,sBAOnB,OANe,EAAV6P,GAAe,GAChBD,IAAkC,EAAVC,EAGxBD,EAAW,EAEG,EAAXA,CACX,EACAnU,kBAAkBuB,UAAUkS,KAAO,WAG/B,IAAIU,EAAwC,EAA7BjU,KAAKoE,sBAEpBpE,KAAKgC,KAAKmL,iCAEV,IAAI+G,EAAuC,IAA7BlU,KAAKqE,sBAqBnB,OAnBe,EAAV6P,GAAe,KACD,EAAVA,GAAe,IAEhBlU,KAAKmC,YAAYgS,SAASF,KAAyB,EAAVC,GAAe,EAAK,IAC7DD,IAAkC,EAAVC,IAGH,KAAN,EAAVA,GAEDlU,KAAKmC,YAAYgS,SAASF,GAAY,IAItCjU,KAAKmC,YAAYwJ,gBAErBsI,EAAW,IAID,EAAXA,CACX,EACAnU,kBAAkBuB,UAAUsR,IAAM,WAE9B,IAAIsB,EAAwC,EAA7BjU,KAAKoE,sBAEhB8P,EAAUlU,KAAMsC,SAAW,EAAK,GAQpC,OAAkB,GALd2R,EAFiB,IAAN,EAAVC,GAEU,EAGAD,KAAyB,EAAVC,GAAgB,EAGlD,EACApU,kBAAkBuB,UAAU0R,KAAO,WAE/B,IAAIkB,EAAwC,EAA7BjU,KAAKoE,sBAEhB8P,EAAUlU,KAAMsC,SAAW,EAAK,GAYpC,OAVe,EAAV4R,GAAe,GAChBlU,KAAKmC,YAAYgS,SAASF,KAA0B,EAAVC,GAAe,EAAK,IAAO,IAErED,EAAWA,KAAyB,EAAVC,GAAgB,IAG1ClU,KAAKmC,YAAYgS,SAAoB,EAAXF,GAE1BA,EAAW,GAEG,EAAXA,CACX,EACAnU,kBAAkBuB,UAAU+R,IAAM,WAE9B,IAAIa,EAAwC,EAA7BjU,KAAKoE,sBAEpBpE,KAAKgC,KAAKmL,iCAEV,IAAI+G,EAAuC,IAA7BlU,KAAKqE,sBAOnB,OAAkB,GALd4P,GADW,EAAVC,GAAe,GACLD,KAAyB,EAAVC,GAAgB,EAG/B,EAGnB,EACApU,kBAAkBuB,UAAUmS,KAAO,WAG/B,IAAIS,EAAwC,EAA7BjU,KAAKoE,sBAEpBpE,KAAKgC,KAAKmL,iCAEV,IAAI+G,EAAuC,IAA7BlU,KAAKqE,sBAqBnB,OAnBe,EAAV6P,GAAe,KACD,EAAVA,GAAe,IAEhBlU,KAAKmC,YAAYgS,SAASF,KAA0B,EAAVC,GAAe,EAAK,IAAO,IACrED,EAAWA,KAAyB,EAAVC,GAAgB,IAGrB,KAAN,EAAVA,GAEDlU,KAAKmC,YAAYgS,SAAoB,EAAXF,GAI1BjU,KAAKmC,YAAYwJ,gBAErBsI,EAAW,IAID,EAAXA,CACX,EACAnU,kBAAkBuB,UAAUuR,IAAM,WAE9B,IAAIqB,EAAwC,EAA7BjU,KAAKoE,sBAEhB8P,EAAUlU,KAAMsC,SAAW,EAAK,GAMpC,OALqB,IAAN,EAAV4R,KAEDA,EAAU,IAGPD,IAAuB,EAAVC,EACxB,EACApU,kBAAkBuB,UAAU2R,KAAO,WAE/B,IAAIiB,EAAwC,EAA7BjU,KAAKoE,sBAEhB8P,EAAUlU,KAAMsC,SAAW,EAAK,GAWpC,OATe,EAAV4R,GAAe,EAChBlU,KAAKmC,YAAYgS,SAASF,KAA0B,EAAVC,GAAe,EAAK,IAAO,KAIrEA,EAAU,GACVlU,KAAKmC,YAAYgS,SAAoB,EAAXF,IAGvBA,IAAuB,EAAVC,EACxB,EACApU,kBAAkBuB,UAAUgS,IAAM,WAG9B,IAAIY,EAAwC,EAA7BjU,KAAKoE,sBAIpB,OAFApE,KAAKgC,KAAKmL,iCAEH8G,GAAY9Q,KAAKiR,IAAiC,IAA7BpU,KAAKqE,sBAA8B,GACnE,EACAvE,kBAAkBuB,UAAUoS,KAAO,WAG/B,IAAIQ,EAAwC,EAA7BjU,KAAKoE,sBAEpBpE,KAAKgC,KAAKmL,iCAEV,IAAI+G,EAAuC,IAA7BlU,KAAKqE,sBAenB,OAbe,EAAV6P,GAAe,KACD,EAAVA,GAAe,IAEhBlU,KAAKmC,YAAYgS,SAASF,KAA0B,EAAVC,GAAe,EAAK,IAAO,IACrED,IAAkC,EAAVC,IAIxBlU,KAAKmC,YAAYgS,SAAoB,EAAXF,GAC1BA,IAAuB,KAIb,EAAXA,CACX,EACAnU,kBAAkBuB,UAAUwR,IAAM,WAG9B,IAAIoB,EAAwC,EAA7BjU,KAAKoE,sBAEhB8P,EAAUlU,KAAMsC,SAAW,EAAK,GASpC,OAAkB,GANd2R,GAFW,EAAVC,GAAe,EAELD,GAAc,IAAkB,EAAVC,GAAkBD,KAAwB,EAAVC,GAIvB,WAA/BlU,KAAMmC,YAAY2F,WAA4BmM,IAAa,EAG9E,EACAnU,kBAAkBuB,UAAU4R,KAAO,WAG/B,IAAIgB,EAAwC,EAA7BjU,KAAKoE,sBAEhB8P,EAAUlU,KAAMsC,SAAW,EAAK,GACpC,IAAe,EAAV4R,GAAe,EAEhBlU,KAAKmC,YAAYgS,SAASF,KAA0B,EAAVC,GAAe,EAAK,IAAO,IACrED,EAAWA,GAAc,IAAkB,EAAVC,GAAkBD,KAAwB,EAAVC,OAEhE,CAED,IAAIG,EAA0C,WAA/BrU,KAAMmC,YAAY2F,WAA4BmM,IAAa,EAC1EjU,KAAKmC,YAAYgS,SAASF,GAAY,IACtCA,EAAsB,EAAXI,CACf,CACA,OAAkB,EAAXJ,CACX,EACAnU,kBAAkBuB,UAAUiS,IAAM,WAG9B,IAAIW,EAAwC,EAA7BjU,KAAKoE,sBAEpBpE,KAAKgC,KAAKmL,iCAEV,IAAI+G,EAAuC,GAA7BlU,KAAKqE,sBAMnB,OALe,EAAV6P,GAAe,IAEhBD,EAAWA,GAAc,IAAkB,EAAVC,GAAkBD,KAAwB,EAAVC,IAGnD,EAAXD,CACX,EACAnU,kBAAkBuB,UAAUqS,KAAO,WAG/B,IAAIO,EAAwC,EAA7BjU,KAAKoE,sBAEpBpE,KAAKgC,KAAKmL,iCAEV,IAAI+G,EAAuC,IAA7BlU,KAAKqE,sBAcnB,OAbe,EAAV6P,GAAe,KAED,GADfA,GAAoB,KACA,GAEhBlU,KAAKmC,YAAYgS,SAASF,KAA0B,EAAVC,GAAe,EAAK,IAAO,IACrED,EAAWA,GAAc,IAAkB,EAAVC,GAAkBD,KAAwB,EAAVC,IAIjElU,KAAKmC,YAAYgS,SAAoB,EAAXF,IAIhB,EAAXA,CACX,EACAnU,kBAAkBuB,UAAUmK,IAAM,WAE9B,IAAI8I,EAA2B,IAAftU,KAAKsC,QAEjB4R,EAAUlU,KAAMsC,SAAW,EAAK,GAIpC,OAHe,EAAV4R,GAAe,IAChBI,EAAYA,GAAe,IAAkB,EAAVJ,GAAkBI,KAAyB,EAAVJ,IAErD,EAAZI,CACX,EACAxU,kBAAkBuB,UAAU6R,KAAO,WAE/B,IAAIoB,EAA2B,IAAftU,KAAKsC,QAEjB4R,EAAUlU,KAAMsC,SAAW,EAAK,GAKpC,OAJe,EAAV4R,GAAe,IAChBI,EAAYA,GAAe,IAAkB,EAAVJ,GAAkBI,KAAyB,EAAVJ,GACpElU,KAAKmC,YAAYgS,SAAqB,EAAZG,IAEX,EAAZA,CACX,EACAxU,kBAAkBuB,UAAUoJ,GAAK,WAC7B,OAAQzK,KAAKmC,YAAYoS,UAAYvU,KAAKD,QAAQmF,SACtD,EACApF,kBAAkBuB,UAAUqJ,GAAK,WAC7B,IAAIY,EAAO,EACX,OAAiC,GAAzBtL,KAAKD,QAAQmF,WACjB,KAAK,GACDoG,EAA8B,EAAvBtL,KAAKD,QAAQwL,KAAK,GACzB,MACJ,KAAK,GACDD,EAA8B,EAAvBtL,KAAKD,QAAQwL,KAAK,GACzB,MACJ,KAAK,GACDD,EAA8B,EAAvBtL,KAAKD,QAAQwL,KAAK,GACzB,MACJ,KAAK,GACDD,EAA8B,EAAvBtL,KAAKD,QAAQwL,KAAK,GACzB,MACJ,KAAK,GACDD,EAA8B,EAAvBtL,KAAKD,QAAQwL,KAAK,GACzB,MACJ,QAEI,OAAmB,EAAZvL,KAAKyK,KAEpB,OAAgB,KAAPa,IAAiB,GAAc,IAAPA,CACrC,EA67BApL","sources":["dist/IodineGBA/core/CPU/ARM.js"],"sourcesContent":["\"use strict\";\n/*\n Copyright (C) 2012-2015 Grant Galitz\n\n Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the \"Software\"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:\n\n The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.\n\n THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.\n */\nfunction ARMInstructionSet(CPUCore) {\n    this.CPUCore = CPUCore;\n    this.initialize();\n}\nARMInstructionSet.prototype.initialize = function () {\n    this.wait = this.CPUCore.wait;\n    this.registers = this.CPUCore.registers;\n    this.registersUSR = this.CPUCore.registersUSR;\n    this.branchFlags = this.CPUCore.branchFlags;\n    this.fetch = 0;\n    this.decode = 0;\n    this.execute = 0;\n    this.memory = this.CPUCore.memory;\n}\nARMInstructionSet.prototype.executeIteration = function () {\n    //Push the new fetch access:\n    this.fetch = this.memory.memoryReadCPU32(this.readPC() | 0) | 0;\n    //Execute Conditional Instruction:\n    this.executeConditionalCode();\n    //Update the pipelining state:\n    this.execute = this.decode | 0;\n    this.decode = this.fetch | 0;\n}\nARMInstructionSet.prototype.executeConditionalCode = function () {\n    //LSB of condition code is used to reverse the test logic:\n    if (((this.execute << 3) ^ this.branchFlags.checkConditionalCode(this.execute | 0)) >= 0) {\n        //Passed the condition code test, so execute:\n        this.executeDecoded();\n    }\n    else {\n        //Increment the program counter if we failed the test:\n        this.incrementProgramCounter();\n    }\n}\n\nARMInstructionSet.prototype.executeBubble = function () {\n    //Push the new fetch access:\n    this.fetch = this.memory.memoryReadCPU32(this.readPC() | 0) | 0;\n    //Update the Program Counter:\n    this.incrementProgramCounter();\n    //Update the pipelining state:\n    this.execute = this.decode | 0;\n    this.decode = this.fetch | 0;\n}\nARMInstructionSet.prototype.incrementProgramCounter = function () {\n    //Increment The Program Counter:\n    this.registers[15] = ((this.registers[15] | 0) + 4) | 0;\n}\nARMInstructionSet.prototype.getLR = function () {\n    return ((this.readPC() | 0) - 4) | 0;\n}\nARMInstructionSet.prototype.getIRQLR = function () {\n    return this.getLR() | 0;\n}\nARMInstructionSet.prototype.getCurrentFetchValue = function () {\n    return this.fetch | 0;\n}\nARMInstructionSet.prototype.getSWICode = function () {\n    return (this.execute >> 16) & 0xFF;\n}\nif (typeof Math.imul == \"function\") {\n    //Math.imul found, insert the optimized path in:\n    ARMInstructionSet.prototype.getPopCount = function () {\n        var temp = this.execute & 0xFFFF;\n        temp = ((temp | 0) - ((temp >> 1) & 0x5555)) | 0;\n        temp = ((temp & 0x3333) + ((temp >> 2) & 0x3333)) | 0;\n        temp = (((temp | 0) + (temp >> 4)) & 0xF0F) | 0;\n        temp = Math.imul(temp | 0, 0x1010101) >> 24;\n        return temp | 0;\n    }\n}\nelse {\n    //Math.imul not found, use the compatibility method:\n    ARMInstructionSet.prototype.getPopCount = function () {\n        var temp = this.execute & 0xFFFF;\n        temp = ((temp | 0) - ((temp >> 1) & 0x5555)) | 0;\n        temp = ((temp & 0x3333) + ((temp >> 2) & 0x3333)) | 0;\n        temp = (((temp | 0) + (temp >> 4)) & 0xF0F) | 0;\n        temp = (temp * 0x1010101) >> 24;\n        return temp | 0;\n    }\n}\nARMInstructionSet.prototype.getNegativeOffsetStartAddress = function (currentAddress) {\n    //Used for LDMD/STMD:\n    currentAddress = currentAddress | 0;\n    var offset = this.getPopCount() << 2;\n    currentAddress = ((currentAddress | 0) - (offset | 0)) | 0;\n    return currentAddress | 0;\n}\nARMInstructionSet.prototype.getPositiveOffsetStartAddress = function (currentAddress) {\n    //Used for LDMD/STMD:\n    currentAddress = currentAddress | 0;\n    var offset = this.getPopCount() << 2;\n    currentAddress = ((currentAddress | 0) + (offset | 0)) | 0;\n    return currentAddress | 0;\n}\nARMInstructionSet.prototype.writeRegister = function (address, data) {\n    //Unguarded non-pc register write:\n    address = address | 0;\n    data = data | 0;\n    this.registers[address & 0xF] = data | 0;\n}\nARMInstructionSet.prototype.writeUserRegister = function (address, data) {\n    //Unguarded non-pc user mode register write:\n    address = address | 0;\n    data = data | 0;\n    this.registersUSR[address & 0x7] = data | 0;\n}\nARMInstructionSet.prototype.guardRegisterWrite = function (address, data) {\n    //Guarded register write:\n    address = address | 0;\n    data = data | 0;\n    if ((address | 0) < 0xF) {\n        //Non-PC Write:\n        this.writeRegister(address | 0, data | 0);\n    }\n    else {\n        //We performed a branch:\n        this.CPUCore.branch(data & -4);\n    }\n}\nARMInstructionSet.prototype.multiplyGuard12OffsetRegisterWrite = function (data) {\n    //Writes to R15 ignored in the multiply instruction!\n    data = data | 0;\n    var address = (this.execute >> 0xC) & 0xF;\n    if ((address | 0) != 0xF) {\n        this.writeRegister(address | 0, data | 0);\n    }\n}\nARMInstructionSet.prototype.multiplyGuard16OffsetRegisterWrite = function (data) {\n    //Writes to R15 ignored in the multiply instruction!\n    data = data | 0;\n    var address = (this.execute >> 0x10) & 0xF;\n    this.incrementProgramCounter();\n    if ((address | 0) != 0xF) {\n        this.writeRegister(address | 0, data | 0);\n    }\n}\nARMInstructionSet.prototype.performMUL32 = function () {\n    var result = 0;\n    if (((this.execute >> 16) & 0xF) != (this.execute & 0xF)) {\n        /*\n         http://www.chiark.greenend.org.uk/~theom/riscos/docs/ultimate/a252armc.txt\n\n         Due to the way that Booth's algorithm has been implemented, certain\n         combinations of operand registers should be avoided. (The assembler will\n         issue a warning if these restrictions are overlooked.)\n         The destination register (Rd) should not be the same as the Rm operand\n         register, as Rd is used to hold intermediate values and Rm is used\n         repeatedly during the multiply. A MUL will give a zero result if Rm=Rd, and\n         a MLA will give a meaningless result.\n         */\n        result = this.CPUCore.performMUL32(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0) | 0;\n    }\n    return result | 0;\n}\nARMInstructionSet.prototype.performMUL32MLA = function () {\n    var result = 0;\n    if (((this.execute >> 16) & 0xF) != (this.execute & 0xF)) {\n        /*\n         http://www.chiark.greenend.org.uk/~theom/riscos/docs/ultimate/a252armc.txt\n\n         Due to the way that Booth's algorithm has been implemented, certain\n         combinations of operand registers should be avoided. (The assembler will\n         issue a warning if these restrictions are overlooked.)\n         The destination register (Rd) should not be the same as the Rm operand\n         register, as Rd is used to hold intermediate values and Rm is used\n         repeatedly during the multiply. A MUL will give a zero result if Rm=Rd, and\n         a MLA will give a meaningless result.\n         */\n        result = this.CPUCore.performMUL32MLA(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0) | 0;\n    }\n    return result | 0;\n}\nARMInstructionSet.prototype.guard12OffsetRegisterWrite = function (data) {\n    data = data | 0;\n    this.incrementProgramCounter();\n    this.guard12OffsetRegisterWrite2(data | 0);\n}\nARMInstructionSet.prototype.guard12OffsetRegisterWrite2 = function (data) {\n    data = data | 0;\n    this.guardRegisterWrite((this.execute >> 0xC) & 0xF, data | 0);\n}\nARMInstructionSet.prototype.guard16OffsetRegisterWrite = function (data) {\n    data = data | 0;\n    this.guardRegisterWrite((this.execute >> 0x10) & 0xF, data | 0);\n}\nARMInstructionSet.prototype.guard16OffsetUserRegisterWrite = function (data) {\n    data = data | 0;\n    var address = (this.execute >> 0x10) & 0xF;\n    if ((address | 0) < 0xF) {\n        //Non-PC Write:\n        this.guardUserRegisterWrite(address | 0, data | 0);\n    }\n    else {\n        //We performed a branch:\n        this.CPUCore.branch(data & -4);\n    }\n}\nARMInstructionSet.prototype.guardProgramCounterRegisterWriteCPSR = function (data) {\n    data = data | 0;\n    //Restore SPSR to CPSR:\n    data = data & (-4 >> (this.CPUCore.SPSRtoCPSR() >> 5));\n    //We performed a branch:\n    this.CPUCore.branch(data | 0);\n}\nARMInstructionSet.prototype.guardRegisterWriteCPSR = function (address, data) {\n    //Guard for possible pc write with cpsr update:\n    address = address | 0;\n    data = data | 0;\n    if ((address | 0) < 0xF) {\n        //Non-PC Write:\n        this.writeRegister(address | 0, data | 0);\n    }\n    else {\n        //Restore SPSR to CPSR:\n        this.guardProgramCounterRegisterWriteCPSR(data | 0);\n    }\n}\nARMInstructionSet.prototype.guard12OffsetRegisterWriteCPSR = function (data) {\n    data = data | 0;\n    this.incrementProgramCounter();\n    this.guard12OffsetRegisterWriteCPSR2(data | 0);\n}\nARMInstructionSet.prototype.guard12OffsetRegisterWriteCPSR2 = function (data) {\n    data = data | 0;\n    this.guardRegisterWriteCPSR((this.execute >> 0xC) & 0xF, data | 0);\n}\nARMInstructionSet.prototype.guard16OffsetRegisterWriteCPSR = function (data) {\n    data = data | 0;\n    this.guardRegisterWriteCPSR((this.execute >> 0x10) & 0xF, data | 0);\n}\nARMInstructionSet.prototype.guardUserRegisterWrite = function (address, data) {\n    //Guard only on user access, not PC!:\n    address = address | 0;\n    data = data | 0;\n    switch (this.CPUCore.modeFlags & 0x1f) {\n        case 0x10:\n        case 0x1F:\n            this.writeRegister(address | 0, data | 0);\n            break;\n        case 0x11:\n            if ((address | 0) < 8) {\n                this.writeRegister(address | 0, data | 0);\n            }\n            else {\n                //User-Mode Register Write Inside Non-User-Mode:\n                this.writeUserRegister(address | 0, data | 0);\n            }\n            break;\n        default:\n            if ((address | 0) < 13) {\n                this.writeRegister(address | 0, data | 0);\n            }\n            else {\n                //User-Mode Register Write Inside Non-User-Mode:\n                this.writeUserRegister(address | 0, data | 0);\n            }\n    }\n}\nARMInstructionSet.prototype.guardRegisterWriteLDM = function (address, data) {\n    //Proxy guarded register write for LDM:\n    address = address | 0;\n    data = data | 0;\n    this.guardRegisterWrite(address | 0, data | 0);\n}\nARMInstructionSet.prototype.guardUserRegisterWriteLDM = function (address, data) {\n    //Proxy guarded user mode register write with PC guard for LDM:\n    address = address | 0;\n    data = data | 0;\n    if ((address | 0) < 0xF) {\n        if ((this.execute & 0x8000) != 0) {\n            //PC is in the list, don't do user-mode:\n            this.writeRegister(address | 0, data | 0);\n        }\n        else {\n            //PC isn't in the list, do user-mode:\n            this.guardUserRegisterWrite(address | 0, data | 0);\n        }\n    }\n    else {\n        this.guardProgramCounterRegisterWriteCPSR(data | 0);\n    }\n}\nARMInstructionSet.prototype.readPC = function () {\n    //PC register read:\n    return this.registers[0xF] | 0;\n}\nARMInstructionSet.prototype.readRegister = function (address) {\n    //Unguarded register read:\n    address = address | 0;\n    return this.registers[address & 0xF] | 0;\n}\nARMInstructionSet.prototype.readUserRegister = function (address) {\n    //Unguarded user mode register read:\n    address = address | 0;\n    var data = 0;\n    if ((address | 0) < 0xF) {\n        data = this.registersUSR[address & 0x7] | 0;\n    }\n    else {\n        //Get Special Case PC Read:\n        data = this.readPC() | 0;\n    }\n    return data | 0;\n}\nARMInstructionSet.prototype.read0OffsetRegister = function () {\n    //Unguarded register read at position 0:\n    return this.readRegister(this.execute | 0) | 0;\n}\nARMInstructionSet.prototype.read8OffsetRegister = function () {\n    //Unguarded register read at position 0x8:\n    return this.readRegister(this.execute >> 0x8) | 0;\n}\nARMInstructionSet.prototype.read12OffsetRegister = function () {\n    //Unguarded register read at position 0xC:\n    return this.readRegister(this.execute >> 0xC) | 0;\n}\nARMInstructionSet.prototype.read16OffsetRegister = function () {\n    //Unguarded register read at position 0x10:\n    return this.readRegister(this.execute >> 0x10) | 0;\n}\nARMInstructionSet.prototype.read16OffsetUserRegister = function () {\n    //Guarded register read at position 0x10:\n    return this.guardUserRegisterRead(this.execute >> 0x10) | 0;\n}\nARMInstructionSet.prototype.guard12OffsetRegisterRead = function () {\n    this.incrementProgramCounter();\n    return this.readRegister((this.execute >> 12) & 0xF) | 0;\n}\nARMInstructionSet.prototype.guardUserRegisterRead = function (address) {\n    //Guard only on user access, not PC!:\n    address = address | 0;\n    var data = 0;\n    switch (this.CPUCore.modeFlags & 0x1F) {\n        case 0x10:\n        case 0x1F:\n            data = this.readRegister(address | 0) | 0;\n            break;\n        case 0x11:\n            if ((address | 0) < 8) {\n                data = this.readRegister(address | 0) | 0;\n            }\n            else {\n                //User-Mode Register Read Inside Non-User-Mode:\n                data = this.readUserRegister(address | 0) | 0;\n            }\n            break;\n        default:\n            if ((address | 0) < 13) {\n                data = this.readRegister(address | 0) | 0;\n            }\n            else {\n                //User-Mode Register Read Inside Non-User-Mode:\n                data = this.readUserRegister(address | 0) | 0;\n            }\n    }\n    return data | 0;\n}\nARMInstructionSet.prototype.BX = function () {\n    //Branch & eXchange:\n    var address = this.read0OffsetRegister() | 0;\n    if ((address & 0x1) == 0) {\n        //Stay in ARM mode:\n        this.CPUCore.branch(address & -4);\n    }\n    else {\n        //Enter THUMB mode:\n        this.CPUCore.enterTHUMB();\n        this.CPUCore.branch(address & -2);\n    }\n}\nARMInstructionSet.prototype.B = function () {\n    //Branch:\n    this.CPUCore.branch(((this.readPC() | 0) + ((this.execute << 8) >> 6)) | 0);\n}\nARMInstructionSet.prototype.BL = function () {\n    //Branch with Link:\n    this.writeRegister(0xE, this.getLR() | 0);\n    this.B();\n}\nARMInstructionSet.prototype.AND = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Perform bitwise AND:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite(operand1 & operand2);\n}\nARMInstructionSet.prototype.AND2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Perform bitwise AND:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite2(operand1 & operand2);\n}\nARMInstructionSet.prototype.ANDS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing2() | 0;\n    //Perform bitwise AND:\n    var result = operand1 & operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR(result | 0);\n}\nARMInstructionSet.prototype.ANDS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing4() | 0;\n    //Perform bitwise AND:\n    var result = operand1 & operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR2(result | 0);\n}\nARMInstructionSet.prototype.EOR = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Perform bitwise EOR:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite(operand1 ^ operand2);\n}\nARMInstructionSet.prototype.EOR2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Perform bitwise EOR:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite2(operand1 ^ operand2);\n}\nARMInstructionSet.prototype.EORS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing2() | 0;\n    //Perform bitwise EOR:\n    var result = operand1 ^ operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR(result | 0);\n}\nARMInstructionSet.prototype.EORS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing4() | 0;\n    //Perform bitwise EOR:\n    var result = operand1 ^ operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR2(result | 0);\n}\nARMInstructionSet.prototype.SUB = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Perform Subtraction:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite(((operand1 | 0) - (operand2 | 0)) | 0);\n}\nARMInstructionSet.prototype.SUB2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Perform Subtraction:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite2(((operand1 | 0) - (operand2 | 0)) | 0);\n}\nARMInstructionSet.prototype.SUBS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR(this.branchFlags.setSUBFlags(operand1 | 0, operand2 | 0) | 0);\n}\nARMInstructionSet.prototype.SUBS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR2(this.branchFlags.setSUBFlags(operand1 | 0, operand2 | 0) | 0);\n}\nARMInstructionSet.prototype.RSB = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Perform Subtraction:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite(((operand2 | 0) - (operand1 | 0)) | 0);\n}\nARMInstructionSet.prototype.RSB2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Perform Subtraction:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite2(((operand2 | 0) - (operand1 | 0)) | 0);\n}\nARMInstructionSet.prototype.RSBS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR(this.branchFlags.setSUBFlags(operand2 | 0, operand1 | 0) | 0);\n}\nARMInstructionSet.prototype.RSBS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR2(this.branchFlags.setSUBFlags(operand2 | 0, operand1 | 0) | 0);\n}\nARMInstructionSet.prototype.ADD = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Perform Addition:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite(((operand1 | 0) + (operand2 | 0)) | 0);\n}\nARMInstructionSet.prototype.ADD2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Perform Addition:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite2(((operand1 | 0) + (operand2 | 0)) | 0);\n}\nARMInstructionSet.prototype.ADDS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR(this.branchFlags.setADDFlags(operand1 | 0, operand2 | 0) | 0);\n}\nARMInstructionSet.prototype.ADDS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR2(this.branchFlags.setADDFlags(operand1 | 0, operand2 | 0) | 0);\n}\nARMInstructionSet.prototype.ADC = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Perform Addition w/ Carry:\n    //Update destination register:\n\toperand1 = ((operand1 | 0) + (operand2 | 0)) | 0;\n\toperand1 = ((operand1 | 0) + (this.branchFlags.getCarry() >>> 31)) | 0;\n    this.guard12OffsetRegisterWrite(operand1 | 0);\n}\nARMInstructionSet.prototype.ADC2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Perform Addition w/ Carry:\n    //Update destination register:\n\toperand1 = ((operand1 | 0) + (operand2 | 0)) | 0;\n\toperand1 = ((operand1 | 0) + (this.branchFlags.getCarry() >>> 31)) | 0;\n    this.guard12OffsetRegisterWrite2(operand1 | 0);\n}\nARMInstructionSet.prototype.ADCS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR(this.branchFlags.setADCFlags(operand1 | 0, operand2 | 0) | 0);\n}\nARMInstructionSet.prototype.ADCS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR2(this.branchFlags.setADCFlags(operand1 | 0, operand2 | 0) | 0);\n}\nARMInstructionSet.prototype.SBC = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Perform Subtraction w/ Carry:\n    //Update destination register:\n\toperand1 = ((operand1 | 0) - (operand2 | 0)) | 0;\n\toperand1 = ((operand1 | 0) - (this.branchFlags.getCarryReverse() >>> 31)) | 0;\n    this.guard12OffsetRegisterWrite(operand1 | 0);\n}\nARMInstructionSet.prototype.SBC2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Perform Subtraction w/ Carry:\n    //Update destination register:\n\toperand1 = ((operand1 | 0) - (operand2 | 0)) | 0;\n\toperand1 = ((operand1 | 0) - (this.branchFlags.getCarryReverse() >>> 31)) | 0;\n    this.guard12OffsetRegisterWrite2(operand1 | 0);\n}\nARMInstructionSet.prototype.SBCS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR(this.branchFlags.setSBCFlags(operand1 | 0, operand2 | 0) | 0);\n}\nARMInstructionSet.prototype.SBCS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR2(this.branchFlags.setSBCFlags(operand1 | 0, operand2 | 0) | 0);\n}\nARMInstructionSet.prototype.RSC = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Perform Reverse Subtraction w/ Carry:\n    //Update destination register:\n\toperand1 = ((operand2 | 0) - (operand1 | 0)) | 0;\n\toperand1 = ((operand1 | 0) - (this.branchFlags.getCarryReverse() >>> 31)) | 0;\n    this.guard12OffsetRegisterWrite(operand1 | 0);\n}\nARMInstructionSet.prototype.RSC2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Perform Reverse Subtraction w/ Carry:\n    //Update destination register:\n\toperand1 = ((operand2 | 0) - (operand1 | 0)) | 0;\n\toperand1 = ((operand1 | 0) - (this.branchFlags.getCarryReverse() >>> 31)) | 0;\n    this.guard12OffsetRegisterWrite2(operand1 | 0);\n}\nARMInstructionSet.prototype.RSCS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR(this.branchFlags.setSBCFlags(operand2 | 0, operand1 | 0) | 0);\n}\nARMInstructionSet.prototype.RSCS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Update destination register:\n    this.guard12OffsetRegisterWriteCPSR2(this.branchFlags.setSBCFlags(operand2 | 0, operand1 | 0) | 0);\n}\nARMInstructionSet.prototype.TSTS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing2() | 0;\n    //Perform bitwise AND:\n    var result = operand1 & operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Increment PC:\n    this.incrementProgramCounter();\n}\nARMInstructionSet.prototype.TSTS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing4() | 0;\n    //Perform bitwise AND:\n    var result = operand1 & operand2;\n    this.branchFlags.setNZInt(result | 0);\n}\nARMInstructionSet.prototype.TEQS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing2() | 0;\n    //Perform bitwise EOR:\n    var result = operand1 ^ operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Increment PC:\n    this.incrementProgramCounter();\n}\nARMInstructionSet.prototype.TEQS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing4() | 0;\n    //Perform bitwise EOR:\n    var result = operand1 ^ operand2;\n    this.branchFlags.setNZInt(result | 0);\n}\nARMInstructionSet.prototype.CMPS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    this.branchFlags.setCMPFlags(operand1 | 0, operand2 | 0);\n    //Increment PC:\n    this.incrementProgramCounter();\n}\nARMInstructionSet.prototype.CMPS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    this.branchFlags.setCMPFlags(operand1 | 0, operand2 | 0);\n}\nARMInstructionSet.prototype.CMNS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1();\n    this.branchFlags.setCMNFlags(operand1 | 0, operand2 | 0);\n    //Increment PC:\n    this.incrementProgramCounter();\n}\nARMInstructionSet.prototype.CMNS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3();\n    this.branchFlags.setCMNFlags(operand1 | 0, operand2 | 0);\n}\nARMInstructionSet.prototype.ORR = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing1() | 0;\n    //Perform bitwise OR:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite(operand1 | operand2);\n}\nARMInstructionSet.prototype.ORR2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing3() | 0;\n    //Perform bitwise OR:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite2(operand1 | operand2);\n}\nARMInstructionSet.prototype.ORRS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing2() | 0;\n    //Perform bitwise OR:\n    var result = operand1 | operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR(result | 0);\n}\nARMInstructionSet.prototype.ORRS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    var operand2 = this.operand2OP_DataProcessing4() | 0;\n    //Perform bitwise OR:\n    var result = operand1 | operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR2(result | 0);\n}\nARMInstructionSet.prototype.MOV = function () {\n    //Perform move:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite(this.operand2OP_DataProcessing1() | 0);\n}\nARMInstructionSet.prototype.MOV2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    //Perform move:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite2(this.operand2OP_DataProcessing3() | 0);\n}\nARMInstructionSet.prototype.MOVS = function () {\n    var operand2 = this.operand2OP_DataProcessing2() | 0;\n    //Perform move:\n    this.branchFlags.setNZInt(operand2 | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR(operand2 | 0);\n}\nARMInstructionSet.prototype.MOVS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand2 = this.operand2OP_DataProcessing4() | 0;\n    //Perform move:\n    this.branchFlags.setNZInt(operand2 | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR2(operand2 | 0);\n}\nARMInstructionSet.prototype.BIC = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    //NOT operand 2:\n    var operand2 = ~this.operand2OP_DataProcessing1();\n    //Perform bitwise AND:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite(operand1 & operand2);\n}\nARMInstructionSet.prototype.BIC2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    //NOT operand 2:\n    var operand2 = ~this.operand2OP_DataProcessing3();\n    //Perform bitwise AND:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite2(operand1 & operand2);\n}\nARMInstructionSet.prototype.BICS = function () {\n    var operand1 = this.read16OffsetRegister() | 0;\n    //NOT operand 2:\n    var operand2 = ~this.operand2OP_DataProcessing2();\n    //Perform bitwise AND:\n    var result = operand1 & operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR(result | 0);\n}\nARMInstructionSet.prototype.BICS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand1 = this.read16OffsetRegister() | 0;\n    //NOT operand 2:\n    var operand2 = ~this.operand2OP_DataProcessing4();\n    //Perform bitwise AND:\n    var result = operand1 & operand2;\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR2(result | 0);\n}\nARMInstructionSet.prototype.MVN = function () {\n    //Perform move negative:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite(~this.operand2OP_DataProcessing1());\n}\nARMInstructionSet.prototype.MVN2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    //Perform move negative:\n    //Update destination register:\n    this.guard12OffsetRegisterWrite2(~this.operand2OP_DataProcessing3());\n}\nARMInstructionSet.prototype.MVNS = function () {\n    var operand2 = ~this.operand2OP_DataProcessing2();\n    //Perform move negative:\n    this.branchFlags.setNZInt(operand2 | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR(operand2 | 0);\n}\nARMInstructionSet.prototype.MVNS2 = function () {\n    //Increment PC:\n    this.incrementProgramCounter();\n    var operand2 = ~this.operand2OP_DataProcessing4();\n    //Perform move negative:\n    this.branchFlags.setNZInt(operand2 | 0);\n    //Update destination register and guard CPSR for PC:\n    this.guard12OffsetRegisterWriteCPSR2(operand2 | 0);\n}\nARMInstructionSet.prototype.MRS = function () {\n    //Transfer PSR to Register:\n    var psr = 0;\n    if ((this.execute & 0x400000) == 0) {\n        //CPSR->Register\n        psr = this.rc() | 0;\n    }\n    else {\n        //SPSR->Register\n        psr = this.rs() | 0;\n    }\n    this.guard12OffsetRegisterWrite(psr | 0);\n}\nARMInstructionSet.prototype.MSR = function () {\n    switch (this.execute & 0x2400000) {\n        case 0:\n            //Reg->CPSR\n            this.MSR1();\n            break;\n        case 0x400000:\n            //Reg->SPSR\n            this.MSR2();\n            break;\n        case 0x2000000:\n            //Immediate->CPSR\n            this.MSR3();\n            break;\n        default:\n            //Immediate->SPSR\n            this.MSR4();\n    }\n    //Increment PC:\n    this.incrementProgramCounter();\n}\nARMInstructionSet.prototype.MSR1 = function () {\n    var newcpsr = this.read0OffsetRegister() | 0;\n    this.branchFlags.setNZCV(newcpsr | 0);\n    if ((this.execute & 0x10000) != 0 && (this.CPUCore.modeFlags & 0x1F) != 0x10) {\n        this.CPUCore.switchRegisterBank(newcpsr & 0x1F);\n        this.CPUCore.modeFlags = newcpsr & 0xDF;\n        this.CPUCore.assertIRQ();\n    }\n}\nARMInstructionSet.prototype.MSR2 = function () {\n    var operand = this.read0OffsetRegister() | 0;\n    var bank = 1;\n    switch (this.CPUCore.modeFlags & 0x1F) {\n        case 0x12:    //IRQ\n            break;\n        case 0x13:    //Supervisor\n            bank = 2;\n            break;\n        case 0x11:    //FIQ\n            bank = 0;\n            break;\n        case 0x17:    //Abort\n            bank = 3;\n            break;\n        case 0x1B:    //Undefined\n            bank = 4;\n            break;\n        default:\n            return;\n    }\n    var spsr = (operand >> 20) & 0xF00;\n    if ((this.execute & 0x10000) != 0) {\n        spsr = spsr | (operand & 0xFF);\n    }\n    else {\n        spsr = spsr | (this.CPUCore.SPSR[bank | 0] & 0xFF);\n    }\n    this.CPUCore.SPSR[bank | 0] = spsr | 0;\n}\nARMInstructionSet.prototype.MSR3 = function () {\n    var operand = this.imm() | 0;\n    this.branchFlags.setNZCV(operand | 0);\n}\nARMInstructionSet.prototype.MSR4 = function () {\n    var operand = this.imm() >> 20;\n    var bank = 1;\n    switch (this.CPUCore.modeFlags & 0x1F) {\n        case 0x12:    //IRQ\n            break;\n        case 0x13:    //Supervisor\n            bank = 2;\n            break;\n        case 0x11:    //FIQ\n            bank = 0;\n            break;\n        case 0x17:    //Abort\n            bank = 3;\n            break;\n        case 0x1B:    //Undefined\n            bank = 4;\n            break;\n        default:\n            return;\n    }\n    var spsr = this.CPUCore.SPSR[bank | 0] & 0xFF;\n    this.CPUCore.SPSR[bank | 0] = spsr | (operand & 0xF00);\n}\nARMInstructionSet.prototype.MUL = function () {\n    //Perform multiplication:\n    var result = this.performMUL32() | 0;\n    //Update destination register:\n    this.multiplyGuard16OffsetRegisterWrite(result | 0);\n}\nARMInstructionSet.prototype.MULS = function () {\n    //Perform multiplication:\n    var result = this.performMUL32() | 0;\n    this.branchFlags.setCarryFalse();\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.multiplyGuard16OffsetRegisterWrite(result | 0);\n}\nARMInstructionSet.prototype.MLA = function () {\n    //Perform multiplication:\n    var result = this.performMUL32MLA() | 0;\n    //Perform addition:\n    result = ((result | 0) + (this.read12OffsetRegister() | 0)) | 0;\n    //Update destination register:\n    this.multiplyGuard16OffsetRegisterWrite(result | 0);\n}\nARMInstructionSet.prototype.MLAS = function () {\n    //Perform multiplication:\n    var result = this.performMUL32MLA() | 0;\n    //Perform addition:\n    result = ((result | 0) + (this.read12OffsetRegister() | 0)) | 0;\n    this.branchFlags.setCarryFalse();\n    this.branchFlags.setNZInt(result | 0);\n    //Update destination register and guard CPSR for PC:\n    this.multiplyGuard16OffsetRegisterWrite(result | 0);\n}\nARMInstructionSet.prototype.UMULL = function () {\n    //Perform multiplication:\n    this.CPUCore.performUMUL64(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0);\n    //Update destination register:\n    this.multiplyGuard16OffsetRegisterWrite(this.CPUCore.mul64ResultHigh | 0);\n    this.multiplyGuard12OffsetRegisterWrite(this.CPUCore.mul64ResultLow | 0);\n}\nARMInstructionSet.prototype.UMULLS = function () {\n    //Perform multiplication:\n    this.CPUCore.performUMUL64(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0);\n    this.branchFlags.setCarryFalse();\n    this.branchFlags.setNegative(this.CPUCore.mul64ResultHigh | 0);\n    this.branchFlags.setZero(this.CPUCore.mul64ResultHigh | this.CPUCore.mul64ResultLow);\n    //Update destination register and guard CPSR for PC:\n    this.multiplyGuard16OffsetRegisterWrite(this.CPUCore.mul64ResultHigh | 0);\n    this.multiplyGuard12OffsetRegisterWrite(this.CPUCore.mul64ResultLow | 0);\n}\nARMInstructionSet.prototype.UMLAL = function () {\n    //Perform multiplication:\n    this.CPUCore.performUMLA64(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0, this.read16OffsetRegister() | 0, this.read12OffsetRegister() | 0);\n    //Update destination register:\n    this.multiplyGuard16OffsetRegisterWrite(this.CPUCore.mul64ResultHigh | 0);\n    this.multiplyGuard12OffsetRegisterWrite(this.CPUCore.mul64ResultLow | 0);\n}\nARMInstructionSet.prototype.UMLALS = function () {\n    //Perform multiplication:\n    this.CPUCore.performUMLA64(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0, this.read16OffsetRegister() | 0, this.read12OffsetRegister() | 0);\n    this.branchFlags.setCarryFalse();\n    this.branchFlags.setNegative(this.CPUCore.mul64ResultHigh | 0);\n    this.branchFlags.setZero(this.CPUCore.mul64ResultHigh | this.CPUCore.mul64ResultLow);\n    //Update destination register and guard CPSR for PC:\n    this.multiplyGuard16OffsetRegisterWrite(this.CPUCore.mul64ResultHigh | 0);\n    this.multiplyGuard12OffsetRegisterWrite(this.CPUCore.mul64ResultLow | 0);\n}\nARMInstructionSet.prototype.SMULL = function () {\n    //Perform multiplication:\n    this.CPUCore.performMUL64(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0);\n    //Update destination register:\n    this.multiplyGuard16OffsetRegisterWrite(this.CPUCore.mul64ResultHigh | 0);\n    this.multiplyGuard12OffsetRegisterWrite(this.CPUCore.mul64ResultLow | 0);\n}\nARMInstructionSet.prototype.SMULLS = function () {\n    //Perform multiplication:\n    this.CPUCore.performMUL64(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0);\n    this.branchFlags.setCarryFalse();\n    this.branchFlags.setNegative(this.CPUCore.mul64ResultHigh | 0);\n    this.branchFlags.setZero(this.CPUCore.mul64ResultHigh | this.CPUCore.mul64ResultLow);\n    //Update destination register and guard CPSR for PC:\n    this.multiplyGuard16OffsetRegisterWrite(this.CPUCore.mul64ResultHigh | 0);\n    this.multiplyGuard12OffsetRegisterWrite(this.CPUCore.mul64ResultLow | 0);\n}\nARMInstructionSet.prototype.SMLAL = function () {\n    //Perform multiplication:\n    this.CPUCore.performMLA64(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0, this.read16OffsetRegister() | 0, this.read12OffsetRegister() | 0);\n    //Update destination register:\n    this.multiplyGuard16OffsetRegisterWrite(this.CPUCore.mul64ResultHigh | 0);\n    this.multiplyGuard12OffsetRegisterWrite(this.CPUCore.mul64ResultLow | 0);\n}\nARMInstructionSet.prototype.SMLALS = function () {\n    //Perform multiplication:\n    this.CPUCore.performMLA64(this.read0OffsetRegister() | 0, this.read8OffsetRegister() | 0, this.read16OffsetRegister() | 0, this.read12OffsetRegister() | 0);\n    this.branchFlags.setCarryFalse();\n    this.branchFlags.setNegative(this.CPUCore.mul64ResultHigh | 0);\n    this.branchFlags.setZero(this.CPUCore.mul64ResultHigh | this.CPUCore.mul64ResultLow);\n    //Update destination register and guard CPSR for PC:\n    this.multiplyGuard16OffsetRegisterWrite(this.CPUCore.mul64ResultHigh | 0);\n    this.multiplyGuard12OffsetRegisterWrite(this.CPUCore.mul64ResultLow | 0);\n}\nARMInstructionSet.prototype.STRH = function () {\n    //Perform halfword store calculations:\n    var address = this.operand2OP_LoadStore1() | 0;\n    //Write to memory location:\n    this.CPUCore.write16(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRH = function () {\n    //Perform halfword load calculations:\n    var address = this.operand2OP_LoadStore1() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read16(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDRSH = function () {\n    //Perform signed halfword load calculations:\n    var address = this.operand2OP_LoadStore1() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite((this.CPUCore.read16(address | 0) << 16) >> 16);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDRSB = function () {\n    //Perform signed byte load calculations:\n    var address = this.operand2OP_LoadStore1() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite((this.CPUCore.read8(address | 0) << 24) >> 24);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STRH2 = function () {\n    //Perform halfword store calculations:\n    var address = this.operand2OP_LoadStore2() | 0;\n    //Write to memory location:\n    this.CPUCore.write16(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRH2 = function () {\n    //Perform halfword load calculations:\n    var address = this.operand2OP_LoadStore2() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read16(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDRSH2 = function () {\n    //Perform signed halfword load calculations:\n    var address = this.operand2OP_LoadStore2() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite((this.CPUCore.read16(address | 0) << 16) >> 16);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDRSB2 = function () {\n    //Perform signed byte load calculations:\n    var address = this.operand2OP_LoadStore2() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite((this.CPUCore.read8(address | 0) << 24) >> 24);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STR = function () {\n    //Perform word store calculations:\n    var address = this.operand2OP_LoadStore3Normal() | 0;\n    //Write to memory location:\n    this.CPUCore.write32(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDR = function () {\n    //Perform word load calculations:\n    var address = this.operand2OP_LoadStore3Normal() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read32(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STRB = function () {\n    //Perform byte store calculations:\n    var address = this.operand2OP_LoadStore3Normal() | 0;\n    //Write to memory location:\n    this.CPUCore.write8(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRB = function () {\n    //Perform byte store calculations:\n    var address = this.operand2OP_LoadStore3Normal() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read8(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STR4 = function () {\n    //Perform word store calculations:\n    var address = this.operand2OP_LoadStore4() | 0;\n    //Write to memory location:\n    this.CPUCore.write32(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDR4 = function () {\n    //Perform word load calculations:\n    var address = this.operand2OP_LoadStore4() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read32(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STRB4 = function () {\n    //Perform byte store calculations:\n    var address = this.operand2OP_LoadStore4() | 0;\n    //Write to memory location:\n    this.CPUCore.write8(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRB4 = function () {\n    //Perform byte store calculations:\n    var address = this.operand2OP_LoadStore4() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read8(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STRT = function () {\n    //Perform word store calculations (forced user-mode):\n    var address = this.operand2OP_LoadStore3User() | 0;\n    //Write to memory location:\n    this.CPUCore.write32(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRT = function () {\n    //Perform word load calculations (forced user-mode):\n    var address = this.operand2OP_LoadStore3User() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read32(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STRBT = function () {\n    //Perform byte store calculations (forced user-mode):\n    var address = this.operand2OP_LoadStore3User() | 0;\n    //Write to memory location:\n    this.CPUCore.write8(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRBT = function () {\n    //Perform byte load calculations (forced user-mode):\n    var address = this.operand2OP_LoadStore3User() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read8(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STR2 = function () {\n    //Perform word store calculations:\n    var address = this.operand2OP_LoadStore5Normal() | 0;\n    //Write to memory location:\n    this.CPUCore.write32(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDR2 = function () {\n    //Perform word load calculations:\n    var address = this.operand2OP_LoadStore5Normal() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read32(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STRB2 = function () {\n    //Perform byte store calculations:\n    var address = this.operand2OP_LoadStore5Normal() | 0;\n    //Write to memory location:\n    this.CPUCore.write8(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRB2 = function () {\n    //Perform byte store calculations:\n    var address = this.operand2OP_LoadStore5Normal() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read8(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STRT2 = function () {\n    //Perform word store calculations (forced user-mode):\n    var address = this.operand2OP_LoadStore5User() | 0;\n    //Write to memory location:\n    this.CPUCore.write32(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRT2 = function () {\n    //Perform word load calculations (forced user-mode):\n    var address = this.operand2OP_LoadStore5User() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read32(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STRBT2 = function () {\n    //Perform byte store calculations (forced user-mode):\n    var address = this.operand2OP_LoadStore5User() | 0;\n    //Write to memory location:\n    this.CPUCore.write8(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRBT2 = function () {\n    //Perform byte load calculations (forced user-mode):\n    var address = this.operand2OP_LoadStore5User() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read8(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STR3 = function () {\n    //Perform word store calculations:\n    var address = this.operand2OP_LoadStore6() | 0;\n    //Write to memory location:\n    this.CPUCore.write32(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDR3 = function () {\n    //Perform word load calculations:\n    var address = this.operand2OP_LoadStore6() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read32(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STRB3 = function () {\n    //Perform byte store calculations:\n    var address = this.operand2OP_LoadStore6() | 0;\n    //Write to memory location:\n    this.CPUCore.write8(address | 0, this.guard12OffsetRegisterRead() | 0);\n}\nARMInstructionSet.prototype.LDRB3 = function () {\n    //Perform byte store calculations:\n    var address = this.operand2OP_LoadStore6() | 0;\n    //Read from memory location:\n    this.guard12OffsetRegisterWrite(this.CPUCore.read8(address | 0) | 0);\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.STMIA = function () {\n    //Only initialize the STMIA sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        for (var rListPosition = 0; rListPosition < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                this.memory.memoryWrite32(currentAddress | 0, this.readRegister(rListPosition | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMIAW = function () {\n    //Only initialize the STMIA sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        var finalAddress = this.getPositiveOffsetStartAddress(currentAddress | 0) | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        var count = 0;\n        for (var rListPosition = 0; rListPosition < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                this.memory.memoryWrite32(currentAddress | 0, this.readRegister(rListPosition | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                //Compute writeback immediately after the first register load:\n                if ((count | 0) == 0) {\n                    count = 1;\n                    //Store the updated base address back into register:\n                    this.guard16OffsetRegisterWrite(finalAddress | 0);\n                }\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMDA = function () {\n    //Only initialize the STMDA sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Get offset start address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.memory.memoryWrite32(currentAddress | 0, this.readRegister(rListPosition | 0) | 0);\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMDAW = function () {\n    //Only initialize the STMDA sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Get offset start address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        var finalAddress = currentAddress | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        var count = 0;\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.memory.memoryWrite32(currentAddress | 0, this.readRegister(rListPosition | 0) | 0);\n                //Compute writeback immediately after the first register load:\n                if ((count | 0) == 0) {\n                    count = 1;\n                    //Store the updated base address back into register:\n                    this.guard16OffsetRegisterWrite(finalAddress | 0);\n                }\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMIB = function () {\n    //Only initialize the STMIB sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.memory.memoryWrite32(currentAddress | 0, this.readRegister(rListPosition | 0) | 0);\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMIBW = function () {\n    //Only initialize the STMIB sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        var finalAddress = this.getPositiveOffsetStartAddress(currentAddress | 0) | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        var count = 0;\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.memory.memoryWrite32(currentAddress | 0, this.readRegister(rListPosition | 0) | 0);\n                //Compute writeback immediately after the first register load:\n                if ((count | 0) == 0) {\n                    count = 1;\n                    //Store the updated base address back into register:\n                    this.guard16OffsetRegisterWrite(finalAddress | 0);\n                }\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMDB = function () {\n    //Only initialize the STMDB sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Get offset start address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                this.memory.memoryWrite32(currentAddress | 0, this.readRegister(rListPosition | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMDBW = function () {\n    //Only initialize the STMDB sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Get offset start address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        var finalAddress = currentAddress | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        var count = 0;\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                this.memory.memoryWrite32(currentAddress | 0, this.readRegister(rListPosition | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                //Compute writeback immediately after the first register load:\n                if ((count | 0) == 0) {\n                    count = 1;\n                    //Store the updated base address back into register:\n                    this.guard16OffsetRegisterWrite(finalAddress | 0);\n                }\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMIAG = function () {\n    //Only initialize the STMIA sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        for (var rListPosition = 0; rListPosition < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                this.memory.memoryWrite32(currentAddress | 0, this.guardUserRegisterRead(rListPosition | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMIAWG = function () {\n    //Only initialize the STMIA sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        var finalAddress = this.getPositiveOffsetStartAddress(currentAddress | 0) | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        var count = 0;\n        for (var rListPosition = 0; rListPosition < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                this.memory.memoryWrite32(currentAddress | 0, this.guardUserRegisterRead(rListPosition | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                //Compute writeback immediately after the first register load:\n                if ((count | 0) == 0) {\n                    count = 1;\n                    //Store the updated base address back into register:\n                    this.guard16OffsetRegisterWrite(finalAddress | 0);\n                }\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMDAG = function () {\n    //Only initialize the STMDA sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Get offset start address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.memory.memoryWrite32(currentAddress | 0, this.guardUserRegisterRead(rListPosition | 0) | 0);\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMDAWG = function () {\n    //Only initialize the STMDA sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Get offset start address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        var finalAddress = currentAddress | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        var count = 0;\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.memory.memoryWrite32(currentAddress | 0, this.guardUserRegisterRead(rListPosition | 0) | 0);\n                //Compute writeback immediately after the first register load:\n                if ((count | 0) == 0) {\n                    count = 1;\n                    //Store the updated base address back into register:\n                    this.guard16OffsetRegisterWrite(finalAddress | 0);\n                }\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMIBG = function () {\n    //Only initialize the STMIB sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.memory.memoryWrite32(currentAddress | 0, this.guardUserRegisterRead(rListPosition | 0) | 0);\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMIBWG = function () {\n    //Only initialize the STMIB sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        var finalAddress = this.getPositiveOffsetStartAddress(currentAddress | 0) | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        var count = 0;\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.memory.memoryWrite32(currentAddress | 0, this.guardUserRegisterRead(rListPosition | 0) | 0);\n                //Compute writeback immediately after the first register load:\n                if ((count | 0) == 0) {\n                    count = 1;\n                    //Store the updated base address back into register:\n                    this.guard16OffsetRegisterWrite(finalAddress | 0);\n                }\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMDBG = function () {\n    //Only initialize the STMDB sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Get offset start address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                this.memory.memoryWrite32(currentAddress | 0, this.guardUserRegisterRead(rListPosition | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.STMDBWG = function () {\n    //Only initialize the STMDB sequence if the register list is non-empty:\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the base address:\n        var currentAddress = this.read16OffsetRegister() | 0;\n        //Get offset start address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        var finalAddress = currentAddress | 0;\n        //Updating the address bus away from PC fetch:\n        this.wait.NonSequentialBroadcast();\n        //Push register(s) into memory:\n        var count = 0;\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Push a register into memory:\n                this.memory.memoryWrite32(currentAddress | 0, this.guardUserRegisterRead(rListPosition | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                //Compute writeback immediately after the first register load:\n                if ((count | 0) == 0) {\n                    count = 1;\n                    //Store the updated base address back into register:\n                    this.guard16OffsetRegisterWrite(finalAddress | 0);\n                }\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n}\nARMInstructionSet.prototype.LDMIA = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                this.guardRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        this.guardRegisterWriteLDM(0xF, this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMIAW = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                this.guardRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        this.guardRegisterWriteLDM(0xF, this.memory.memoryRead32(currentAddress | 0) | 0);\n        currentAddress = ((currentAddress | 0) + 0x40) | 0;\n    }\n    //Store the updated base address back into register:\n    this.guard16OffsetRegisterWrite(currentAddress | 0);\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMDA = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the offset address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        //Load register(s) from memory:\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.guardRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n            }\n        }\n        //Updating the address bus back to PC fetch:\n        this.wait.NonSequentialBroadcast();\n    }\n    else {\n        //Empty reglist loads PC:\n        this.guardRegisterWriteLDM(0xF, this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMDAW = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the offset address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        var writebackAddress = currentAddress | 0;\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.guardRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n            }\n        }\n        //Store the updated base address back into register:\n        this.guard16OffsetRegisterWrite(writebackAddress | 0);\n    }\n    else {\n        //Empty reglist loads PC:\n        this.guardRegisterWriteLDM(0xF, this.memory.memoryRead32(currentAddress | 0) | 0);\n        currentAddress = ((currentAddress | 0) - 0x40) | 0;\n        //Store the updated base address back into register:\n        this.guard16OffsetRegisterWrite(currentAddress | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMIB = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.guardRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        currentAddress = ((currentAddress | 0) + 4) | 0;\n        this.guardRegisterWriteLDM(0xF, this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMIBW = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.guardRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        currentAddress = ((currentAddress | 0) + 0x40) | 0;\n        this.guardRegisterWriteLDM(0xF, this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Store the updated base address back into register:\n    this.guard16OffsetRegisterWrite(currentAddress | 0);\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMDB = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the offset address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        //Load register(s) from memory:\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                this.guardRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        currentAddress = ((currentAddress | 0) - 4) | 0;\n        this.guardRegisterWriteLDM(0xF, this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMDBW = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the offset address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        var writebackAddress = currentAddress | 0;\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                this.guardRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n        //Store the updated base address back into register:\n        this.guard16OffsetRegisterWrite(writebackAddress | 0);\n    }\n    else {\n        //Empty reglist loads PC:\n        currentAddress = ((currentAddress | 0) - 0x40) | 0;\n        this.guardRegisterWriteLDM(0xF, this.memory.memoryRead32(currentAddress | 0) | 0);\n        //Store the updated base address back into register:\n        this.guard16OffsetRegisterWrite(currentAddress | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMIAG = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                this.guardUserRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        this.guardProgramCounterRegisterWriteCPSR(this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMIAWG = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                this.guardUserRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        this.guardProgramCounterRegisterWriteCPSR(this.memory.memoryRead32(currentAddress | 0) | 0);\n        currentAddress = ((currentAddress | 0) + 0x40) | 0;\n    }\n    //Store the updated base address back into register:\n    this.guard16OffsetRegisterWrite(currentAddress | 0);\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMDAG = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Get the offset address:\n    currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Load register(s) from memory:\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.guardUserRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        this.guardUserRegisterWriteLDM(0xF, this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMDAWG = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the offset address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        var writebackAddress = currentAddress | 0;\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.guardUserRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n            }\n        }\n        //Store the updated base address back into register:\n        this.guard16OffsetRegisterWrite(writebackAddress | 0);\n    }\n    else {\n        //Empty reglist loads PC:\n        this.guardProgramCounterRegisterWriteCPSR(this.memory.memoryRead32(currentAddress | 0) | 0);\n        currentAddress = ((currentAddress | 0) - 0x40) | 0;\n        //Store the updated base address back into register:\n        this.guard16OffsetRegisterWrite(currentAddress | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMIBG = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.guardUserRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        currentAddress = ((currentAddress | 0) + 4) | 0;\n        this.guardProgramCounterRegisterWriteCPSR(this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMIBWG = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n                this.guardUserRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        currentAddress = ((currentAddress | 0) + 0x40) | 0;\n        this.guardProgramCounterRegisterWriteCPSR(this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Store the updated base address back into register:\n    this.guard16OffsetRegisterWrite(currentAddress | 0);\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMDBG = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the offset address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        //Load register(s) from memory:\n        for (var rListPosition = 0; (rListPosition | 0) < 0x10; rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                this.guardUserRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n    }\n    else {\n        //Empty reglist loads PC:\n        currentAddress = ((currentAddress | 0) - 4) | 0;\n        this.guardProgramCounterRegisterWriteCPSR(this.memory.memoryRead32(currentAddress | 0) | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LDMDBWG = function () {\n    //Get the base address:\n    var currentAddress = this.read16OffsetRegister() | 0;\n    //Updating the address bus away from PC fetch:\n    this.wait.NonSequentialBroadcast();\n    if ((this.execute & 0xFFFF) > 0) {\n        //Get the offset address:\n        currentAddress = this.getNegativeOffsetStartAddress(currentAddress | 0) | 0;\n        var writebackAddress = currentAddress | 0;\n        //Load register(s) from memory:\n        for (var rListPosition = 0; rListPosition < 0x10;  rListPosition = ((rListPosition | 0) + 1) | 0) {\n            if ((this.execute & (1 << rListPosition)) != 0) {\n                //Load a register from memory:\n                this.guardUserRegisterWriteLDM(rListPosition | 0, this.memory.memoryRead32(currentAddress | 0) | 0);\n                currentAddress = ((currentAddress | 0) + 4) | 0;\n            }\n        }\n        //Store the updated base address back into register:\n        this.guard16OffsetRegisterWrite(writebackAddress | 0);\n    }\n    else {\n        //Empty reglist loads PC:\n        currentAddress = ((currentAddress | 0) - 0x40) | 0;\n        this.guardProgramCounterRegisterWriteCPSR(this.memory.memoryRead32(currentAddress | 0) | 0);\n        //Store the updated base address back into register:\n        this.guard16OffsetRegisterWrite(currentAddress | 0);\n    }\n    //Updating the address bus back to PC fetch:\n    this.wait.NonSequentialBroadcast();\n    //Internal Cycle:\n    this.wait.CPUInternalSingleCyclePrefetch();\n}\nARMInstructionSet.prototype.LoadStoreMultiple = function () {\n    this.incrementProgramCounter();\n    switch ((this.execute >> 20) & 0x1F) {\n        case 0:\n            this.STMDA();\n            break;\n        case 0x1:\n            this.LDMDA();\n            break;\n        case 0x2:\n            this.STMDAW();\n            break;\n        case 0x3:\n            this.LDMDAW();\n            break;\n        case 0x4:\n            this.STMDAG();\n            break;\n        case 0x5:\n            this.LDMDAG();\n            break;\n        case 0x6:\n            this.STMDAWG();\n            break;\n        case 0x7:\n            this.LDMDAWG();\n            break;\n        case 0x8:\n            this.STMIA();\n            break;\n        case 0x9:\n            this.LDMIA();\n            break;\n        case 0xA:\n            this.STMIAW();\n            break;\n        case 0xB:\n            this.LDMIAW();\n            break;\n        case 0xC:\n            this.STMIAG();\n            break;\n        case 0xD:\n            this.LDMIAG();\n            break;\n        case 0xE:\n            this.STMIAWG();\n            break;\n        case 0xF:\n            this.LDMIAWG();\n            break;\n        case 0x10:\n            this.STMDB();\n            break;\n        case 0x11:\n            this.LDMDB();\n            break;\n        case 0x12:\n            this.STMDBW();\n            break;\n        case 0x13:\n            this.LDMDBW();\n            break;\n        case 0x14:\n            this.STMDBG();\n            break;\n        case 0x15:\n            this.LDMDBG();\n            break;\n        case 0x16:\n            this.STMDBWG();\n            break;\n        case 0x17:\n            this.LDMDBWG();\n            break;\n        case 0x18:\n            this.STMIB();\n            break;\n        case 0x19:\n            this.LDMIB();\n            break;\n        case 0x1A:\n            this.STMIBW();\n            break;\n        case 0x1B:\n            this.LDMIBW();\n            break;\n        case 0x1C:\n            this.STMIBG();\n            break;\n        case 0x1D:\n            this.LDMIBG();\n            break;\n        case 0x1E:\n            this.STMIBWG();\n            break;\n        default:\n            this.LDMIBWG();\n    }\n}\nARMInstructionSet.prototype.SWP = function () {\n    var base = this.read16OffsetRegister() | 0;\n    var data = this.CPUCore.read32(base | 0) | 0;\n    //Clock a cycle for the processing delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    this.CPUCore.write32(base | 0, this.read0OffsetRegister() | 0);\n    this.guard12OffsetRegisterWrite(data | 0);\n}\nARMInstructionSet.prototype.SWPB = function () {\n    var base = this.read16OffsetRegister() | 0;\n    var data = this.CPUCore.read8(base | 0) | 0;\n    //Clock a cycle for the processing delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    this.CPUCore.write8(base | 0, this.read0OffsetRegister() | 0);\n    this.guard12OffsetRegisterWrite(data | 0);\n}\nARMInstructionSet.prototype.SWI = function () {\n    //Software Interrupt:\n    this.CPUCore.SWI();\n}\nARMInstructionSet.prototype.UNDEFINED = function () {\n    //Undefined Exception:\n    this.CPUCore.UNDEFINED();\n}\nARMInstructionSet.prototype.operand2OP_DataProcessing1 = function () {\n    var data = 0;\n    switch ((this.execute & 0x2000060) >> 5) {\n        case 0:\n            data = this.lli() | 0;\n            break;\n        case 1:\n            data = this.lri() | 0;\n            break;\n        case 2:\n            data = this.ari() | 0;\n            break;\n        case 3:\n            data = this.rri() | 0;\n            break;\n        default:\n            data = this.imm() | 0;\n    }\n    return data | 0;\n}\nARMInstructionSet.prototype.operand2OP_DataProcessing2 = function () {\n    var data = 0;\n    switch ((this.execute & 0x2000060) >> 5) {\n        case 0:\n            data = this.llis() | 0;\n            break;\n        case 1:\n            data = this.lris() | 0;\n            break;\n        case 2:\n            data = this.aris() | 0;\n            break;\n        case 3:\n            data = this.rris() | 0;\n            break;\n        default:\n            data = this.imms() | 0;\n    }\n    return data | 0;\n}\nARMInstructionSet.prototype.operand2OP_DataProcessing3 = function () {\n    var data = 0;\n    switch ((this.execute >> 5) & 0x3) {\n        case 0:\n            data = this.llr() | 0;\n            break;\n        case 1:\n            data = this.lrr() | 0;\n            break;\n        case 2:\n            data = this.arr() | 0;\n            break;\n        default:\n            data = this.rrr() | 0;\n    }\n    return data | 0;\n}\nARMInstructionSet.prototype.operand2OP_DataProcessing4 = function () {\n    var data = 0;\n    switch ((this.execute >> 5) & 0x3) {\n        case 0:\n            data = this.llrs() | 0;\n            break;\n        case 1:\n            data = this.lrrs() | 0;\n            break;\n        case 2:\n            data = this.arrs() | 0;\n            break;\n        default:\n            data = this.rrrs() | 0;\n    }\n    return data | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStoreOffsetGen = function () {\n    var data = 0;\n    switch ((this.execute >> 5) & 0x3) {\n        case 0:\n            data = this.lli() | 0;\n            break;\n        case 1:\n            data = this.lri() | 0;\n            break;\n        case 2:\n            data = this.ari() | 0;\n            break;\n        default:\n            data = this.rri() | 0;\n    }\n    return data | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStoreOperandDetermine = function () {\n    var offset = 0;\n    if ((this.execute & 0x400000) == 0) {\n        offset = this.read0OffsetRegister() | 0;\n    }\n    else {\n        offset = ((this.execute & 0xF00) >> 4) | (this.execute & 0xF);\n    }\n    return offset | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStorePostTUser = function (offset) {\n    offset = offset | 0;\n    var base = this.read16OffsetUserRegister() | 0;\n    if ((this.execute & 0x800000) == 0) {\n        offset = ((base | 0) - (offset | 0)) | 0;\n    }\n    else {\n        offset = ((base | 0) + (offset | 0)) | 0;\n    }\n    this.guard16OffsetUserRegisterWrite(offset | 0);\n    return base | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStorePostTNormal = function (offset) {\n    offset = offset | 0;\n    var base = this.read16OffsetRegister() | 0;\n    if ((this.execute & 0x800000) == 0) {\n        offset = ((base | 0) - (offset | 0)) | 0;\n    }\n    else {\n        offset = ((base | 0) + (offset | 0)) | 0;\n    }\n    this.guard16OffsetRegisterWrite(offset | 0);\n    return base | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStoreNotT = function (offset) {\n    offset = offset | 0;\n    var base = this.read16OffsetRegister() | 0;\n    if ((this.execute & 0x800000) == 0) {\n        offset = ((base | 0) - (offset | 0)) | 0;\n    }\n    else {\n        offset = ((base | 0) + (offset | 0)) | 0;\n    }\n    if ((this.execute & 0x200000) != 0) {\n        this.guard16OffsetRegisterWrite(offset | 0);\n    }\n    return offset | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStore1 = function () {\n    return this.operand2OP_LoadStorePostTNormal(this.operand2OP_LoadStoreOperandDetermine() | 0) | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStore2 = function () {\n    return this.operand2OP_LoadStoreNotT(this.operand2OP_LoadStoreOperandDetermine() | 0) | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStore3Normal = function () {\n    return this.operand2OP_LoadStorePostTNormal(this.execute & 0xFFF) | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStore3User = function () {\n    return this.operand2OP_LoadStorePostTUser(this.execute & 0xFFF) | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStore4 = function () {\n    return this.operand2OP_LoadStoreNotT(this.execute & 0xFFF) | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStore5Normal = function () {\n    return this.operand2OP_LoadStorePostTNormal(this.operand2OP_LoadStoreOffsetGen() | 0) | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStore5User = function () {\n    return this.operand2OP_LoadStorePostTUser(this.operand2OP_LoadStoreOffsetGen() | 0) | 0;\n}\nARMInstructionSet.prototype.operand2OP_LoadStore6 = function () {\n    return this.operand2OP_LoadStoreNotT(this.operand2OP_LoadStoreOffsetGen() | 0) | 0;\n}\nARMInstructionSet.prototype.lli = function () {\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Shift the register data left:\n    var shifter = (this.execute >> 7) & 0x1F;\n    return register << (shifter | 0);\n}\nARMInstructionSet.prototype.llis = function () {\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Get the shift amount:\n    var shifter = (this.execute >> 7) & 0x1F;\n    //Check to see if we need to update CPSR:\n    if ((shifter | 0) > 0) {\n        this.branchFlags.setCarry(register << (((shifter | 0) - 1) | 0));\n    }\n    //Shift the register data left:\n    return register << (shifter | 0);\n}\nARMInstructionSet.prototype.llr = function () {\n    //Logical Left Shift with Register:\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Clock a cycle for the shift delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    //Shift the register data left:\n    var shifter = this.read8OffsetRegister() & 0xFF;\n    if ((shifter | 0) < 0x20) {\n        register = register << (shifter | 0);\n    }\n    else {\n        register = 0;\n    }\n    return register | 0;\n}\nARMInstructionSet.prototype.llrs = function () {\n    //Logical Left Shift with Register and CPSR:\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Clock a cycle for the shift delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    //Get the shift amount:\n    var shifter = this.read8OffsetRegister() & 0xFF;\n    //Check to see if we need to update CPSR:\n    if ((shifter | 0) > 0) {\n        if ((shifter | 0) < 0x20) {\n            //Shift the register data left:\n            this.branchFlags.setCarry(register << (((shifter | 0) - 1) | 0));\n            register = register << (shifter | 0);\n        }\n        else {\n            if ((shifter | 0) == 0x20) {\n                //Shift bit 0 into carry:\n                this.branchFlags.setCarry(register << 31);\n            }\n            else {\n                //Everything Zero'd:\n                this.branchFlags.setCarryFalse();\n            }\n            register = 0;\n        }\n    }\n    //If shift is 0, just return the register without mod:\n    return register | 0;\n}\nARMInstructionSet.prototype.lri = function () {\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Shift the register data right logically:\n    var shifter = (this.execute >> 7) & 0x1F;\n    if ((shifter | 0) == 0) {\n        //Return 0:\n        register = 0;\n    }\n    else {\n        register = (register >>> (shifter | 0)) | 0;\n    }\n    return register | 0;\n}\nARMInstructionSet.prototype.lris = function () {\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Get the shift amount:\n    var shifter = (this.execute >> 7) & 0x1F;\n    //Check to see if we need to update CPSR:\n    if ((shifter | 0) > 0) {\n        this.branchFlags.setCarry((register >> (((shifter | 0) - 1) | 0)) << 31);\n        //Shift the register data right logically:\n        register = (register >>> (shifter | 0)) | 0;\n    }\n    else {\n        this.branchFlags.setCarry(register | 0);\n        //Return 0:\n        register = 0;\n    }\n    return register | 0;\n}\nARMInstructionSet.prototype.lrr = function () {\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Clock a cycle for the shift delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    //Shift the register data right logically:\n    var shifter = this.read8OffsetRegister() & 0xFF;\n    if ((shifter | 0) < 0x20) {\n        register = (register >>> (shifter | 0)) | 0;\n    }\n    else {\n        register = 0;\n    }\n    return register | 0;\n}\nARMInstructionSet.prototype.lrrs = function () {\n    //Logical Right Shift with Register and CPSR:\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Clock a cycle for the shift delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    //Get the shift amount:\n    var shifter = this.read8OffsetRegister() & 0xFF;\n    //Check to see if we need to update CPSR:\n    if ((shifter | 0) > 0) {\n        if ((shifter | 0) < 0x20) {\n            //Shift the register data right logically:\n            this.branchFlags.setCarry((register >> (((shifter | 0) - 1) | 0)) << 31);\n            register = (register >>> (shifter | 0)) | 0;\n        }\n        else {\n            if ((shifter | 0) == 0x20) {\n                //Shift bit 31 into carry:\n                this.branchFlags.setCarry(register | 0);\n            }\n            else {\n                //Everything Zero'd:\n                this.branchFlags.setCarryFalse();\n            }\n            register = 0;\n        }\n    }\n    //If shift is 0, just return the register without mod:\n    return register | 0;\n}\nARMInstructionSet.prototype.ari = function () {\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Get the shift amount:\n    var shifter = (this.execute >> 7) & 0x1F;\n    if ((shifter | 0) == 0) {\n        //Shift full length if shifter is zero:\n        shifter = 0x1F;\n    }\n    //Shift the register data right:\n    return register >> (shifter | 0);\n}\nARMInstructionSet.prototype.aris = function () {\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Get the shift amount:\n    var shifter = (this.execute >> 7) & 0x1F;\n    //Check to see if we need to update CPSR:\n    if ((shifter | 0) > 0) {\n        this.branchFlags.setCarry((register >> (((shifter | 0) - 1) | 0)) << 31);\n    }\n    else {\n        //Shift full length if shifter is zero:\n        shifter = 0x1F;\n        this.branchFlags.setCarry(register | 0);\n    }\n    //Shift the register data right:\n    return register >> (shifter | 0);\n}\nARMInstructionSet.prototype.arr = function () {\n    //Arithmetic Right Shift with Register:\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Clock a cycle for the shift delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    //Shift the register data right:\n    return register >> Math.min(this.read8OffsetRegister() & 0xFF, 0x1F);\n}\nARMInstructionSet.prototype.arrs = function () {\n    //Arithmetic Right Shift with Register and CPSR:\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Clock a cycle for the shift delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    //Get the shift amount:\n    var shifter = this.read8OffsetRegister() & 0xFF;\n    //Check to see if we need to update CPSR:\n    if ((shifter | 0) > 0) {\n        if ((shifter | 0) < 0x20) {\n            //Shift the register data right arithmetically:\n            this.branchFlags.setCarry((register >> (((shifter | 0) - 1) | 0)) << 31);\n            register = register >> (shifter | 0);\n        }\n        else {\n            //Set all bits with bit 31:\n            this.branchFlags.setCarry(register | 0);\n            register = register >> 0x1F;\n        }\n    }\n    //If shift is 0, just return the register without mod:\n    return register | 0;\n}\nARMInstructionSet.prototype.rri = function () {\n    //Rotate Right with Immediate:\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Rotate the register right:\n    var shifter = (this.execute >> 7) & 0x1F;\n    if ((shifter | 0) > 0) {\n        //ROR\n        register = (register << (0x20 - (shifter | 0))) | (register >>> (shifter | 0));\n    }\n    else {\n        //RRX\n        register = (this.branchFlags.getCarry() & 0x80000000) | (register >>> 0x1);\n    }\n    return register | 0;\n}\nARMInstructionSet.prototype.rris = function () {\n    //Rotate Right with Immediate and CPSR:\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Rotate the register right:\n    var shifter = (this.execute >> 7) & 0x1F;\n    if ((shifter | 0) > 0) {\n        //ROR\n        this.branchFlags.setCarry((register >> (((shifter | 0) - 1) | 0)) << 31);\n        register = (register << (0x20 - (shifter | 0))) | (register >>> (shifter | 0));\n    }\n    else {\n        //RRX\n        var rrxValue = (this.branchFlags.getCarry() & 0x80000000) | (register >>> 0x1);\n        this.branchFlags.setCarry(register << 31);\n        register = rrxValue | 0;\n    }\n    return register | 0;\n}\nARMInstructionSet.prototype.rrr = function () {\n    //Rotate Right with Register:\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Clock a cycle for the shift delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    //Rotate the register right:\n    var shifter = this.read8OffsetRegister() & 0x1F;\n    if ((shifter | 0) > 0) {\n        //ROR\n        register = (register << (0x20 - (shifter | 0))) | (register >>> (shifter | 0));\n    }\n    //If shift is 0, just return the register without mod:\n    return register | 0;\n}\nARMInstructionSet.prototype.rrrs = function () {\n    //Rotate Right with Register and CPSR:\n    //Get the register data to be shifted:\n    var register = this.read0OffsetRegister() | 0;\n    //Clock a cycle for the shift delaying the CPU:\n    this.wait.CPUInternalSingleCyclePrefetch();\n    //Rotate the register right:\n    var shifter = this.read8OffsetRegister() & 0xFF;\n    if ((shifter | 0) > 0) {\n        shifter = shifter & 0x1F;\n        if ((shifter | 0) > 0) {\n            //ROR\n            this.branchFlags.setCarry((register >> (((shifter | 0) - 1) | 0)) << 31);\n            register = (register << (0x20 - (shifter | 0))) | (register >>> (shifter | 0));\n        }\n        else {\n            //No shift, but make carry set to bit 31:\n            this.branchFlags.setCarry(register | 0);\n        }\n    }\n    //If shift is 0, just return the register without mod:\n    return register | 0;\n}\nARMInstructionSet.prototype.imm = function () {\n    //Get the immediate data to be shifted:\n    var immediate = this.execute & 0xFF;\n    //Rotate the immediate right:\n    var shifter = (this.execute >> 7) & 0x1E;\n    if ((shifter | 0) > 0) {\n        immediate = (immediate << (0x20 - (shifter | 0))) | (immediate >>> (shifter | 0));\n    }\n    return immediate | 0;\n}\nARMInstructionSet.prototype.imms = function () {\n    //Get the immediate data to be shifted:\n    var immediate = this.execute & 0xFF;\n    //Rotate the immediate right:\n    var shifter = (this.execute >> 7) & 0x1E;\n    if ((shifter | 0) > 0) {\n        immediate = (immediate << (0x20 - (shifter | 0))) | (immediate >>> (shifter | 0));\n        this.branchFlags.setCarry(immediate | 0);\n    }\n    return immediate | 0;\n}\nARMInstructionSet.prototype.rc = function () {\n    return (this.branchFlags.getNZCV() | this.CPUCore.modeFlags);\n}\nARMInstructionSet.prototype.rs = function () {\n    var spsr = 0;\n    switch (this.CPUCore.modeFlags & 0x1f) {\n        case 0x12:    //IRQ\n            spsr = this.CPUCore.SPSR[1] | 0;\n            break;\n        case 0x13:    //Supervisor\n            spsr = this.CPUCore.SPSR[2] | 0;\n            break;\n        case 0x11:    //FIQ\n            spsr = this.CPUCore.SPSR[0] | 0;\n            break;\n        case 0x17:    //Abort\n            spsr = this.CPUCore.SPSR[3] | 0;\n            break;\n        case 0x1B:    //Undefined\n            spsr = this.CPUCore.SPSR[4] | 0;\n            break;\n        default:\n            //Instruction hit an invalid SPSR request:\n            return this.rc() | 0;\n    }\n    return ((spsr & 0xF00) << 20) | (spsr & 0xFF);\n}\nfunction compileARMInstructionDecodeMap() {\n    var pseudoCodes = [\n                       \"LDRH\",\n                       \"MOVS2\",\n                       \"MUL\",\n                       \"MSR\",\n                       \"LDRSH\",\n                       \"MVN2\",\n                       \"SMLAL\",\n                       \"RSCS\",\n                       \"CMPS\",\n                       \"MRS\",\n                       \"RSBS2\",\n                       \"ADDS\",\n                       \"SUBS\",\n                       \"RSB\",\n                       \"SUBS2\",\n                       \"MULS\",\n                       \"SMLALS\",\n                       \"STRB\",\n                       \"CMNS2\",\n                       \"UMLALS\",\n                       \"ORR2\",\n                       \"BX\",\n                       \"RSBS\",\n                       \"LDRSB\",\n                       \"LoadStoreMultiple\",\n                       \"ANDS2\",\n                       \"BIC\",\n                       \"ADD2\",\n                       \"SBC2\",\n                       \"AND\",\n                       \"TSTS2\",\n                       \"MOV2\",\n                       \"MOVS\",\n                       \"EOR\",\n                       \"ORRS2\",\n                       \"RSC\",\n                       \"LDR2\",\n                       \"SMULLS\",\n                       \"LDRSB2\",\n                       \"LDRB4\",\n                       \"BL\",\n                       \"LDRB3\",\n                       \"SBCS2\",\n                       \"MVNS2\",\n                       \"MLAS\",\n                       \"MVN\",\n                       \"BICS2\",\n                       \"UMLAL\",\n                       \"CMPS2\",\n                       \"LDRB\",\n                       \"RSC2\",\n                       \"ADC2\",\n                       \"LDRSH2\",\n                       \"ORR\",\n                       \"ADDS2\",\n                       \"EOR2\",\n                       \"STR3\",\n                       \"UMULL\",\n                       \"ADD\",\n                       \"LDRH2\",\n                       \"STRB4\",\n                       \"LDR4\",\n                       \"EORS\",\n                       \"ORRS\",\n                       \"BICS\",\n                       \"SMULL\",\n                       \"EORS2\",\n                       \"B\",\n                       \"STR\",\n                       \"STRH\",\n                       \"TEQS\",\n                       \"STR2\",\n                       \"STRH2\",\n                       \"AND2\",\n                       \"SUB\",\n                       \"MVNS\",\n                       \"ADC\",\n                       \"ADCS\",\n                       \"MOV\",\n                       \"CMNS\",\n                       \"ADCS2\",\n                       \"TSTS\",\n                       \"RSCS2\",\n                       \"ANDS\",\n                       \"STRB3\",\n                       \"SBC\",\n                       \"STR4\",\n                       \"LDR\",\n                       \"LDR3\",\n                       \"SUB2\",\n                       \"STRB2\",\n                       \"SWP\",\n                       \"TEQS2\",\n                       \"UMULLS\",\n                       \"BIC2\",\n                       \"MLA\",\n                       \"SWI\",\n                       \"LDRB2\",\n                       \"SBCS\",\n                       \"RSB2\",\n                       \"SWPB\",\n                       \"STRT\",\n                       \"LDRT\",\n                       \"STRBT\",\n                       \"LDRBT\",\n                       \"STRT2\",\n                       \"LDRT2\",\n                       \"STRBT2\",\n                       \"LDRBT2\"\n                       ];\n    function compileARMInstructionDecodeOpcodeMap(codeMap) {\n        var opcodeIndice = 0;\n        var instructionMap = getUint8Array(4096);\n        function generateMap1(instruction) {\n            for (var index = 0; index < 0x10; ++index) {\n                instructionMap[opcodeIndice++] = codeMap[instruction[index]];\n            }\n        }\n        function generateMap2(instruction) {\n            var translatedOpcode = codeMap[instruction];\n            for (var index = 0; index < 0x10; ++index) {\n                instructionMap[opcodeIndice++] = translatedOpcode;\n            }\n        }\n        function generateMap3(instruction) {\n            var translatedOpcode = codeMap[instruction];\n            for (var index = 0; index < 0x100; ++index) {\n                instructionMap[opcodeIndice++] = translatedOpcode;\n            }\n        }\n        function generateMap4(instruction) {\n            var translatedOpcode = codeMap[instruction];\n            for (var index = 0; index < 0x200; ++index) {\n                instructionMap[opcodeIndice++] = translatedOpcode;\n            }\n        }\n        function generateMap5(instruction) {\n            var translatedOpcode = codeMap[instruction];\n            for (var index = 0; index < 0x300; ++index) {\n                instructionMap[opcodeIndice++] = translatedOpcode;\n            }\n        }\n        function generateStoreLoadInstructionSector1() {\n            var instrMap = [\n                            \"STR2\",\n                            \"LDR2\",\n                            \"STRT2\",\n                            \"LDRT2\",\n                            \"STRB2\",\n                            \"LDRB2\",\n                            \"STRBT2\",\n                            \"LDRBT2\"\n                            ];\n            for (var instrIndex = 0; instrIndex < 0x10; ++instrIndex) {\n                for (var dataIndex = 0; dataIndex < 0x10; ++dataIndex) {\n                    if ((dataIndex & 0x1) == 0) {\n                        instructionMap[opcodeIndice++] = codeMap[instrMap[instrIndex & 0x7]];\n                    }\n                    else {\n                        instructionMap[opcodeIndice++] = codeMap[\"UNDEFINED\"];\n                    }\n                }\n            }\n        }\n        function generateStoreLoadInstructionSector2() {\n            var instrMap = [\n                            \"STR3\",\n                            \"LDR3\",\n                            \"STRB3\",\n                            \"LDRB3\"\n                            ];\n            for (var instrIndex = 0; instrIndex < 0x10; ++instrIndex) {\n                for (var dataIndex = 0; dataIndex < 0x10; ++dataIndex) {\n                    if ((dataIndex & 0x1) == 0) {\n                        instructionMap[opcodeIndice++] = codeMap[instrMap[((instrIndex >> 1) & 0x2) | (instrIndex & 0x1)]];\n                    }\n                    else {\n                        instructionMap[opcodeIndice++] = codeMap[\"UNDEFINED\"];\n                    }\n                }\n            }\n        }\n        //0\n        generateMap1([\n                      \"AND\",\n                      \"AND2\",\n                      \"AND\",\n                      \"AND2\",\n                      \"AND\",\n                      \"AND2\",\n                      \"AND\",\n                      \"AND2\",\n                      \"AND\",\n                      \"MUL\",\n                      \"AND\",\n                      \"STRH\",\n                      \"AND\",\n                      \"UNDEFINED\",\n                      \"AND\",\n                      \"UNDEFINED\"\n                      ]);\n        //1\n        generateMap1([\n                      \"ANDS\",\n                      \"ANDS2\",\n                      \"ANDS\",\n                      \"ANDS2\",\n                      \"ANDS\",\n                      \"ANDS2\",\n                      \"ANDS\",\n                      \"ANDS2\",\n                      \"ANDS\",\n                      \"MULS\",\n                      \"ANDS\",\n                      \"LDRH\",\n                      \"ANDS\",\n                      \"LDRSB\",\n                      \"ANDS\",\n                      \"LDRSH\"\n                      ]);\n        //2\n        generateMap1([\n                      \"EOR\",\n                      \"EOR2\",\n                      \"EOR\",\n                      \"EOR2\",\n                      \"EOR\",\n                      \"EOR2\",\n                      \"EOR\",\n                      \"EOR2\",\n                      \"EOR\",\n                      \"MLA\",\n                      \"EOR\",\n                      \"STRH\",\n                      \"EOR\",\n                      \"UNDEFINED\",\n                      \"EOR\",\n                      \"UNDEFINED\"\n                      ]);\n        //3\n        generateMap1([\n                      \"EORS\",\n                      \"EORS2\",\n                      \"EORS\",\n                      \"EORS2\",\n                      \"EORS\",\n                      \"EORS2\",\n                      \"EORS\",\n                      \"EORS2\",\n                      \"EORS\",\n                      \"MLAS\",\n                      \"EORS\",\n                      \"LDRH\",\n                      \"EORS\",\n                      \"LDRSB\",\n                      \"EORS\",\n                      \"LDRSH\"\n                      ]);\n        //4\n        generateMap1([\n                      \"SUB\",\n                      \"SUB2\",\n                      \"SUB\",\n                      \"SUB2\",\n                      \"SUB\",\n                      \"SUB2\",\n                      \"SUB\",\n                      \"SUB2\",\n                      \"SUB\",\n                      \"UNDEFINED\",\n                      \"SUB\",\n                      \"STRH\",\n                      \"SUB\",\n                      \"UNDEFINED\",\n                      \"SUB\",\n                      \"UNDEFINED\"\n                      ]);\n        //5\n        generateMap1([\n                      \"SUBS\",\n                      \"SUBS2\",\n                      \"SUBS\",\n                      \"SUBS2\",\n                      \"SUBS\",\n                      \"SUBS2\",\n                      \"SUBS\",\n                      \"SUBS2\",\n                      \"SUBS\",\n                      \"UNDEFINED\",\n                      \"SUBS\",\n                      \"LDRH\",\n                      \"SUBS\",\n                      \"LDRSB\",\n                      \"SUBS\",\n                      \"LDRSH\"\n                      ]);\n        //6\n        generateMap1([\n                      \"RSB\",\n                      \"RSB2\",\n                      \"RSB\",\n                      \"RSB2\",\n                      \"RSB\",\n                      \"RSB2\",\n                      \"RSB\",\n                      \"RSB2\",\n                      \"RSB\",\n                      \"UNDEFINED\",\n                      \"RSB\",\n                      \"STRH\",\n                      \"RSB\",\n                      \"UNDEFINED\",\n                      \"RSB\",\n                      \"UNDEFINED\"\n                      ]);\n        //7\n        generateMap1([\n                      \"RSBS\",\n                      \"RSBS2\",\n                      \"RSBS\",\n                      \"RSBS2\",\n                      \"RSBS\",\n                      \"RSBS2\",\n                      \"RSBS\",\n                      \"RSBS2\",\n                      \"RSBS\",\n                      \"UNDEFINED\",\n                      \"RSBS\",\n                      \"LDRH\",\n                      \"RSBS\",\n                      \"LDRSB\",\n                      \"RSBS\",\n                      \"LDRSH\"\n                      ]);\n        //8\n        generateMap1([\n                      \"ADD\",\n                      \"ADD2\",\n                      \"ADD\",\n                      \"ADD2\",\n                      \"ADD\",\n                      \"ADD2\",\n                      \"ADD\",\n                      \"ADD2\",\n                      \"ADD\",\n                      \"UMULL\",\n                      \"ADD\",\n                      \"STRH\",\n                      \"ADD\",\n                      \"UNDEFINED\",\n                      \"ADD\",\n                      \"UNDEFINED\"\n                      ]);\n        //9\n        generateMap1([\n                      \"ADDS\",\n                      \"ADDS2\",\n                      \"ADDS\",\n                      \"ADDS2\",\n                      \"ADDS\",\n                      \"ADDS2\",\n                      \"ADDS\",\n                      \"ADDS2\",\n                      \"ADDS\",\n                      \"UMULLS\",\n                      \"ADDS\",\n                      \"LDRH\",\n                      \"ADDS\",\n                      \"LDRSB\",\n                      \"ADDS\",\n                      \"LDRSH\"\n                      ]);\n        //A\n        generateMap1([\n                      \"ADC\",\n                      \"ADC2\",\n                      \"ADC\",\n                      \"ADC2\",\n                      \"ADC\",\n                      \"ADC2\",\n                      \"ADC\",\n                      \"ADC2\",\n                      \"ADC\",\n                      \"UMLAL\",\n                      \"ADC\",\n                      \"STRH\",\n                      \"ADC\",\n                      \"UNDEFINED\",\n                      \"ADC\",\n                      \"UNDEFINED\"\n                      ]);\n        //B\n        generateMap1([\n                      \"ADCS\",\n                      \"ADCS2\",\n                      \"ADCS\",\n                      \"ADCS2\",\n                      \"ADCS\",\n                      \"ADCS2\",\n                      \"ADCS\",\n                      \"ADCS2\",\n                      \"ADCS\",\n                      \"UMLALS\",\n                      \"ADCS\",\n                      \"LDRH\",\n                      \"ADCS\",\n                      \"LDRSB\",\n                      \"ADCS\",\n                      \"LDRSH\"\n                      ]);\n        //C\n        generateMap1([\n                      \"SBC\",\n                      \"SBC2\",\n                      \"SBC\",\n                      \"SBC2\",\n                      \"SBC\",\n                      \"SBC2\",\n                      \"SBC\",\n                      \"SBC2\",\n                      \"SBC\",\n                      \"SMULL\",\n                      \"SBC\",\n                      \"STRH\",\n                      \"SBC\",\n                      \"UNDEFINED\",\n                      \"SBC\",\n                      \"UNDEFINED\"\n                      ]);\n        //D\n        generateMap1([\n                      \"SBCS\",\n                      \"SBCS2\",\n                      \"SBCS\",\n                      \"SBCS2\",\n                      \"SBCS\",\n                      \"SBCS2\",\n                      \"SBCS\",\n                      \"SBCS2\",\n                      \"SBCS\",\n                      \"SMULLS\",\n                      \"SBCS\",\n                      \"LDRH\",\n                      \"SBCS\",\n                      \"LDRSB\",\n                      \"SBCS\",\n                      \"LDRSH\"\n                      ]);\n        //E\n        generateMap1([\n                      \"RSC\",\n                      \"RSC2\",\n                      \"RSC\",\n                      \"RSC2\",\n                      \"RSC\",\n                      \"RSC2\",\n                      \"RSC\",\n                      \"RSC2\",\n                      \"RSC\",\n                      \"SMLAL\",\n                      \"RSC\",\n                      \"STRH\",\n                      \"RSC\",\n                      \"UNDEFINED\",\n                      \"RSC\",\n                      \"UNDEFINED\"\n                      ]);\n        //F\n        generateMap1([\n                      \"RSCS\",\n                      \"RSCS2\",\n                      \"RSCS\",\n                      \"RSCS2\",\n                      \"RSCS\",\n                      \"RSCS2\",\n                      \"RSCS\",\n                      \"RSCS2\",\n                      \"RSCS\",\n                      \"SMLALS\",\n                      \"RSCS\",\n                      \"LDRH\",\n                      \"RSCS\",\n                      \"LDRSB\",\n                      \"RSCS\",\n                      \"LDRSH\"\n                      ]);\n        //10\n        generateMap1([\n                      \"MRS\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"SWP\",\n                      \"UNDEFINED\",\n                      \"STRH2\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\"\n                      ]);\n        //11\n        generateMap1([\n                      \"TSTS\",\n                      \"TSTS2\",\n                      \"TSTS\",\n                      \"TSTS2\",\n                      \"TSTS\",\n                      \"TSTS2\",\n                      \"TSTS\",\n                      \"TSTS2\",\n                      \"TSTS\",\n                      \"UNDEFINED\",\n                      \"TSTS\",\n                      \"LDRH2\",\n                      \"TSTS\",\n                      \"LDRSB2\",\n                      \"TSTS\",\n                      \"LDRSH2\"\n                      ]);\n        //12\n        generateMap1([\n                      \"MSR\",\n                      \"BX\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"STRH2\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\"\n                      ]);\n        //13\n        generateMap1([\n                      \"TEQS\",\n                      \"TEQS2\",\n                      \"TEQS\",\n                      \"TEQS2\",\n                      \"TEQS\",\n                      \"TEQS2\",\n                      \"TEQS\",\n                      \"TEQS2\",\n                      \"TEQS\",\n                      \"UNDEFINED\",\n                      \"TEQS\",\n                      \"LDRH2\",\n                      \"TEQS\",\n                      \"LDRSB2\",\n                      \"TEQS\",\n                      \"LDRSH2\"\n                      ]);\n        //14\n        generateMap1([\n                      \"MRS\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"SWPB\",\n                      \"UNDEFINED\",\n                      \"STRH2\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\"\n                      ]);\n        //15\n        generateMap1([\n                      \"CMPS\",\n                      \"CMPS2\",\n                      \"CMPS\",\n                      \"CMPS2\",\n                      \"CMPS\",\n                      \"CMPS2\",\n                      \"CMPS\",\n                      \"CMPS2\",\n                      \"CMPS\",\n                      \"UNDEFINED\",\n                      \"CMPS\",\n                      \"LDRH2\",\n                      \"CMPS\",\n                      \"LDRSB2\",\n                      \"CMPS\",\n                      \"LDRSH2\"\n                      ]);\n        //16\n        generateMap1([\n                      \"MSR\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"STRH2\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\",\n                      \"UNDEFINED\"\n                      ]);\n        //17\n        generateMap1([\n                      \"CMNS\",\n                      \"CMNS2\",\n                      \"CMNS\",\n                      \"CMNS2\",\n                      \"CMNS\",\n                      \"CMNS2\",\n                      \"CMNS\",\n                      \"CMNS2\",\n                      \"CMNS\",\n                      \"UNDEFINED\",\n                      \"CMNS\",\n                      \"LDRH2\",\n                      \"CMNS\",\n                      \"LDRSB2\",\n                      \"CMNS\",\n                      \"LDRSH2\"\n                      ]);\n        //18\n        generateMap1([\n                      \"ORR\",\n                      \"ORR2\",\n                      \"ORR\",\n                      \"ORR2\",\n                      \"ORR\",\n                      \"ORR2\",\n                      \"ORR\",\n                      \"ORR2\",\n                      \"ORR\",\n                      \"UNDEFINED\",\n                      \"ORR\",\n                      \"STRH2\",\n                      \"ORR\",\n                      \"UNDEFINED\",\n                      \"ORR\",\n                      \"UNDEFINED\"\n                      ]);\n        //19\n        generateMap1([\n                      \"ORRS\",\n                      \"ORRS2\",\n                      \"ORRS\",\n                      \"ORRS2\",\n                      \"ORRS\",\n                      \"ORRS2\",\n                      \"ORRS\",\n                      \"ORRS2\",\n                      \"ORRS\",\n                      \"UNDEFINED\",\n                      \"ORRS\",\n                      \"LDRH2\",\n                      \"ORRS\",\n                      \"LDRSB2\",\n                      \"ORRS\",\n                      \"LDRSH2\"\n                      ]);\n        //1A\n        generateMap1([\n                      \"MOV\",\n                      \"MOV2\",\n                      \"MOV\",\n                      \"MOV2\",\n                      \"MOV\",\n                      \"MOV2\",\n                      \"MOV\",\n                      \"MOV2\",\n                      \"MOV\",\n                      \"UNDEFINED\",\n                      \"MOV\",\n                      \"STRH2\",\n                      \"MOV\",\n                      \"UNDEFINED\",\n                      \"MOV\",\n                      \"UNDEFINED\"\n                      ]);\n        //1B\n        generateMap1([\n                      \"MOVS\",\n                      \"MOVS2\",\n                      \"MOVS\",\n                      \"MOVS2\",\n                      \"MOVS\",\n                      \"MOVS2\",\n                      \"MOVS\",\n                      \"MOVS2\",\n                      \"MOVS\",\n                      \"UNDEFINED\",\n                      \"MOVS\",\n                      \"LDRH2\",\n                      \"MOVS\",\n                      \"LDRSB2\",\n                      \"MOVS\",\n                      \"LDRSH2\"\n                      ]);\n        //1C\n        generateMap1([\n                      \"BIC\",\n                      \"BIC2\",\n                      \"BIC\",\n                      \"BIC2\",\n                      \"BIC\",\n                      \"BIC2\",\n                      \"BIC\",\n                      \"BIC2\",\n                      \"BIC\",\n                      \"UNDEFINED\",\n                      \"BIC\",\n                      \"STRH2\",\n                      \"BIC\",\n                      \"UNDEFINED\",\n                      \"BIC\",\n                      \"UNDEFINED\"\n                      ]);\n        //1D\n        generateMap1([\n                      \"BICS\",\n                      \"BICS2\",\n                      \"BICS\",\n                      \"BICS2\",\n                      \"BICS\",\n                      \"BICS2\",\n                      \"BICS\",\n                      \"BICS2\",\n                      \"BICS\",\n                      \"UNDEFINED\",\n                      \"BICS\",\n                      \"LDRH2\",\n                      \"BICS\",\n                      \"LDRSB2\",\n                      \"BICS\",\n                      \"LDRSH2\"\n                      ]);\n        //1E\n        generateMap1([\n                      \"MVN\",\n                      \"MVN2\",\n                      \"MVN\",\n                      \"MVN2\",\n                      \"MVN\",\n                      \"MVN2\",\n                      \"MVN\",\n                      \"MVN2\",\n                      \"MVN\",\n                      \"UNDEFINED\",\n                      \"MVN\",\n                      \"STRH2\",\n                      \"MVN\",\n                      \"UNDEFINED\",\n                      \"MVN\",\n                      \"UNDEFINED\"\n                      ]);\n        //1F\n        generateMap1([\n                      \"MVNS\",\n                      \"MVNS2\",\n                      \"MVNS\",\n                      \"MVNS2\",\n                      \"MVNS\",\n                      \"MVNS2\",\n                      \"MVNS\",\n                      \"MVNS2\",\n                      \"MVNS\",\n                      \"UNDEFINED\",\n                      \"MVNS\",\n                      \"LDRH2\",\n                      \"MVNS\",\n                      \"LDRSB2\",\n                      \"MVNS\",\n                      \"LDRSH2\"\n                      ]);\n        //20\n        generateMap2(\"AND\");\n        //21\n        generateMap2(\"ANDS\");\n        //22\n        generateMap2(\"EOR\");\n        //23\n        generateMap2(\"EORS\");\n        //24\n        generateMap2(\"SUB\");\n        //25\n        generateMap2(\"SUBS\");\n        //26\n        generateMap2(\"RSB\");\n        //27\n        generateMap2(\"RSBS\");\n        //28\n        generateMap2(\"ADD\");\n        //29\n        generateMap2(\"ADDS\");\n        //2A\n        generateMap2(\"ADC\");\n        //2B\n        generateMap2(\"ADCS\");\n        //2C\n        generateMap2(\"SBC\");\n        //2D\n        generateMap2(\"SBCS\");\n        //2E\n        generateMap2(\"RSC\");\n        //2F\n        generateMap2(\"RSCS\");\n        //30\n        generateMap2(\"UNDEFINED\");\n        //31\n        generateMap2(\"TSTS\");\n        //32\n        generateMap2(\"MSR\");\n        //33\n        generateMap2(\"TEQS\");\n        //34\n        generateMap2(\"UNDEFINED\");\n        //35\n        generateMap2(\"CMPS\");\n        //36\n        generateMap2(\"MSR\");\n        //37\n        generateMap2(\"CMNS\");\n        //38\n        generateMap2(\"ORR\");\n        //39\n        generateMap2(\"ORRS\");\n        //3A\n        generateMap2(\"MOV\");\n        //3B\n        generateMap2(\"MOVS\");\n        //3C\n        generateMap2(\"BIC\");\n        //3D\n        generateMap2(\"BICS\");\n        //3E\n        generateMap2(\"MVN\");\n        //3F\n        generateMap2(\"MVNS\");\n        //40\n        generateMap2(\"STR\");\n        //41\n        generateMap2(\"LDR\");\n        //42\n        generateMap2(\"STRT\");\n        //43\n        generateMap2(\"LDRT\");\n        //44\n        generateMap2(\"STRB\");\n        //45\n        generateMap2(\"LDRB\");\n        //46\n        generateMap2(\"STRBT\");\n        //47\n        generateMap2(\"LDRBT\");\n        //48\n        generateMap2(\"STR\");\n        //49\n        generateMap2(\"LDR\");\n        //4A\n        generateMap2(\"STRT\");\n        //4B\n        generateMap2(\"LDRT\");\n        //4C\n        generateMap2(\"STRB\");\n        //4D\n        generateMap2(\"LDRB\");\n        //4E\n        generateMap2(\"STRBT\");\n        //4F\n        generateMap2(\"LDRBT\");\n        //50\n        generateMap2(\"STR4\");\n        //51\n        generateMap2(\"LDR4\");\n        //52\n        generateMap2(\"STR4\");\n        //53\n        generateMap2(\"LDR4\");\n        //54\n        generateMap2(\"STRB4\");\n        //55\n        generateMap2(\"LDRB4\");\n        //56\n        generateMap2(\"STRB4\");\n        //57\n        generateMap2(\"LDRB4\");\n        //58\n        generateMap2(\"STR4\");\n        //59\n        generateMap2(\"LDR4\");\n        //5A\n        generateMap2(\"STR4\");\n        //5B\n        generateMap2(\"LDR4\");\n        //5C\n        generateMap2(\"STRB4\");\n        //5D\n        generateMap2(\"LDRB4\");\n        //5E\n        generateMap2(\"STRB4\");\n        //5F\n        generateMap2(\"LDRB4\");\n        //60-6F\n        generateStoreLoadInstructionSector1();\n        //70-7F\n        generateStoreLoadInstructionSector2();\n        //80-9F\n        generateMap4(\"LoadStoreMultiple\");\n        //A0-AF\n        generateMap3(\"B\");\n        //B0-BF\n        generateMap3(\"BL\");\n        //C0-EF\n        generateMap5(\"UNDEFINED\");\n        //F0-FF\n        generateMap3(\"SWI\");\n        //Set to prototype:\n        ARMInstructionSet.prototype.instructionMap = instructionMap;\n    }\n    function compileARMInstructionDecodeOpcodeSwitch() {\n        var opcodeNameMap = {};\n        //ARMInstructionSet.prototype.opcodeCount = [];\n        var opcodeCount = pseudoCodes.length | 0;\n        var code = \"switch (this.instructionMap[((this.execute >> 16) & 0xFF0) | ((this.execute >> 4) & 0xF)] & 0xFF) {\";\n        for (var opcodeNumber = 0; (opcodeNumber | 0) < (opcodeCount | 0); opcodeNumber = ((opcodeNumber | 0) + 1) | 0) {\n            var opcodeName = pseudoCodes[opcodeNumber | 0];\n            opcodeNameMap[opcodeName] = opcodeNumber | 0;\n            /*code += \"case \" + (opcodeNumber | 0) + \":{this.\" + opcodeName + \"();++ARMInstructionSet.prototype.opcodeCount[\" + opcodeNumber + \"][1];break};\";\n            ARMInstructionSet.prototype.opcodeCount[opcodeNumber | 0] = [opcodeName, 0];*/\n            code += \"case \" + (opcodeNumber | 0) + \":{this.\" + opcodeName + \"();break};\";\n        }\n        code += \"default:{this.UNDEFINED()}}\";\n        opcodeNameMap[\"UNDEFINED\"] = opcodeNumber | 0;\n        ARMInstructionSet.prototype.executeDecoded = Function(code);\n        return opcodeNameMap;\n    }\n    compileARMInstructionDecodeOpcodeMap(compileARMInstructionDecodeOpcodeSwitch());\n}\ncompileARMInstructionDecodeMap();\n/*function sortPriority() {\n    var sorted = ARMInstructionSet.prototype.opcodeCount.sort(function(a, b) {\n                return b[1] - a[1];\n                });\n    var output = \"[\\n\";\n    var length = sorted.length - 1;\n    for (var index = 0; index <= length; index++) {\n        output += \"\\t\\\"\" + sorted[index][0] + \"\\\"\" + ((index < length) ? \",\" : \"\") + \"\\n\";\n    }\n    output += \"];\";\n    console.log(output);\n}*/\n"],"names":["ARMInstructionSet","CPUCore","this","initialize","compileARMInstructionDecodeMap","pseudoCodes","codeMap","opcodeIndice","instructionMap","getUint8Array","generateMap1","instruction","index","generateMap2","translatedOpcode","generateMap3","instrMap","instrIndex","dataIndex","generateStoreLoadInstructionSector1","generateStoreLoadInstructionSector2","generateMap4","generateMap5","prototype","compileARMInstructionDecodeOpcodeMap","opcodeNameMap","opcodeCount","length","code","opcodeNumber","opcodeName","executeDecoded","Function","compileARMInstructionDecodeOpcodeSwitch","wait","registers","registersUSR","branchFlags","fetch","decode","execute","memory","executeIteration","memoryReadCPU32","readPC","executeConditionalCode","checkConditionalCode","incrementProgramCounter","executeBubble","getLR","getIRQLR","getCurrentFetchValue","getSWICode","Math","imul","getPopCount","temp","getNegativeOffsetStartAddress","currentAddress","getPositiveOffsetStartAddress","writeRegister","address","data","writeUserRegister","guardRegisterWrite","branch","multiplyGuard12OffsetRegisterWrite","multiplyGuard16OffsetRegisterWrite","performMUL32","result","read0OffsetRegister","read8OffsetRegister","performMUL32MLA","guard12OffsetRegisterWrite","guard12OffsetRegisterWrite2","guard16OffsetRegisterWrite","guard16OffsetUserRegisterWrite","guardUserRegisterWrite","guardProgramCounterRegisterWriteCPSR","SPSRtoCPSR","guardRegisterWriteCPSR","guard12OffsetRegisterWriteCPSR","guard12OffsetRegisterWriteCPSR2","guard16OffsetRegisterWriteCPSR","modeFlags","guardRegisterWriteLDM","guardUserRegisterWriteLDM","readRegister","readUserRegister","read12OffsetRegister","read16OffsetRegister","read16OffsetUserRegister","guardUserRegisterRead","guard12OffsetRegisterRead","BX","enterTHUMB","B","BL","AND","operand1","operand2","operand2OP_DataProcessing1","AND2","operand2OP_DataProcessing3","ANDS","operand2OP_DataProcessing2","setNZInt","ANDS2","operand2OP_DataProcessing4","EOR","EOR2","EORS","EORS2","SUB","SUB2","SUBS","setSUBFlags","SUBS2","RSB","RSB2","RSBS","RSBS2","ADD","ADD2","ADDS","setADDFlags","ADDS2","ADC","getCarry","ADC2","ADCS","setADCFlags","ADCS2","SBC","getCarryReverse","SBC2","SBCS","setSBCFlags","SBCS2","RSC","RSC2","RSCS","RSCS2","TSTS","TSTS2","TEQS","TEQS2","CMPS","setCMPFlags","CMPS2","CMNS","setCMNFlags","CMNS2","ORR","ORR2","ORRS","ORRS2","MOV","MOV2","MOVS","MOVS2","BIC","BIC2","BICS","BICS2","MVN","MVN2","MVNS","MVNS2","MRS","psr","rc","rs","MSR","MSR1","MSR2","MSR3","MSR4","newcpsr","setNZCV","switchRegisterBank","assertIRQ","operand","bank","spsr","SPSR","imm","MUL","MULS","setCarryFalse","MLA","MLAS","UMULL","performUMUL64","mul64ResultHigh","mul64ResultLow","UMULLS","setNegative","setZero","UMLAL","performUMLA64","UMLALS","SMULL","performMUL64","SMULLS","SMLAL","performMLA64","SMLALS","STRH","operand2OP_LoadStore1","write16","LDRH","read16","CPUInternalSingleCyclePrefetch","LDRSH","LDRSB","read8","STRH2","operand2OP_LoadStore2","LDRH2","LDRSH2","LDRSB2","STR","operand2OP_LoadStore3Normal","write32","LDR","read32","STRB","write8","LDRB","STR4","operand2OP_LoadStore4","LDR4","STRB4","LDRB4","STRT","operand2OP_LoadStore3User","LDRT","STRBT","LDRBT","STR2","operand2OP_LoadStore5Normal","LDR2","STRB2","LDRB2","STRT2","operand2OP_LoadStore5User","LDRT2","STRBT2","LDRBT2","STR3","operand2OP_LoadStore6","LDR3","STRB3","LDRB3","STMIA","NonSequentialBroadcast","rListPosition","memoryWrite32","STMIAW","finalAddress","count","STMDA","STMDAW","STMIB","STMIBW","STMDB","STMDBW","STMIAG","STMIAWG","STMDAG","STMDAWG","STMIBG","STMIBWG","STMDBG","STMDBWG","LDMIA","memoryRead32","LDMIAW","LDMDA","LDMDAW","writebackAddress","LDMIB","LDMIBW","LDMDB","LDMDBW","LDMIAG","LDMIAWG","LDMDAG","LDMDAWG","LDMIBG","LDMIBWG","LDMDBG","LDMDBWG","LoadStoreMultiple","SWP","base","SWPB","SWI","UNDEFINED","lli","lri","ari","rri","llis","lris","aris","rris","imms","llr","lrr","arr","rrr","llrs","lrrs","arrs","rrrs","operand2OP_LoadStoreOffsetGen","operand2OP_LoadStoreOperandDetermine","operand2OP_LoadStorePostTUser","offset","operand2OP_LoadStorePostTNormal","operand2OP_LoadStoreNotT","register","shifter","setCarry","min","rrxValue","immediate","getNZCV"],"version":3,"file":"build-index.a2e062ca.js.map"}