// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        weights_0_val,
        weights_1_val,
        weights_2_val,
        weights_3_val,
        weights_4_val,
        weights_5_val,
        weights_6_val,
        weights_7_val,
        weights_8_val,
        weights_9_val,
        weights_10_val,
        weights_11_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [12:0] data_0_val;
input  [12:0] data_1_val;
input  [12:0] data_2_val;
input  [12:0] data_3_val;
input  [12:0] weights_0_val;
input  [12:0] weights_1_val;
input  [12:0] weights_2_val;
input  [12:0] weights_3_val;
input  [12:0] weights_4_val;
input  [12:0] weights_5_val;
input  [12:0] weights_6_val;
input  [12:0] weights_7_val;
input  [12:0] weights_8_val;
input  [12:0] weights_9_val;
input  [12:0] weights_10_val;
input  [12:0] weights_11_val;
input  [1:0] idx;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
output  [12:0] ap_return_2;
output  [12:0] ap_return_3;
output  [12:0] ap_return_4;
output  [12:0] ap_return_5;
input   ap_ce;

reg[12:0] ap_return_0;
reg[12:0] ap_return_1;
reg[12:0] ap_return_2;
reg[12:0] ap_return_3;
reg[12:0] ap_return_4;
reg[12:0] ap_return_5;

wire   [12:0] add_ln42_fu_828_p2;
reg   [12:0] add_ln42_reg_4385;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] and_ln42_87_fu_952_p2;
reg   [0:0] and_ln42_87_reg_4390;
wire   [0:0] or_ln42_37_fu_982_p2;
reg   [0:0] or_ln42_37_reg_4395;
wire   [12:0] add_ln42_12_fu_1061_p2;
reg   [12:0] add_ln42_12_reg_4400;
wire   [0:0] and_ln42_94_fu_1185_p2;
reg   [0:0] and_ln42_94_reg_4405;
wire   [0:0] or_ln42_40_fu_1215_p2;
reg   [0:0] or_ln42_40_reg_4410;
wire   [12:0] add_ln42_13_fu_1294_p2;
reg   [12:0] add_ln42_13_reg_4415;
wire   [0:0] and_ln42_101_fu_1418_p2;
reg   [0:0] and_ln42_101_reg_4420;
wire   [0:0] or_ln42_43_fu_1448_p2;
reg   [0:0] or_ln42_43_reg_4425;
wire   [12:0] add_ln42_14_fu_1527_p2;
reg   [12:0] add_ln42_14_reg_4430;
wire   [0:0] and_ln42_108_fu_1651_p2;
reg   [0:0] and_ln42_108_reg_4435;
wire   [0:0] or_ln42_46_fu_1681_p2;
reg   [0:0] or_ln42_46_reg_4440;
wire   [12:0] add_ln42_15_fu_1760_p2;
reg   [12:0] add_ln42_15_reg_4445;
wire   [0:0] and_ln42_115_fu_1884_p2;
reg   [0:0] and_ln42_115_reg_4450;
wire   [0:0] or_ln42_49_fu_1914_p2;
reg   [0:0] or_ln42_49_reg_4455;
wire   [12:0] add_ln42_16_fu_1993_p2;
reg   [12:0] add_ln42_16_reg_4460;
wire   [0:0] and_ln42_122_fu_2117_p2;
reg   [0:0] and_ln42_122_reg_4465;
wire   [0:0] or_ln42_52_fu_2147_p2;
reg   [0:0] or_ln42_52_reg_4470;
wire   [12:0] add_ln42_17_fu_2256_p2;
reg   [12:0] add_ln42_17_reg_4475;
wire   [0:0] and_ln42_129_fu_2380_p2;
reg   [0:0] and_ln42_129_reg_4480;
wire   [0:0] or_ln42_55_fu_2410_p2;
reg   [0:0] or_ln42_55_reg_4485;
wire   [12:0] add_ln42_18_fu_2489_p2;
reg   [12:0] add_ln42_18_reg_4490;
wire   [0:0] and_ln42_136_fu_2613_p2;
reg   [0:0] and_ln42_136_reg_4495;
wire   [0:0] or_ln42_58_fu_2643_p2;
reg   [0:0] or_ln42_58_reg_4500;
wire   [12:0] add_ln42_19_fu_2722_p2;
reg   [12:0] add_ln42_19_reg_4505;
wire   [0:0] and_ln42_143_fu_2846_p2;
reg   [0:0] and_ln42_143_reg_4510;
wire   [0:0] or_ln42_61_fu_2876_p2;
reg   [0:0] or_ln42_61_reg_4515;
wire   [12:0] add_ln42_20_fu_2955_p2;
reg   [12:0] add_ln42_20_reg_4520;
wire   [0:0] and_ln42_150_fu_3079_p2;
reg   [0:0] and_ln42_150_reg_4525;
wire   [0:0] or_ln42_64_fu_3109_p2;
reg   [0:0] or_ln42_64_reg_4530;
wire   [12:0] add_ln42_21_fu_3188_p2;
reg   [12:0] add_ln42_21_reg_4535;
wire   [0:0] and_ln42_157_fu_3312_p2;
reg   [0:0] and_ln42_157_reg_4540;
wire   [0:0] or_ln42_67_fu_3342_p2;
reg   [0:0] or_ln42_67_reg_4545;
wire   [12:0] add_ln42_22_fu_3421_p2;
reg   [12:0] add_ln42_22_reg_4550;
wire   [0:0] and_ln42_164_fu_3545_p2;
reg   [0:0] and_ln42_164_reg_4555;
wire   [0:0] or_ln42_70_fu_3575_p2;
reg   [0:0] or_ln42_70_reg_4560;
wire  signed [12:0] mul_ln73_15_fu_208_p0;
wire  signed [25:0] sext_ln73_fu_745_p1;
wire    ap_block_pp0_stage0;
wire  signed [12:0] mul_ln73_19_fu_209_p0;
wire  signed [25:0] sext_ln73_20_fu_2173_p1;
wire  signed [12:0] mul_ln73_22_fu_210_p0;
wire  signed [12:0] mul_ln73_13_fu_211_p0;
wire  signed [12:0] mul_ln73_14_fu_212_p0;
wire  signed [12:0] mul_ln73_17_fu_213_p0;
wire  signed [12:0] mul_ln73_20_fu_214_p0;
wire  signed [12:0] mul_ln73_fu_215_p0;
wire  signed [12:0] mul_ln73_16_fu_216_p0;
wire  signed [12:0] mul_ln73_18_fu_217_p0;
wire  signed [12:0] mul_ln73_12_fu_218_p0;
wire  signed [12:0] mul_ln73_21_fu_219_p0;
wire   [12:0] a_fu_725_p7;
wire   [12:0] a_fu_725_p9;
wire   [25:0] mul_ln73_fu_215_p2;
wire   [7:0] trunc_ln42_fu_794_p1;
wire   [0:0] tmp_1022_fu_778_p3;
wire   [0:0] icmp_ln42_fu_798_p2;
wire   [0:0] or_ln42_fu_812_p2;
wire   [0:0] tmp_1023_fu_786_p3;
wire   [0:0] and_ln42_fu_818_p2;
wire   [12:0] trunc_ln_fu_768_p4;
wire   [12:0] zext_ln42_fu_824_p1;
wire   [0:0] tmp_1025_fu_834_p3;
wire   [0:0] tmp_1024_fu_804_p3;
wire   [0:0] xor_ln42_fu_842_p2;
wire   [2:0] tmp_8_fu_854_p4;
wire   [3:0] tmp_s_fu_870_p4;
wire   [0:0] and_ln42_84_fu_848_p2;
wire   [0:0] icmp_ln42_49_fu_880_p2;
wire   [0:0] icmp_ln42_50_fu_886_p2;
wire   [0:0] tmp_1026_fu_900_p3;
wire   [0:0] icmp_ln42_48_fu_864_p2;
wire   [0:0] xor_ln42_95_fu_908_p2;
wire   [0:0] and_ln42_85_fu_914_p2;
wire   [0:0] select_ln42_fu_892_p3;
wire   [0:0] xor_ln42_48_fu_934_p2;
wire   [0:0] tmp_fu_760_p3;
wire   [0:0] or_ln42_36_fu_940_p2;
wire   [0:0] xor_ln42_49_fu_946_p2;
wire   [0:0] select_ln42_48_fu_920_p3;
wire   [0:0] and_ln42_86_fu_928_p2;
wire   [0:0] and_ln42_88_fu_958_p2;
wire   [0:0] or_ln42_71_fu_964_p2;
wire   [0:0] xor_ln42_50_fu_970_p2;
wire   [0:0] and_ln42_89_fu_976_p2;
wire   [25:0] mul_ln73_12_fu_218_p2;
wire   [7:0] trunc_ln42_23_fu_1027_p1;
wire   [0:0] tmp_1028_fu_1011_p3;
wire   [0:0] icmp_ln42_51_fu_1031_p2;
wire   [0:0] or_ln42_38_fu_1045_p2;
wire   [0:0] tmp_1029_fu_1019_p3;
wire   [0:0] and_ln42_90_fu_1051_p2;
wire   [12:0] trunc_ln42_s_fu_1001_p4;
wire   [12:0] zext_ln42_12_fu_1057_p1;
wire   [0:0] tmp_1031_fu_1067_p3;
wire   [0:0] tmp_1030_fu_1037_p3;
wire   [0:0] xor_ln42_51_fu_1075_p2;
wire   [2:0] tmp_371_fu_1087_p4;
wire   [3:0] tmp_372_fu_1103_p4;
wire   [0:0] and_ln42_91_fu_1081_p2;
wire   [0:0] icmp_ln42_53_fu_1113_p2;
wire   [0:0] icmp_ln42_54_fu_1119_p2;
wire   [0:0] tmp_1032_fu_1133_p3;
wire   [0:0] icmp_ln42_52_fu_1097_p2;
wire   [0:0] xor_ln42_96_fu_1141_p2;
wire   [0:0] and_ln42_92_fu_1147_p2;
wire   [0:0] select_ln42_51_fu_1125_p3;
wire   [0:0] xor_ln42_52_fu_1167_p2;
wire   [0:0] tmp_1027_fu_993_p3;
wire   [0:0] or_ln42_39_fu_1173_p2;
wire   [0:0] xor_ln42_53_fu_1179_p2;
wire   [0:0] select_ln42_52_fu_1153_p3;
wire   [0:0] and_ln42_93_fu_1161_p2;
wire   [0:0] and_ln42_95_fu_1191_p2;
wire   [0:0] or_ln42_72_fu_1197_p2;
wire   [0:0] xor_ln42_54_fu_1203_p2;
wire   [0:0] and_ln42_96_fu_1209_p2;
wire   [25:0] mul_ln73_13_fu_211_p2;
wire   [7:0] trunc_ln42_24_fu_1260_p1;
wire   [0:0] tmp_1034_fu_1244_p3;
wire   [0:0] icmp_ln42_55_fu_1264_p2;
wire   [0:0] or_ln42_41_fu_1278_p2;
wire   [0:0] tmp_1035_fu_1252_p3;
wire   [0:0] and_ln42_97_fu_1284_p2;
wire   [12:0] trunc_ln42_11_fu_1234_p4;
wire   [12:0] zext_ln42_13_fu_1290_p1;
wire   [0:0] tmp_1037_fu_1300_p3;
wire   [0:0] tmp_1036_fu_1270_p3;
wire   [0:0] xor_ln42_55_fu_1308_p2;
wire   [2:0] tmp_373_fu_1320_p4;
wire   [3:0] tmp_374_fu_1336_p4;
wire   [0:0] and_ln42_98_fu_1314_p2;
wire   [0:0] icmp_ln42_57_fu_1346_p2;
wire   [0:0] icmp_ln42_58_fu_1352_p2;
wire   [0:0] tmp_1038_fu_1366_p3;
wire   [0:0] icmp_ln42_56_fu_1330_p2;
wire   [0:0] xor_ln42_97_fu_1374_p2;
wire   [0:0] and_ln42_99_fu_1380_p2;
wire   [0:0] select_ln42_55_fu_1358_p3;
wire   [0:0] xor_ln42_56_fu_1400_p2;
wire   [0:0] tmp_1033_fu_1226_p3;
wire   [0:0] or_ln42_42_fu_1406_p2;
wire   [0:0] xor_ln42_57_fu_1412_p2;
wire   [0:0] select_ln42_56_fu_1386_p3;
wire   [0:0] and_ln42_100_fu_1394_p2;
wire   [0:0] and_ln42_102_fu_1424_p2;
wire   [0:0] or_ln42_73_fu_1430_p2;
wire   [0:0] xor_ln42_58_fu_1436_p2;
wire   [0:0] and_ln42_103_fu_1442_p2;
wire   [25:0] mul_ln73_14_fu_212_p2;
wire   [7:0] trunc_ln42_25_fu_1493_p1;
wire   [0:0] tmp_1040_fu_1477_p3;
wire   [0:0] icmp_ln42_59_fu_1497_p2;
wire   [0:0] or_ln42_44_fu_1511_p2;
wire   [0:0] tmp_1041_fu_1485_p3;
wire   [0:0] and_ln42_104_fu_1517_p2;
wire   [12:0] trunc_ln42_12_fu_1467_p4;
wire   [12:0] zext_ln42_14_fu_1523_p1;
wire   [0:0] tmp_1043_fu_1533_p3;
wire   [0:0] tmp_1042_fu_1503_p3;
wire   [0:0] xor_ln42_59_fu_1541_p2;
wire   [2:0] tmp_375_fu_1553_p4;
wire   [3:0] tmp_376_fu_1569_p4;
wire   [0:0] and_ln42_105_fu_1547_p2;
wire   [0:0] icmp_ln42_61_fu_1579_p2;
wire   [0:0] icmp_ln42_62_fu_1585_p2;
wire   [0:0] tmp_1044_fu_1599_p3;
wire   [0:0] icmp_ln42_60_fu_1563_p2;
wire   [0:0] xor_ln42_98_fu_1607_p2;
wire   [0:0] and_ln42_106_fu_1613_p2;
wire   [0:0] select_ln42_59_fu_1591_p3;
wire   [0:0] xor_ln42_60_fu_1633_p2;
wire   [0:0] tmp_1039_fu_1459_p3;
wire   [0:0] or_ln42_45_fu_1639_p2;
wire   [0:0] xor_ln42_61_fu_1645_p2;
wire   [0:0] select_ln42_60_fu_1619_p3;
wire   [0:0] and_ln42_107_fu_1627_p2;
wire   [0:0] and_ln42_109_fu_1657_p2;
wire   [0:0] or_ln42_74_fu_1663_p2;
wire   [0:0] xor_ln42_62_fu_1669_p2;
wire   [0:0] and_ln42_110_fu_1675_p2;
wire   [25:0] mul_ln73_15_fu_208_p2;
wire   [7:0] trunc_ln42_26_fu_1726_p1;
wire   [0:0] tmp_1046_fu_1710_p3;
wire   [0:0] icmp_ln42_63_fu_1730_p2;
wire   [0:0] or_ln42_47_fu_1744_p2;
wire   [0:0] tmp_1047_fu_1718_p3;
wire   [0:0] and_ln42_111_fu_1750_p2;
wire   [12:0] trunc_ln42_13_fu_1700_p4;
wire   [12:0] zext_ln42_15_fu_1756_p1;
wire   [0:0] tmp_1049_fu_1766_p3;
wire   [0:0] tmp_1048_fu_1736_p3;
wire   [0:0] xor_ln42_63_fu_1774_p2;
wire   [2:0] tmp_377_fu_1786_p4;
wire   [3:0] tmp_378_fu_1802_p4;
wire   [0:0] and_ln42_112_fu_1780_p2;
wire   [0:0] icmp_ln42_65_fu_1812_p2;
wire   [0:0] icmp_ln42_66_fu_1818_p2;
wire   [0:0] tmp_1050_fu_1832_p3;
wire   [0:0] icmp_ln42_64_fu_1796_p2;
wire   [0:0] xor_ln42_99_fu_1840_p2;
wire   [0:0] and_ln42_113_fu_1846_p2;
wire   [0:0] select_ln42_63_fu_1824_p3;
wire   [0:0] xor_ln42_64_fu_1866_p2;
wire   [0:0] tmp_1045_fu_1692_p3;
wire   [0:0] or_ln42_48_fu_1872_p2;
wire   [0:0] xor_ln42_65_fu_1878_p2;
wire   [0:0] select_ln42_64_fu_1852_p3;
wire   [0:0] and_ln42_114_fu_1860_p2;
wire   [0:0] and_ln42_116_fu_1890_p2;
wire   [0:0] or_ln42_75_fu_1896_p2;
wire   [0:0] xor_ln42_66_fu_1902_p2;
wire   [0:0] and_ln42_117_fu_1908_p2;
wire   [25:0] mul_ln73_16_fu_216_p2;
wire   [7:0] trunc_ln42_27_fu_1959_p1;
wire   [0:0] tmp_1052_fu_1943_p3;
wire   [0:0] icmp_ln42_67_fu_1963_p2;
wire   [0:0] or_ln42_50_fu_1977_p2;
wire   [0:0] tmp_1053_fu_1951_p3;
wire   [0:0] and_ln42_118_fu_1983_p2;
wire   [12:0] trunc_ln42_14_fu_1933_p4;
wire   [12:0] zext_ln42_16_fu_1989_p1;
wire   [0:0] tmp_1055_fu_1999_p3;
wire   [0:0] tmp_1054_fu_1969_p3;
wire   [0:0] xor_ln42_67_fu_2007_p2;
wire   [2:0] tmp_379_fu_2019_p4;
wire   [3:0] tmp_380_fu_2035_p4;
wire   [0:0] and_ln42_119_fu_2013_p2;
wire   [0:0] icmp_ln42_69_fu_2045_p2;
wire   [0:0] icmp_ln42_70_fu_2051_p2;
wire   [0:0] tmp_1056_fu_2065_p3;
wire   [0:0] icmp_ln42_68_fu_2029_p2;
wire   [0:0] xor_ln42_100_fu_2073_p2;
wire   [0:0] and_ln42_120_fu_2079_p2;
wire   [0:0] select_ln42_67_fu_2057_p3;
wire   [0:0] xor_ln42_68_fu_2099_p2;
wire   [0:0] tmp_1051_fu_1925_p3;
wire   [0:0] or_ln42_51_fu_2105_p2;
wire   [0:0] xor_ln42_69_fu_2111_p2;
wire   [0:0] select_ln42_68_fu_2085_p3;
wire   [0:0] and_ln42_121_fu_2093_p2;
wire   [0:0] and_ln42_123_fu_2123_p2;
wire   [0:0] or_ln42_76_fu_2129_p2;
wire   [0:0] xor_ln42_70_fu_2135_p2;
wire   [0:0] and_ln42_124_fu_2141_p2;
wire   [12:0] a_2_fu_2153_p7;
wire   [12:0] a_2_fu_2153_p9;
wire   [25:0] mul_ln73_17_fu_213_p2;
wire   [7:0] trunc_ln42_28_fu_2222_p1;
wire   [0:0] tmp_1058_fu_2206_p3;
wire   [0:0] icmp_ln42_71_fu_2226_p2;
wire   [0:0] or_ln42_53_fu_2240_p2;
wire   [0:0] tmp_1059_fu_2214_p3;
wire   [0:0] and_ln42_125_fu_2246_p2;
wire   [12:0] trunc_ln42_15_fu_2196_p4;
wire   [12:0] zext_ln42_17_fu_2252_p1;
wire   [0:0] tmp_1061_fu_2262_p3;
wire   [0:0] tmp_1060_fu_2232_p3;
wire   [0:0] xor_ln42_71_fu_2270_p2;
wire   [2:0] tmp_381_fu_2282_p4;
wire   [3:0] tmp_382_fu_2298_p4;
wire   [0:0] and_ln42_126_fu_2276_p2;
wire   [0:0] icmp_ln42_73_fu_2308_p2;
wire   [0:0] icmp_ln42_74_fu_2314_p2;
wire   [0:0] tmp_1062_fu_2328_p3;
wire   [0:0] icmp_ln42_72_fu_2292_p2;
wire   [0:0] xor_ln42_101_fu_2336_p2;
wire   [0:0] and_ln42_127_fu_2342_p2;
wire   [0:0] select_ln42_71_fu_2320_p3;
wire   [0:0] xor_ln42_72_fu_2362_p2;
wire   [0:0] tmp_1057_fu_2188_p3;
wire   [0:0] or_ln42_54_fu_2368_p2;
wire   [0:0] xor_ln42_73_fu_2374_p2;
wire   [0:0] select_ln42_72_fu_2348_p3;
wire   [0:0] and_ln42_128_fu_2356_p2;
wire   [0:0] and_ln42_130_fu_2386_p2;
wire   [0:0] or_ln42_77_fu_2392_p2;
wire   [0:0] xor_ln42_74_fu_2398_p2;
wire   [0:0] and_ln42_131_fu_2404_p2;
wire   [25:0] mul_ln73_18_fu_217_p2;
wire   [7:0] trunc_ln42_29_fu_2455_p1;
wire   [0:0] tmp_1064_fu_2439_p3;
wire   [0:0] icmp_ln42_75_fu_2459_p2;
wire   [0:0] or_ln42_56_fu_2473_p2;
wire   [0:0] tmp_1065_fu_2447_p3;
wire   [0:0] and_ln42_132_fu_2479_p2;
wire   [12:0] trunc_ln42_16_fu_2429_p4;
wire   [12:0] zext_ln42_18_fu_2485_p1;
wire   [0:0] tmp_1067_fu_2495_p3;
wire   [0:0] tmp_1066_fu_2465_p3;
wire   [0:0] xor_ln42_75_fu_2503_p2;
wire   [2:0] tmp_383_fu_2515_p4;
wire   [3:0] tmp_384_fu_2531_p4;
wire   [0:0] and_ln42_133_fu_2509_p2;
wire   [0:0] icmp_ln42_77_fu_2541_p2;
wire   [0:0] icmp_ln42_78_fu_2547_p2;
wire   [0:0] tmp_1068_fu_2561_p3;
wire   [0:0] icmp_ln42_76_fu_2525_p2;
wire   [0:0] xor_ln42_102_fu_2569_p2;
wire   [0:0] and_ln42_134_fu_2575_p2;
wire   [0:0] select_ln42_75_fu_2553_p3;
wire   [0:0] xor_ln42_76_fu_2595_p2;
wire   [0:0] tmp_1063_fu_2421_p3;
wire   [0:0] or_ln42_57_fu_2601_p2;
wire   [0:0] xor_ln42_77_fu_2607_p2;
wire   [0:0] select_ln42_76_fu_2581_p3;
wire   [0:0] and_ln42_135_fu_2589_p2;
wire   [0:0] and_ln42_137_fu_2619_p2;
wire   [0:0] or_ln42_78_fu_2625_p2;
wire   [0:0] xor_ln42_78_fu_2631_p2;
wire   [0:0] and_ln42_138_fu_2637_p2;
wire   [25:0] mul_ln73_19_fu_209_p2;
wire   [7:0] trunc_ln42_30_fu_2688_p1;
wire   [0:0] tmp_1070_fu_2672_p3;
wire   [0:0] icmp_ln42_79_fu_2692_p2;
wire   [0:0] or_ln42_59_fu_2706_p2;
wire   [0:0] tmp_1071_fu_2680_p3;
wire   [0:0] and_ln42_139_fu_2712_p2;
wire   [12:0] trunc_ln42_17_fu_2662_p4;
wire   [12:0] zext_ln42_19_fu_2718_p1;
wire   [0:0] tmp_1073_fu_2728_p3;
wire   [0:0] tmp_1072_fu_2698_p3;
wire   [0:0] xor_ln42_79_fu_2736_p2;
wire   [2:0] tmp_385_fu_2748_p4;
wire   [3:0] tmp_386_fu_2764_p4;
wire   [0:0] and_ln42_140_fu_2742_p2;
wire   [0:0] icmp_ln42_81_fu_2774_p2;
wire   [0:0] icmp_ln42_82_fu_2780_p2;
wire   [0:0] tmp_1074_fu_2794_p3;
wire   [0:0] icmp_ln42_80_fu_2758_p2;
wire   [0:0] xor_ln42_103_fu_2802_p2;
wire   [0:0] and_ln42_141_fu_2808_p2;
wire   [0:0] select_ln42_79_fu_2786_p3;
wire   [0:0] xor_ln42_80_fu_2828_p2;
wire   [0:0] tmp_1069_fu_2654_p3;
wire   [0:0] or_ln42_60_fu_2834_p2;
wire   [0:0] xor_ln42_81_fu_2840_p2;
wire   [0:0] select_ln42_80_fu_2814_p3;
wire   [0:0] and_ln42_142_fu_2822_p2;
wire   [0:0] and_ln42_144_fu_2852_p2;
wire   [0:0] or_ln42_79_fu_2858_p2;
wire   [0:0] xor_ln42_82_fu_2864_p2;
wire   [0:0] and_ln42_145_fu_2870_p2;
wire   [25:0] mul_ln73_20_fu_214_p2;
wire   [7:0] trunc_ln42_31_fu_2921_p1;
wire   [0:0] tmp_1076_fu_2905_p3;
wire   [0:0] icmp_ln42_83_fu_2925_p2;
wire   [0:0] or_ln42_62_fu_2939_p2;
wire   [0:0] tmp_1077_fu_2913_p3;
wire   [0:0] and_ln42_146_fu_2945_p2;
wire   [12:0] trunc_ln42_18_fu_2895_p4;
wire   [12:0] zext_ln42_20_fu_2951_p1;
wire   [0:0] tmp_1079_fu_2961_p3;
wire   [0:0] tmp_1078_fu_2931_p3;
wire   [0:0] xor_ln42_83_fu_2969_p2;
wire   [2:0] tmp_387_fu_2981_p4;
wire   [3:0] tmp_388_fu_2997_p4;
wire   [0:0] and_ln42_147_fu_2975_p2;
wire   [0:0] icmp_ln42_85_fu_3007_p2;
wire   [0:0] icmp_ln42_86_fu_3013_p2;
wire   [0:0] tmp_1080_fu_3027_p3;
wire   [0:0] icmp_ln42_84_fu_2991_p2;
wire   [0:0] xor_ln42_104_fu_3035_p2;
wire   [0:0] and_ln42_148_fu_3041_p2;
wire   [0:0] select_ln42_83_fu_3019_p3;
wire   [0:0] xor_ln42_84_fu_3061_p2;
wire   [0:0] tmp_1075_fu_2887_p3;
wire   [0:0] or_ln42_63_fu_3067_p2;
wire   [0:0] xor_ln42_85_fu_3073_p2;
wire   [0:0] select_ln42_84_fu_3047_p3;
wire   [0:0] and_ln42_149_fu_3055_p2;
wire   [0:0] and_ln42_151_fu_3085_p2;
wire   [0:0] or_ln42_80_fu_3091_p2;
wire   [0:0] xor_ln42_86_fu_3097_p2;
wire   [0:0] and_ln42_152_fu_3103_p2;
wire   [25:0] mul_ln73_21_fu_219_p2;
wire   [7:0] trunc_ln42_32_fu_3154_p1;
wire   [0:0] tmp_1082_fu_3138_p3;
wire   [0:0] icmp_ln42_87_fu_3158_p2;
wire   [0:0] or_ln42_65_fu_3172_p2;
wire   [0:0] tmp_1083_fu_3146_p3;
wire   [0:0] and_ln42_153_fu_3178_p2;
wire   [12:0] trunc_ln42_19_fu_3128_p4;
wire   [12:0] zext_ln42_21_fu_3184_p1;
wire   [0:0] tmp_1085_fu_3194_p3;
wire   [0:0] tmp_1084_fu_3164_p3;
wire   [0:0] xor_ln42_87_fu_3202_p2;
wire   [2:0] tmp_389_fu_3214_p4;
wire   [3:0] tmp_390_fu_3230_p4;
wire   [0:0] and_ln42_154_fu_3208_p2;
wire   [0:0] icmp_ln42_89_fu_3240_p2;
wire   [0:0] icmp_ln42_90_fu_3246_p2;
wire   [0:0] tmp_1086_fu_3260_p3;
wire   [0:0] icmp_ln42_88_fu_3224_p2;
wire   [0:0] xor_ln42_105_fu_3268_p2;
wire   [0:0] and_ln42_155_fu_3274_p2;
wire   [0:0] select_ln42_87_fu_3252_p3;
wire   [0:0] xor_ln42_88_fu_3294_p2;
wire   [0:0] tmp_1081_fu_3120_p3;
wire   [0:0] or_ln42_66_fu_3300_p2;
wire   [0:0] xor_ln42_89_fu_3306_p2;
wire   [0:0] select_ln42_88_fu_3280_p3;
wire   [0:0] and_ln42_156_fu_3288_p2;
wire   [0:0] and_ln42_158_fu_3318_p2;
wire   [0:0] or_ln42_81_fu_3324_p2;
wire   [0:0] xor_ln42_90_fu_3330_p2;
wire   [0:0] and_ln42_159_fu_3336_p2;
wire   [25:0] mul_ln73_22_fu_210_p2;
wire   [7:0] trunc_ln42_33_fu_3387_p1;
wire   [0:0] tmp_1088_fu_3371_p3;
wire   [0:0] icmp_ln42_91_fu_3391_p2;
wire   [0:0] or_ln42_68_fu_3405_p2;
wire   [0:0] tmp_1089_fu_3379_p3;
wire   [0:0] and_ln42_160_fu_3411_p2;
wire   [12:0] trunc_ln42_20_fu_3361_p4;
wire   [12:0] zext_ln42_22_fu_3417_p1;
wire   [0:0] tmp_1091_fu_3427_p3;
wire   [0:0] tmp_1090_fu_3397_p3;
wire   [0:0] xor_ln42_91_fu_3435_p2;
wire   [2:0] tmp_391_fu_3447_p4;
wire   [3:0] tmp_392_fu_3463_p4;
wire   [0:0] and_ln42_161_fu_3441_p2;
wire   [0:0] icmp_ln42_93_fu_3473_p2;
wire   [0:0] icmp_ln42_94_fu_3479_p2;
wire   [0:0] tmp_1092_fu_3493_p3;
wire   [0:0] icmp_ln42_92_fu_3457_p2;
wire   [0:0] xor_ln42_106_fu_3501_p2;
wire   [0:0] and_ln42_162_fu_3507_p2;
wire   [0:0] select_ln42_91_fu_3485_p3;
wire   [0:0] xor_ln42_92_fu_3527_p2;
wire   [0:0] tmp_1087_fu_3353_p3;
wire   [0:0] or_ln42_69_fu_3533_p2;
wire   [0:0] xor_ln42_93_fu_3539_p2;
wire   [0:0] select_ln42_92_fu_3513_p3;
wire   [0:0] and_ln42_163_fu_3521_p2;
wire   [0:0] and_ln42_165_fu_3551_p2;
wire   [0:0] or_ln42_82_fu_3557_p2;
wire   [0:0] xor_ln42_94_fu_3563_p2;
wire   [0:0] and_ln42_166_fu_3569_p2;
wire   [12:0] select_ln42_49_fu_3581_p3;
wire   [12:0] select_ln42_53_fu_3594_p3;
wire   [12:0] select_ln42_57_fu_3607_p3;
wire   [12:0] select_ln42_61_fu_3620_p3;
wire   [12:0] select_ln42_65_fu_3633_p3;
wire   [12:0] select_ln42_69_fu_3646_p3;
wire   [12:0] select_ln42_73_fu_3659_p3;
wire   [12:0] select_ln42_77_fu_3672_p3;
wire   [12:0] select_ln42_81_fu_3685_p3;
wire   [12:0] select_ln42_85_fu_3698_p3;
wire   [12:0] select_ln42_89_fu_3711_p3;
wire   [12:0] select_ln42_93_fu_3724_p3;
wire  signed [12:0] select_ln42_50_fu_3588_p3;
wire  signed [12:0] select_ln42_74_fu_3666_p3;
wire  signed [13:0] sext_ln58_12_fu_3741_p1;
wire  signed [13:0] sext_ln58_fu_3737_p1;
wire   [13:0] add_ln58_fu_3751_p2;
wire   [12:0] add_ln58_12_fu_3745_p2;
wire   [0:0] tmp_1093_fu_3757_p3;
wire   [0:0] tmp_1094_fu_3765_p3;
wire   [0:0] xor_ln58_fu_3773_p2;
wire   [0:0] xor_ln58_24_fu_3785_p2;
wire   [0:0] xor_ln58_25_fu_3797_p2;
wire   [0:0] and_ln58_fu_3779_p2;
wire   [0:0] xor_ln58_26_fu_3803_p2;
wire   [0:0] and_ln58_12_fu_3791_p2;
wire   [0:0] or_ln58_fu_3809_p2;
wire   [12:0] select_ln58_fu_3815_p3;
wire   [12:0] select_ln58_18_fu_3823_p3;
wire  signed [12:0] select_ln42_54_fu_3601_p3;
wire  signed [12:0] select_ln42_78_fu_3679_p3;
wire  signed [13:0] sext_ln58_14_fu_3843_p1;
wire  signed [13:0] sext_ln58_13_fu_3839_p1;
wire   [13:0] add_ln58_6_fu_3853_p2;
wire   [12:0] add_ln58_13_fu_3847_p2;
wire   [0:0] tmp_1095_fu_3859_p3;
wire   [0:0] tmp_1096_fu_3867_p3;
wire   [0:0] xor_ln58_27_fu_3875_p2;
wire   [0:0] xor_ln58_28_fu_3887_p2;
wire   [0:0] xor_ln58_29_fu_3899_p2;
wire   [0:0] and_ln58_13_fu_3881_p2;
wire   [0:0] xor_ln58_30_fu_3905_p2;
wire   [0:0] and_ln58_14_fu_3893_p2;
wire   [0:0] or_ln58_6_fu_3911_p2;
wire   [12:0] select_ln58_20_fu_3917_p3;
wire   [12:0] select_ln58_21_fu_3925_p3;
wire  signed [12:0] select_ln42_58_fu_3614_p3;
wire  signed [12:0] select_ln42_82_fu_3692_p3;
wire  signed [13:0] sext_ln58_16_fu_3945_p1;
wire  signed [13:0] sext_ln58_15_fu_3941_p1;
wire   [13:0] add_ln58_7_fu_3955_p2;
wire   [12:0] add_ln58_14_fu_3949_p2;
wire   [0:0] tmp_1097_fu_3961_p3;
wire   [0:0] tmp_1098_fu_3969_p3;
wire   [0:0] xor_ln58_31_fu_3977_p2;
wire   [0:0] xor_ln58_32_fu_3989_p2;
wire   [0:0] xor_ln58_33_fu_4001_p2;
wire   [0:0] and_ln58_15_fu_3983_p2;
wire   [0:0] xor_ln58_34_fu_4007_p2;
wire   [0:0] and_ln58_16_fu_3995_p2;
wire   [0:0] or_ln58_7_fu_4013_p2;
wire   [12:0] select_ln58_23_fu_4019_p3;
wire   [12:0] select_ln58_24_fu_4027_p3;
wire  signed [12:0] select_ln42_62_fu_3627_p3;
wire  signed [12:0] select_ln42_86_fu_3705_p3;
wire  signed [13:0] sext_ln58_18_fu_4047_p1;
wire  signed [13:0] sext_ln58_17_fu_4043_p1;
wire   [13:0] add_ln58_8_fu_4057_p2;
wire   [12:0] add_ln58_15_fu_4051_p2;
wire   [0:0] tmp_1099_fu_4063_p3;
wire   [0:0] tmp_1100_fu_4071_p3;
wire   [0:0] xor_ln58_35_fu_4079_p2;
wire   [0:0] xor_ln58_36_fu_4091_p2;
wire   [0:0] xor_ln58_37_fu_4103_p2;
wire   [0:0] and_ln58_17_fu_4085_p2;
wire   [0:0] xor_ln58_38_fu_4109_p2;
wire   [0:0] and_ln58_18_fu_4097_p2;
wire   [0:0] or_ln58_8_fu_4115_p2;
wire   [12:0] select_ln58_26_fu_4121_p3;
wire   [12:0] select_ln58_27_fu_4129_p3;
wire  signed [12:0] select_ln42_66_fu_3640_p3;
wire  signed [12:0] select_ln42_90_fu_3718_p3;
wire  signed [13:0] sext_ln58_20_fu_4149_p1;
wire  signed [13:0] sext_ln58_19_fu_4145_p1;
wire   [13:0] add_ln58_9_fu_4159_p2;
wire   [12:0] add_ln58_16_fu_4153_p2;
wire   [0:0] tmp_1101_fu_4165_p3;
wire   [0:0] tmp_1102_fu_4173_p3;
wire   [0:0] xor_ln58_39_fu_4181_p2;
wire   [0:0] xor_ln58_40_fu_4193_p2;
wire   [0:0] xor_ln58_41_fu_4205_p2;
wire   [0:0] and_ln58_19_fu_4187_p2;
wire   [0:0] xor_ln58_42_fu_4211_p2;
wire   [0:0] and_ln58_20_fu_4199_p2;
wire   [0:0] or_ln58_9_fu_4217_p2;
wire   [12:0] select_ln58_29_fu_4223_p3;
wire   [12:0] select_ln58_30_fu_4231_p3;
wire  signed [12:0] select_ln42_70_fu_3653_p3;
wire  signed [12:0] select_ln42_94_fu_3731_p3;
wire  signed [13:0] sext_ln58_22_fu_4251_p1;
wire  signed [13:0] sext_ln58_21_fu_4247_p1;
wire   [13:0] add_ln58_10_fu_4261_p2;
wire   [12:0] add_ln58_17_fu_4255_p2;
wire   [0:0] tmp_1103_fu_4267_p3;
wire   [0:0] tmp_1104_fu_4275_p3;
wire   [0:0] xor_ln58_43_fu_4283_p2;
wire   [0:0] xor_ln58_44_fu_4295_p2;
wire   [0:0] xor_ln58_45_fu_4307_p2;
wire   [0:0] and_ln58_21_fu_4289_p2;
wire   [0:0] xor_ln58_46_fu_4313_p2;
wire   [0:0] and_ln58_22_fu_4301_p2;
wire   [0:0] or_ln58_10_fu_4319_p2;
wire   [12:0] select_ln58_32_fu_4325_p3;
wire   [12:0] select_ln58_33_fu_4333_p3;
wire   [12:0] select_ln58_19_fu_3831_p3;
wire   [12:0] select_ln58_22_fu_3933_p3;
wire   [12:0] select_ln58_25_fu_4035_p3;
wire   [12:0] select_ln58_28_fu_4137_p3;
wire   [12:0] select_ln58_31_fu_4239_p3;
wire   [12:0] select_ln58_34_fu_4341_p3;
reg    ap_ce_reg;
reg   [12:0] ap_return_0_int_reg;
reg   [12:0] ap_return_1_int_reg;
reg   [12:0] ap_return_2_int_reg;
reg   [12:0] ap_return_3_int_reg;
reg   [12:0] ap_return_4_int_reg;
reg   [12:0] ap_return_5_int_reg;
wire   [1:0] a_fu_725_p1;
wire   [1:0] a_fu_725_p3;
wire  signed [1:0] a_fu_725_p5;
wire   [1:0] a_2_fu_2153_p1;
wire   [1:0] a_2_fu_2153_p3;
wire  signed [1:0] a_2_fu_2153_p5;

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U283(
    .din0(mul_ln73_15_fu_208_p0),
    .din1(weights_4_val),
    .dout(mul_ln73_15_fu_208_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U284(
    .din0(mul_ln73_19_fu_209_p0),
    .din1(weights_8_val),
    .dout(mul_ln73_19_fu_209_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U285(
    .din0(mul_ln73_22_fu_210_p0),
    .din1(weights_11_val),
    .dout(mul_ln73_22_fu_210_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U286(
    .din0(mul_ln73_13_fu_211_p0),
    .din1(weights_2_val),
    .dout(mul_ln73_13_fu_211_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U287(
    .din0(mul_ln73_14_fu_212_p0),
    .din1(weights_3_val),
    .dout(mul_ln73_14_fu_212_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U288(
    .din0(mul_ln73_17_fu_213_p0),
    .din1(weights_6_val),
    .dout(mul_ln73_17_fu_213_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U289(
    .din0(mul_ln73_20_fu_214_p0),
    .din1(weights_9_val),
    .dout(mul_ln73_20_fu_214_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U290(
    .din0(mul_ln73_fu_215_p0),
    .din1(weights_0_val),
    .dout(mul_ln73_fu_215_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U291(
    .din0(mul_ln73_16_fu_216_p0),
    .din1(weights_5_val),
    .dout(mul_ln73_16_fu_216_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U292(
    .din0(mul_ln73_18_fu_217_p0),
    .din1(weights_7_val),
    .dout(mul_ln73_18_fu_217_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U293(
    .din0(mul_ln73_12_fu_218_p0),
    .din1(weights_1_val),
    .dout(mul_ln73_12_fu_218_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U294(
    .din0(mul_ln73_21_fu_219_p0),
    .din1(weights_10_val),
    .dout(mul_ln73_21_fu_219_p2)
);

myproject_sparsemux_7_2_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_7_2_13_1_0_U295(
    .din0(data_0_val),
    .din1(data_1_val),
    .din2(data_2_val),
    .def(a_fu_725_p7),
    .sel(idx),
    .dout(a_fu_725_p9)
);

myproject_sparsemux_7_2_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_7_2_13_1_0_U296(
    .din0(data_1_val),
    .din1(data_2_val),
    .din2(data_3_val),
    .def(a_2_fu_2153_p7),
    .sel(idx),
    .dout(a_2_fu_2153_p9)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        add_ln42_12_reg_4400 <= add_ln42_12_fu_1061_p2;
        add_ln42_13_reg_4415 <= add_ln42_13_fu_1294_p2;
        add_ln42_14_reg_4430 <= add_ln42_14_fu_1527_p2;
        add_ln42_15_reg_4445 <= add_ln42_15_fu_1760_p2;
        add_ln42_16_reg_4460 <= add_ln42_16_fu_1993_p2;
        add_ln42_17_reg_4475 <= add_ln42_17_fu_2256_p2;
        add_ln42_18_reg_4490 <= add_ln42_18_fu_2489_p2;
        add_ln42_19_reg_4505 <= add_ln42_19_fu_2722_p2;
        add_ln42_20_reg_4520 <= add_ln42_20_fu_2955_p2;
        add_ln42_21_reg_4535 <= add_ln42_21_fu_3188_p2;
        add_ln42_22_reg_4550 <= add_ln42_22_fu_3421_p2;
        add_ln42_reg_4385 <= add_ln42_fu_828_p2;
        and_ln42_101_reg_4420 <= and_ln42_101_fu_1418_p2;
        and_ln42_108_reg_4435 <= and_ln42_108_fu_1651_p2;
        and_ln42_115_reg_4450 <= and_ln42_115_fu_1884_p2;
        and_ln42_122_reg_4465 <= and_ln42_122_fu_2117_p2;
        and_ln42_129_reg_4480 <= and_ln42_129_fu_2380_p2;
        and_ln42_136_reg_4495 <= and_ln42_136_fu_2613_p2;
        and_ln42_143_reg_4510 <= and_ln42_143_fu_2846_p2;
        and_ln42_150_reg_4525 <= and_ln42_150_fu_3079_p2;
        and_ln42_157_reg_4540 <= and_ln42_157_fu_3312_p2;
        and_ln42_164_reg_4555 <= and_ln42_164_fu_3545_p2;
        and_ln42_87_reg_4390 <= and_ln42_87_fu_952_p2;
        and_ln42_94_reg_4405 <= and_ln42_94_fu_1185_p2;
        or_ln42_37_reg_4395 <= or_ln42_37_fu_982_p2;
        or_ln42_40_reg_4410 <= or_ln42_40_fu_1215_p2;
        or_ln42_43_reg_4425 <= or_ln42_43_fu_1448_p2;
        or_ln42_46_reg_4440 <= or_ln42_46_fu_1681_p2;
        or_ln42_49_reg_4455 <= or_ln42_49_fu_1914_p2;
        or_ln42_52_reg_4470 <= or_ln42_52_fu_2147_p2;
        or_ln42_55_reg_4485 <= or_ln42_55_fu_2410_p2;
        or_ln42_58_reg_4500 <= or_ln42_58_fu_2643_p2;
        or_ln42_61_reg_4515 <= or_ln42_61_fu_2876_p2;
        or_ln42_64_reg_4530 <= or_ln42_64_fu_3109_p2;
        or_ln42_67_reg_4545 <= or_ln42_67_fu_3342_p2;
        or_ln42_70_reg_4560 <= or_ln42_70_fu_3575_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln58_19_fu_3831_p3;
        ap_return_1_int_reg <= select_ln58_22_fu_3933_p3;
        ap_return_2_int_reg <= select_ln58_25_fu_4035_p3;
        ap_return_3_int_reg <= select_ln58_28_fu_4137_p3;
        ap_return_4_int_reg <= select_ln58_31_fu_4239_p3;
        ap_return_5_int_reg <= select_ln58_34_fu_4341_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln58_19_fu_3831_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln58_22_fu_3933_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = select_ln58_25_fu_4035_p3;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = select_ln58_28_fu_4137_p3;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = select_ln58_31_fu_4239_p3;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = select_ln58_34_fu_4341_p3;
    end else begin
        ap_return_5 = 'bx;
    end
end

assign a_2_fu_2153_p7 = 'bx;

assign a_fu_725_p7 = 'bx;

assign add_ln42_12_fu_1061_p2 = (trunc_ln42_s_fu_1001_p4 + zext_ln42_12_fu_1057_p1);

assign add_ln42_13_fu_1294_p2 = (trunc_ln42_11_fu_1234_p4 + zext_ln42_13_fu_1290_p1);

assign add_ln42_14_fu_1527_p2 = (trunc_ln42_12_fu_1467_p4 + zext_ln42_14_fu_1523_p1);

assign add_ln42_15_fu_1760_p2 = (trunc_ln42_13_fu_1700_p4 + zext_ln42_15_fu_1756_p1);

assign add_ln42_16_fu_1993_p2 = (trunc_ln42_14_fu_1933_p4 + zext_ln42_16_fu_1989_p1);

assign add_ln42_17_fu_2256_p2 = (trunc_ln42_15_fu_2196_p4 + zext_ln42_17_fu_2252_p1);

assign add_ln42_18_fu_2489_p2 = (trunc_ln42_16_fu_2429_p4 + zext_ln42_18_fu_2485_p1);

assign add_ln42_19_fu_2722_p2 = (trunc_ln42_17_fu_2662_p4 + zext_ln42_19_fu_2718_p1);

assign add_ln42_20_fu_2955_p2 = (trunc_ln42_18_fu_2895_p4 + zext_ln42_20_fu_2951_p1);

assign add_ln42_21_fu_3188_p2 = (trunc_ln42_19_fu_3128_p4 + zext_ln42_21_fu_3184_p1);

assign add_ln42_22_fu_3421_p2 = (trunc_ln42_20_fu_3361_p4 + zext_ln42_22_fu_3417_p1);

assign add_ln42_fu_828_p2 = (trunc_ln_fu_768_p4 + zext_ln42_fu_824_p1);

assign add_ln58_10_fu_4261_p2 = ($signed(sext_ln58_22_fu_4251_p1) + $signed(sext_ln58_21_fu_4247_p1));

assign add_ln58_12_fu_3745_p2 = ($signed(select_ln42_74_fu_3666_p3) + $signed(select_ln42_50_fu_3588_p3));

assign add_ln58_13_fu_3847_p2 = ($signed(select_ln42_78_fu_3679_p3) + $signed(select_ln42_54_fu_3601_p3));

assign add_ln58_14_fu_3949_p2 = ($signed(select_ln42_82_fu_3692_p3) + $signed(select_ln42_58_fu_3614_p3));

assign add_ln58_15_fu_4051_p2 = ($signed(select_ln42_86_fu_3705_p3) + $signed(select_ln42_62_fu_3627_p3));

assign add_ln58_16_fu_4153_p2 = ($signed(select_ln42_90_fu_3718_p3) + $signed(select_ln42_66_fu_3640_p3));

assign add_ln58_17_fu_4255_p2 = ($signed(select_ln42_94_fu_3731_p3) + $signed(select_ln42_70_fu_3653_p3));

assign add_ln58_6_fu_3853_p2 = ($signed(sext_ln58_14_fu_3843_p1) + $signed(sext_ln58_13_fu_3839_p1));

assign add_ln58_7_fu_3955_p2 = ($signed(sext_ln58_16_fu_3945_p1) + $signed(sext_ln58_15_fu_3941_p1));

assign add_ln58_8_fu_4057_p2 = ($signed(sext_ln58_18_fu_4047_p1) + $signed(sext_ln58_17_fu_4043_p1));

assign add_ln58_9_fu_4159_p2 = ($signed(sext_ln58_20_fu_4149_p1) + $signed(sext_ln58_19_fu_4145_p1));

assign add_ln58_fu_3751_p2 = ($signed(sext_ln58_12_fu_3741_p1) + $signed(sext_ln58_fu_3737_p1));

assign and_ln42_100_fu_1394_p2 = (icmp_ln42_57_fu_1346_p2 & and_ln42_98_fu_1314_p2);

assign and_ln42_101_fu_1418_p2 = (xor_ln42_57_fu_1412_p2 & or_ln42_42_fu_1406_p2);

assign and_ln42_102_fu_1424_p2 = (tmp_1037_fu_1300_p3 & select_ln42_56_fu_1386_p3);

assign and_ln42_103_fu_1442_p2 = (xor_ln42_58_fu_1436_p2 & tmp_1033_fu_1226_p3);

assign and_ln42_104_fu_1517_p2 = (tmp_1041_fu_1485_p3 & or_ln42_44_fu_1511_p2);

assign and_ln42_105_fu_1547_p2 = (xor_ln42_59_fu_1541_p2 & tmp_1042_fu_1503_p3);

assign and_ln42_106_fu_1613_p2 = (xor_ln42_98_fu_1607_p2 & icmp_ln42_60_fu_1563_p2);

assign and_ln42_107_fu_1627_p2 = (icmp_ln42_61_fu_1579_p2 & and_ln42_105_fu_1547_p2);

assign and_ln42_108_fu_1651_p2 = (xor_ln42_61_fu_1645_p2 & or_ln42_45_fu_1639_p2);

assign and_ln42_109_fu_1657_p2 = (tmp_1043_fu_1533_p3 & select_ln42_60_fu_1619_p3);

assign and_ln42_110_fu_1675_p2 = (xor_ln42_62_fu_1669_p2 & tmp_1039_fu_1459_p3);

assign and_ln42_111_fu_1750_p2 = (tmp_1047_fu_1718_p3 & or_ln42_47_fu_1744_p2);

assign and_ln42_112_fu_1780_p2 = (xor_ln42_63_fu_1774_p2 & tmp_1048_fu_1736_p3);

assign and_ln42_113_fu_1846_p2 = (xor_ln42_99_fu_1840_p2 & icmp_ln42_64_fu_1796_p2);

assign and_ln42_114_fu_1860_p2 = (icmp_ln42_65_fu_1812_p2 & and_ln42_112_fu_1780_p2);

assign and_ln42_115_fu_1884_p2 = (xor_ln42_65_fu_1878_p2 & or_ln42_48_fu_1872_p2);

assign and_ln42_116_fu_1890_p2 = (tmp_1049_fu_1766_p3 & select_ln42_64_fu_1852_p3);

assign and_ln42_117_fu_1908_p2 = (xor_ln42_66_fu_1902_p2 & tmp_1045_fu_1692_p3);

assign and_ln42_118_fu_1983_p2 = (tmp_1053_fu_1951_p3 & or_ln42_50_fu_1977_p2);

assign and_ln42_119_fu_2013_p2 = (xor_ln42_67_fu_2007_p2 & tmp_1054_fu_1969_p3);

assign and_ln42_120_fu_2079_p2 = (xor_ln42_100_fu_2073_p2 & icmp_ln42_68_fu_2029_p2);

assign and_ln42_121_fu_2093_p2 = (icmp_ln42_69_fu_2045_p2 & and_ln42_119_fu_2013_p2);

assign and_ln42_122_fu_2117_p2 = (xor_ln42_69_fu_2111_p2 & or_ln42_51_fu_2105_p2);

assign and_ln42_123_fu_2123_p2 = (tmp_1055_fu_1999_p3 & select_ln42_68_fu_2085_p3);

assign and_ln42_124_fu_2141_p2 = (xor_ln42_70_fu_2135_p2 & tmp_1051_fu_1925_p3);

assign and_ln42_125_fu_2246_p2 = (tmp_1059_fu_2214_p3 & or_ln42_53_fu_2240_p2);

assign and_ln42_126_fu_2276_p2 = (xor_ln42_71_fu_2270_p2 & tmp_1060_fu_2232_p3);

assign and_ln42_127_fu_2342_p2 = (xor_ln42_101_fu_2336_p2 & icmp_ln42_72_fu_2292_p2);

assign and_ln42_128_fu_2356_p2 = (icmp_ln42_73_fu_2308_p2 & and_ln42_126_fu_2276_p2);

assign and_ln42_129_fu_2380_p2 = (xor_ln42_73_fu_2374_p2 & or_ln42_54_fu_2368_p2);

assign and_ln42_130_fu_2386_p2 = (tmp_1061_fu_2262_p3 & select_ln42_72_fu_2348_p3);

assign and_ln42_131_fu_2404_p2 = (xor_ln42_74_fu_2398_p2 & tmp_1057_fu_2188_p3);

assign and_ln42_132_fu_2479_p2 = (tmp_1065_fu_2447_p3 & or_ln42_56_fu_2473_p2);

assign and_ln42_133_fu_2509_p2 = (xor_ln42_75_fu_2503_p2 & tmp_1066_fu_2465_p3);

assign and_ln42_134_fu_2575_p2 = (xor_ln42_102_fu_2569_p2 & icmp_ln42_76_fu_2525_p2);

assign and_ln42_135_fu_2589_p2 = (icmp_ln42_77_fu_2541_p2 & and_ln42_133_fu_2509_p2);

assign and_ln42_136_fu_2613_p2 = (xor_ln42_77_fu_2607_p2 & or_ln42_57_fu_2601_p2);

assign and_ln42_137_fu_2619_p2 = (tmp_1067_fu_2495_p3 & select_ln42_76_fu_2581_p3);

assign and_ln42_138_fu_2637_p2 = (xor_ln42_78_fu_2631_p2 & tmp_1063_fu_2421_p3);

assign and_ln42_139_fu_2712_p2 = (tmp_1071_fu_2680_p3 & or_ln42_59_fu_2706_p2);

assign and_ln42_140_fu_2742_p2 = (xor_ln42_79_fu_2736_p2 & tmp_1072_fu_2698_p3);

assign and_ln42_141_fu_2808_p2 = (xor_ln42_103_fu_2802_p2 & icmp_ln42_80_fu_2758_p2);

assign and_ln42_142_fu_2822_p2 = (icmp_ln42_81_fu_2774_p2 & and_ln42_140_fu_2742_p2);

assign and_ln42_143_fu_2846_p2 = (xor_ln42_81_fu_2840_p2 & or_ln42_60_fu_2834_p2);

assign and_ln42_144_fu_2852_p2 = (tmp_1073_fu_2728_p3 & select_ln42_80_fu_2814_p3);

assign and_ln42_145_fu_2870_p2 = (xor_ln42_82_fu_2864_p2 & tmp_1069_fu_2654_p3);

assign and_ln42_146_fu_2945_p2 = (tmp_1077_fu_2913_p3 & or_ln42_62_fu_2939_p2);

assign and_ln42_147_fu_2975_p2 = (xor_ln42_83_fu_2969_p2 & tmp_1078_fu_2931_p3);

assign and_ln42_148_fu_3041_p2 = (xor_ln42_104_fu_3035_p2 & icmp_ln42_84_fu_2991_p2);

assign and_ln42_149_fu_3055_p2 = (icmp_ln42_85_fu_3007_p2 & and_ln42_147_fu_2975_p2);

assign and_ln42_150_fu_3079_p2 = (xor_ln42_85_fu_3073_p2 & or_ln42_63_fu_3067_p2);

assign and_ln42_151_fu_3085_p2 = (tmp_1079_fu_2961_p3 & select_ln42_84_fu_3047_p3);

assign and_ln42_152_fu_3103_p2 = (xor_ln42_86_fu_3097_p2 & tmp_1075_fu_2887_p3);

assign and_ln42_153_fu_3178_p2 = (tmp_1083_fu_3146_p3 & or_ln42_65_fu_3172_p2);

assign and_ln42_154_fu_3208_p2 = (xor_ln42_87_fu_3202_p2 & tmp_1084_fu_3164_p3);

assign and_ln42_155_fu_3274_p2 = (xor_ln42_105_fu_3268_p2 & icmp_ln42_88_fu_3224_p2);

assign and_ln42_156_fu_3288_p2 = (icmp_ln42_89_fu_3240_p2 & and_ln42_154_fu_3208_p2);

assign and_ln42_157_fu_3312_p2 = (xor_ln42_89_fu_3306_p2 & or_ln42_66_fu_3300_p2);

assign and_ln42_158_fu_3318_p2 = (tmp_1085_fu_3194_p3 & select_ln42_88_fu_3280_p3);

assign and_ln42_159_fu_3336_p2 = (xor_ln42_90_fu_3330_p2 & tmp_1081_fu_3120_p3);

assign and_ln42_160_fu_3411_p2 = (tmp_1089_fu_3379_p3 & or_ln42_68_fu_3405_p2);

assign and_ln42_161_fu_3441_p2 = (xor_ln42_91_fu_3435_p2 & tmp_1090_fu_3397_p3);

assign and_ln42_162_fu_3507_p2 = (xor_ln42_106_fu_3501_p2 & icmp_ln42_92_fu_3457_p2);

assign and_ln42_163_fu_3521_p2 = (icmp_ln42_93_fu_3473_p2 & and_ln42_161_fu_3441_p2);

assign and_ln42_164_fu_3545_p2 = (xor_ln42_93_fu_3539_p2 & or_ln42_69_fu_3533_p2);

assign and_ln42_165_fu_3551_p2 = (tmp_1091_fu_3427_p3 & select_ln42_92_fu_3513_p3);

assign and_ln42_166_fu_3569_p2 = (xor_ln42_94_fu_3563_p2 & tmp_1087_fu_3353_p3);

assign and_ln42_84_fu_848_p2 = (xor_ln42_fu_842_p2 & tmp_1024_fu_804_p3);

assign and_ln42_85_fu_914_p2 = (xor_ln42_95_fu_908_p2 & icmp_ln42_48_fu_864_p2);

assign and_ln42_86_fu_928_p2 = (icmp_ln42_49_fu_880_p2 & and_ln42_84_fu_848_p2);

assign and_ln42_87_fu_952_p2 = (xor_ln42_49_fu_946_p2 & or_ln42_36_fu_940_p2);

assign and_ln42_88_fu_958_p2 = (tmp_1025_fu_834_p3 & select_ln42_48_fu_920_p3);

assign and_ln42_89_fu_976_p2 = (xor_ln42_50_fu_970_p2 & tmp_fu_760_p3);

assign and_ln42_90_fu_1051_p2 = (tmp_1029_fu_1019_p3 & or_ln42_38_fu_1045_p2);

assign and_ln42_91_fu_1081_p2 = (xor_ln42_51_fu_1075_p2 & tmp_1030_fu_1037_p3);

assign and_ln42_92_fu_1147_p2 = (xor_ln42_96_fu_1141_p2 & icmp_ln42_52_fu_1097_p2);

assign and_ln42_93_fu_1161_p2 = (icmp_ln42_53_fu_1113_p2 & and_ln42_91_fu_1081_p2);

assign and_ln42_94_fu_1185_p2 = (xor_ln42_53_fu_1179_p2 & or_ln42_39_fu_1173_p2);

assign and_ln42_95_fu_1191_p2 = (tmp_1031_fu_1067_p3 & select_ln42_52_fu_1153_p3);

assign and_ln42_96_fu_1209_p2 = (xor_ln42_54_fu_1203_p2 & tmp_1027_fu_993_p3);

assign and_ln42_97_fu_1284_p2 = (tmp_1035_fu_1252_p3 & or_ln42_41_fu_1278_p2);

assign and_ln42_98_fu_1314_p2 = (xor_ln42_55_fu_1308_p2 & tmp_1036_fu_1270_p3);

assign and_ln42_99_fu_1380_p2 = (xor_ln42_97_fu_1374_p2 & icmp_ln42_56_fu_1330_p2);

assign and_ln42_fu_818_p2 = (tmp_1023_fu_786_p3 & or_ln42_fu_812_p2);

assign and_ln58_12_fu_3791_p2 = (xor_ln58_24_fu_3785_p2 & tmp_1093_fu_3757_p3);

assign and_ln58_13_fu_3881_p2 = (xor_ln58_27_fu_3875_p2 & tmp_1096_fu_3867_p3);

assign and_ln58_14_fu_3893_p2 = (xor_ln58_28_fu_3887_p2 & tmp_1095_fu_3859_p3);

assign and_ln58_15_fu_3983_p2 = (xor_ln58_31_fu_3977_p2 & tmp_1098_fu_3969_p3);

assign and_ln58_16_fu_3995_p2 = (xor_ln58_32_fu_3989_p2 & tmp_1097_fu_3961_p3);

assign and_ln58_17_fu_4085_p2 = (xor_ln58_35_fu_4079_p2 & tmp_1100_fu_4071_p3);

assign and_ln58_18_fu_4097_p2 = (xor_ln58_36_fu_4091_p2 & tmp_1099_fu_4063_p3);

assign and_ln58_19_fu_4187_p2 = (xor_ln58_39_fu_4181_p2 & tmp_1102_fu_4173_p3);

assign and_ln58_20_fu_4199_p2 = (xor_ln58_40_fu_4193_p2 & tmp_1101_fu_4165_p3);

assign and_ln58_21_fu_4289_p2 = (xor_ln58_43_fu_4283_p2 & tmp_1104_fu_4275_p3);

assign and_ln58_22_fu_4301_p2 = (xor_ln58_44_fu_4295_p2 & tmp_1103_fu_4267_p3);

assign and_ln58_fu_3779_p2 = (xor_ln58_fu_3773_p2 & tmp_1094_fu_3765_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign icmp_ln42_48_fu_864_p2 = ((tmp_8_fu_854_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_49_fu_880_p2 = ((tmp_s_fu_870_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_50_fu_886_p2 = ((tmp_s_fu_870_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_51_fu_1031_p2 = ((trunc_ln42_23_fu_1027_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_52_fu_1097_p2 = ((tmp_371_fu_1087_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_53_fu_1113_p2 = ((tmp_372_fu_1103_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_54_fu_1119_p2 = ((tmp_372_fu_1103_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_55_fu_1264_p2 = ((trunc_ln42_24_fu_1260_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_56_fu_1330_p2 = ((tmp_373_fu_1320_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_57_fu_1346_p2 = ((tmp_374_fu_1336_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_58_fu_1352_p2 = ((tmp_374_fu_1336_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_59_fu_1497_p2 = ((trunc_ln42_25_fu_1493_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_60_fu_1563_p2 = ((tmp_375_fu_1553_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_61_fu_1579_p2 = ((tmp_376_fu_1569_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_62_fu_1585_p2 = ((tmp_376_fu_1569_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_63_fu_1730_p2 = ((trunc_ln42_26_fu_1726_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_64_fu_1796_p2 = ((tmp_377_fu_1786_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_65_fu_1812_p2 = ((tmp_378_fu_1802_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_66_fu_1818_p2 = ((tmp_378_fu_1802_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_67_fu_1963_p2 = ((trunc_ln42_27_fu_1959_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_68_fu_2029_p2 = ((tmp_379_fu_2019_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_69_fu_2045_p2 = ((tmp_380_fu_2035_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_70_fu_2051_p2 = ((tmp_380_fu_2035_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_71_fu_2226_p2 = ((trunc_ln42_28_fu_2222_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_72_fu_2292_p2 = ((tmp_381_fu_2282_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_73_fu_2308_p2 = ((tmp_382_fu_2298_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_74_fu_2314_p2 = ((tmp_382_fu_2298_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_75_fu_2459_p2 = ((trunc_ln42_29_fu_2455_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_76_fu_2525_p2 = ((tmp_383_fu_2515_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_77_fu_2541_p2 = ((tmp_384_fu_2531_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_78_fu_2547_p2 = ((tmp_384_fu_2531_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_79_fu_2692_p2 = ((trunc_ln42_30_fu_2688_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_80_fu_2758_p2 = ((tmp_385_fu_2748_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_81_fu_2774_p2 = ((tmp_386_fu_2764_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_82_fu_2780_p2 = ((tmp_386_fu_2764_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_83_fu_2925_p2 = ((trunc_ln42_31_fu_2921_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_84_fu_2991_p2 = ((tmp_387_fu_2981_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_85_fu_3007_p2 = ((tmp_388_fu_2997_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_86_fu_3013_p2 = ((tmp_388_fu_2997_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_87_fu_3158_p2 = ((trunc_ln42_32_fu_3154_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_88_fu_3224_p2 = ((tmp_389_fu_3214_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_89_fu_3240_p2 = ((tmp_390_fu_3230_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_90_fu_3246_p2 = ((tmp_390_fu_3230_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_91_fu_3391_p2 = ((trunc_ln42_33_fu_3387_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_92_fu_3457_p2 = ((tmp_391_fu_3447_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_93_fu_3473_p2 = ((tmp_392_fu_3463_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_94_fu_3479_p2 = ((tmp_392_fu_3463_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_798_p2 = ((trunc_ln42_fu_794_p1 != 8'd0) ? 1'b1 : 1'b0);

assign mul_ln73_12_fu_218_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_13_fu_211_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_14_fu_212_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_15_fu_208_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_16_fu_216_p0 = sext_ln73_fu_745_p1;

assign mul_ln73_17_fu_213_p0 = sext_ln73_20_fu_2173_p1;

assign mul_ln73_18_fu_217_p0 = sext_ln73_20_fu_2173_p1;

assign mul_ln73_19_fu_209_p0 = sext_ln73_20_fu_2173_p1;

assign mul_ln73_20_fu_214_p0 = sext_ln73_20_fu_2173_p1;

assign mul_ln73_21_fu_219_p0 = sext_ln73_20_fu_2173_p1;

assign mul_ln73_22_fu_210_p0 = sext_ln73_20_fu_2173_p1;

assign mul_ln73_fu_215_p0 = sext_ln73_fu_745_p1;

assign or_ln42_36_fu_940_p2 = (xor_ln42_48_fu_934_p2 | tmp_1025_fu_834_p3);

assign or_ln42_37_fu_982_p2 = (and_ln42_89_fu_976_p2 | and_ln42_87_fu_952_p2);

assign or_ln42_38_fu_1045_p2 = (tmp_1028_fu_1011_p3 | icmp_ln42_51_fu_1031_p2);

assign or_ln42_39_fu_1173_p2 = (xor_ln42_52_fu_1167_p2 | tmp_1031_fu_1067_p3);

assign or_ln42_40_fu_1215_p2 = (and_ln42_96_fu_1209_p2 | and_ln42_94_fu_1185_p2);

assign or_ln42_41_fu_1278_p2 = (tmp_1034_fu_1244_p3 | icmp_ln42_55_fu_1264_p2);

assign or_ln42_42_fu_1406_p2 = (xor_ln42_56_fu_1400_p2 | tmp_1037_fu_1300_p3);

assign or_ln42_43_fu_1448_p2 = (and_ln42_103_fu_1442_p2 | and_ln42_101_fu_1418_p2);

assign or_ln42_44_fu_1511_p2 = (tmp_1040_fu_1477_p3 | icmp_ln42_59_fu_1497_p2);

assign or_ln42_45_fu_1639_p2 = (xor_ln42_60_fu_1633_p2 | tmp_1043_fu_1533_p3);

assign or_ln42_46_fu_1681_p2 = (and_ln42_110_fu_1675_p2 | and_ln42_108_fu_1651_p2);

assign or_ln42_47_fu_1744_p2 = (tmp_1046_fu_1710_p3 | icmp_ln42_63_fu_1730_p2);

assign or_ln42_48_fu_1872_p2 = (xor_ln42_64_fu_1866_p2 | tmp_1049_fu_1766_p3);

assign or_ln42_49_fu_1914_p2 = (and_ln42_117_fu_1908_p2 | and_ln42_115_fu_1884_p2);

assign or_ln42_50_fu_1977_p2 = (tmp_1052_fu_1943_p3 | icmp_ln42_67_fu_1963_p2);

assign or_ln42_51_fu_2105_p2 = (xor_ln42_68_fu_2099_p2 | tmp_1055_fu_1999_p3);

assign or_ln42_52_fu_2147_p2 = (and_ln42_124_fu_2141_p2 | and_ln42_122_fu_2117_p2);

assign or_ln42_53_fu_2240_p2 = (tmp_1058_fu_2206_p3 | icmp_ln42_71_fu_2226_p2);

assign or_ln42_54_fu_2368_p2 = (xor_ln42_72_fu_2362_p2 | tmp_1061_fu_2262_p3);

assign or_ln42_55_fu_2410_p2 = (and_ln42_131_fu_2404_p2 | and_ln42_129_fu_2380_p2);

assign or_ln42_56_fu_2473_p2 = (tmp_1064_fu_2439_p3 | icmp_ln42_75_fu_2459_p2);

assign or_ln42_57_fu_2601_p2 = (xor_ln42_76_fu_2595_p2 | tmp_1067_fu_2495_p3);

assign or_ln42_58_fu_2643_p2 = (and_ln42_138_fu_2637_p2 | and_ln42_136_fu_2613_p2);

assign or_ln42_59_fu_2706_p2 = (tmp_1070_fu_2672_p3 | icmp_ln42_79_fu_2692_p2);

assign or_ln42_60_fu_2834_p2 = (xor_ln42_80_fu_2828_p2 | tmp_1073_fu_2728_p3);

assign or_ln42_61_fu_2876_p2 = (and_ln42_145_fu_2870_p2 | and_ln42_143_fu_2846_p2);

assign or_ln42_62_fu_2939_p2 = (tmp_1076_fu_2905_p3 | icmp_ln42_83_fu_2925_p2);

assign or_ln42_63_fu_3067_p2 = (xor_ln42_84_fu_3061_p2 | tmp_1079_fu_2961_p3);

assign or_ln42_64_fu_3109_p2 = (and_ln42_152_fu_3103_p2 | and_ln42_150_fu_3079_p2);

assign or_ln42_65_fu_3172_p2 = (tmp_1082_fu_3138_p3 | icmp_ln42_87_fu_3158_p2);

assign or_ln42_66_fu_3300_p2 = (xor_ln42_88_fu_3294_p2 | tmp_1085_fu_3194_p3);

assign or_ln42_67_fu_3342_p2 = (and_ln42_159_fu_3336_p2 | and_ln42_157_fu_3312_p2);

assign or_ln42_68_fu_3405_p2 = (tmp_1088_fu_3371_p3 | icmp_ln42_91_fu_3391_p2);

assign or_ln42_69_fu_3533_p2 = (xor_ln42_92_fu_3527_p2 | tmp_1091_fu_3427_p3);

assign or_ln42_70_fu_3575_p2 = (and_ln42_166_fu_3569_p2 | and_ln42_164_fu_3545_p2);

assign or_ln42_71_fu_964_p2 = (and_ln42_88_fu_958_p2 | and_ln42_86_fu_928_p2);

assign or_ln42_72_fu_1197_p2 = (and_ln42_95_fu_1191_p2 | and_ln42_93_fu_1161_p2);

assign or_ln42_73_fu_1430_p2 = (and_ln42_102_fu_1424_p2 | and_ln42_100_fu_1394_p2);

assign or_ln42_74_fu_1663_p2 = (and_ln42_109_fu_1657_p2 | and_ln42_107_fu_1627_p2);

assign or_ln42_75_fu_1896_p2 = (and_ln42_116_fu_1890_p2 | and_ln42_114_fu_1860_p2);

assign or_ln42_76_fu_2129_p2 = (and_ln42_123_fu_2123_p2 | and_ln42_121_fu_2093_p2);

assign or_ln42_77_fu_2392_p2 = (and_ln42_130_fu_2386_p2 | and_ln42_128_fu_2356_p2);

assign or_ln42_78_fu_2625_p2 = (and_ln42_137_fu_2619_p2 | and_ln42_135_fu_2589_p2);

assign or_ln42_79_fu_2858_p2 = (and_ln42_144_fu_2852_p2 | and_ln42_142_fu_2822_p2);

assign or_ln42_80_fu_3091_p2 = (and_ln42_151_fu_3085_p2 | and_ln42_149_fu_3055_p2);

assign or_ln42_81_fu_3324_p2 = (and_ln42_158_fu_3318_p2 | and_ln42_156_fu_3288_p2);

assign or_ln42_82_fu_3557_p2 = (and_ln42_165_fu_3551_p2 | and_ln42_163_fu_3521_p2);

assign or_ln42_fu_812_p2 = (tmp_1022_fu_778_p3 | icmp_ln42_fu_798_p2);

assign or_ln58_10_fu_4319_p2 = (xor_ln58_46_fu_4313_p2 | and_ln58_21_fu_4289_p2);

assign or_ln58_6_fu_3911_p2 = (xor_ln58_30_fu_3905_p2 | and_ln58_13_fu_3881_p2);

assign or_ln58_7_fu_4013_p2 = (xor_ln58_34_fu_4007_p2 | and_ln58_15_fu_3983_p2);

assign or_ln58_8_fu_4115_p2 = (xor_ln58_38_fu_4109_p2 | and_ln58_17_fu_4085_p2);

assign or_ln58_9_fu_4217_p2 = (xor_ln58_42_fu_4211_p2 | and_ln58_19_fu_4187_p2);

assign or_ln58_fu_3809_p2 = (xor_ln58_26_fu_3803_p2 | and_ln58_fu_3779_p2);

assign select_ln42_48_fu_920_p3 = ((and_ln42_84_fu_848_p2[0:0] == 1'b1) ? and_ln42_85_fu_914_p2 : icmp_ln42_49_fu_880_p2);

assign select_ln42_49_fu_3581_p3 = ((and_ln42_87_reg_4390[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_50_fu_3588_p3 = ((or_ln42_37_reg_4395[0:0] == 1'b1) ? select_ln42_49_fu_3581_p3 : add_ln42_reg_4385);

assign select_ln42_51_fu_1125_p3 = ((and_ln42_91_fu_1081_p2[0:0] == 1'b1) ? icmp_ln42_53_fu_1113_p2 : icmp_ln42_54_fu_1119_p2);

assign select_ln42_52_fu_1153_p3 = ((and_ln42_91_fu_1081_p2[0:0] == 1'b1) ? and_ln42_92_fu_1147_p2 : icmp_ln42_53_fu_1113_p2);

assign select_ln42_53_fu_3594_p3 = ((and_ln42_94_reg_4405[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_54_fu_3601_p3 = ((or_ln42_40_reg_4410[0:0] == 1'b1) ? select_ln42_53_fu_3594_p3 : add_ln42_12_reg_4400);

assign select_ln42_55_fu_1358_p3 = ((and_ln42_98_fu_1314_p2[0:0] == 1'b1) ? icmp_ln42_57_fu_1346_p2 : icmp_ln42_58_fu_1352_p2);

assign select_ln42_56_fu_1386_p3 = ((and_ln42_98_fu_1314_p2[0:0] == 1'b1) ? and_ln42_99_fu_1380_p2 : icmp_ln42_57_fu_1346_p2);

assign select_ln42_57_fu_3607_p3 = ((and_ln42_101_reg_4420[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_58_fu_3614_p3 = ((or_ln42_43_reg_4425[0:0] == 1'b1) ? select_ln42_57_fu_3607_p3 : add_ln42_13_reg_4415);

assign select_ln42_59_fu_1591_p3 = ((and_ln42_105_fu_1547_p2[0:0] == 1'b1) ? icmp_ln42_61_fu_1579_p2 : icmp_ln42_62_fu_1585_p2);

assign select_ln42_60_fu_1619_p3 = ((and_ln42_105_fu_1547_p2[0:0] == 1'b1) ? and_ln42_106_fu_1613_p2 : icmp_ln42_61_fu_1579_p2);

assign select_ln42_61_fu_3620_p3 = ((and_ln42_108_reg_4435[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_62_fu_3627_p3 = ((or_ln42_46_reg_4440[0:0] == 1'b1) ? select_ln42_61_fu_3620_p3 : add_ln42_14_reg_4430);

assign select_ln42_63_fu_1824_p3 = ((and_ln42_112_fu_1780_p2[0:0] == 1'b1) ? icmp_ln42_65_fu_1812_p2 : icmp_ln42_66_fu_1818_p2);

assign select_ln42_64_fu_1852_p3 = ((and_ln42_112_fu_1780_p2[0:0] == 1'b1) ? and_ln42_113_fu_1846_p2 : icmp_ln42_65_fu_1812_p2);

assign select_ln42_65_fu_3633_p3 = ((and_ln42_115_reg_4450[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_66_fu_3640_p3 = ((or_ln42_49_reg_4455[0:0] == 1'b1) ? select_ln42_65_fu_3633_p3 : add_ln42_15_reg_4445);

assign select_ln42_67_fu_2057_p3 = ((and_ln42_119_fu_2013_p2[0:0] == 1'b1) ? icmp_ln42_69_fu_2045_p2 : icmp_ln42_70_fu_2051_p2);

assign select_ln42_68_fu_2085_p3 = ((and_ln42_119_fu_2013_p2[0:0] == 1'b1) ? and_ln42_120_fu_2079_p2 : icmp_ln42_69_fu_2045_p2);

assign select_ln42_69_fu_3646_p3 = ((and_ln42_122_reg_4465[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_70_fu_3653_p3 = ((or_ln42_52_reg_4470[0:0] == 1'b1) ? select_ln42_69_fu_3646_p3 : add_ln42_16_reg_4460);

assign select_ln42_71_fu_2320_p3 = ((and_ln42_126_fu_2276_p2[0:0] == 1'b1) ? icmp_ln42_73_fu_2308_p2 : icmp_ln42_74_fu_2314_p2);

assign select_ln42_72_fu_2348_p3 = ((and_ln42_126_fu_2276_p2[0:0] == 1'b1) ? and_ln42_127_fu_2342_p2 : icmp_ln42_73_fu_2308_p2);

assign select_ln42_73_fu_3659_p3 = ((and_ln42_129_reg_4480[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_74_fu_3666_p3 = ((or_ln42_55_reg_4485[0:0] == 1'b1) ? select_ln42_73_fu_3659_p3 : add_ln42_17_reg_4475);

assign select_ln42_75_fu_2553_p3 = ((and_ln42_133_fu_2509_p2[0:0] == 1'b1) ? icmp_ln42_77_fu_2541_p2 : icmp_ln42_78_fu_2547_p2);

assign select_ln42_76_fu_2581_p3 = ((and_ln42_133_fu_2509_p2[0:0] == 1'b1) ? and_ln42_134_fu_2575_p2 : icmp_ln42_77_fu_2541_p2);

assign select_ln42_77_fu_3672_p3 = ((and_ln42_136_reg_4495[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_78_fu_3679_p3 = ((or_ln42_58_reg_4500[0:0] == 1'b1) ? select_ln42_77_fu_3672_p3 : add_ln42_18_reg_4490);

assign select_ln42_79_fu_2786_p3 = ((and_ln42_140_fu_2742_p2[0:0] == 1'b1) ? icmp_ln42_81_fu_2774_p2 : icmp_ln42_82_fu_2780_p2);

assign select_ln42_80_fu_2814_p3 = ((and_ln42_140_fu_2742_p2[0:0] == 1'b1) ? and_ln42_141_fu_2808_p2 : icmp_ln42_81_fu_2774_p2);

assign select_ln42_81_fu_3685_p3 = ((and_ln42_143_reg_4510[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_82_fu_3692_p3 = ((or_ln42_61_reg_4515[0:0] == 1'b1) ? select_ln42_81_fu_3685_p3 : add_ln42_19_reg_4505);

assign select_ln42_83_fu_3019_p3 = ((and_ln42_147_fu_2975_p2[0:0] == 1'b1) ? icmp_ln42_85_fu_3007_p2 : icmp_ln42_86_fu_3013_p2);

assign select_ln42_84_fu_3047_p3 = ((and_ln42_147_fu_2975_p2[0:0] == 1'b1) ? and_ln42_148_fu_3041_p2 : icmp_ln42_85_fu_3007_p2);

assign select_ln42_85_fu_3698_p3 = ((and_ln42_150_reg_4525[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_86_fu_3705_p3 = ((or_ln42_64_reg_4530[0:0] == 1'b1) ? select_ln42_85_fu_3698_p3 : add_ln42_20_reg_4520);

assign select_ln42_87_fu_3252_p3 = ((and_ln42_154_fu_3208_p2[0:0] == 1'b1) ? icmp_ln42_89_fu_3240_p2 : icmp_ln42_90_fu_3246_p2);

assign select_ln42_88_fu_3280_p3 = ((and_ln42_154_fu_3208_p2[0:0] == 1'b1) ? and_ln42_155_fu_3274_p2 : icmp_ln42_89_fu_3240_p2);

assign select_ln42_89_fu_3711_p3 = ((and_ln42_157_reg_4540[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_90_fu_3718_p3 = ((or_ln42_67_reg_4545[0:0] == 1'b1) ? select_ln42_89_fu_3711_p3 : add_ln42_21_reg_4535);

assign select_ln42_91_fu_3485_p3 = ((and_ln42_161_fu_3441_p2[0:0] == 1'b1) ? icmp_ln42_93_fu_3473_p2 : icmp_ln42_94_fu_3479_p2);

assign select_ln42_92_fu_3513_p3 = ((and_ln42_161_fu_3441_p2[0:0] == 1'b1) ? and_ln42_162_fu_3507_p2 : icmp_ln42_93_fu_3473_p2);

assign select_ln42_93_fu_3724_p3 = ((and_ln42_164_reg_4555[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_94_fu_3731_p3 = ((or_ln42_70_reg_4560[0:0] == 1'b1) ? select_ln42_93_fu_3724_p3 : add_ln42_22_reg_4550);

assign select_ln42_fu_892_p3 = ((and_ln42_84_fu_848_p2[0:0] == 1'b1) ? icmp_ln42_49_fu_880_p2 : icmp_ln42_50_fu_886_p2);

assign select_ln58_18_fu_3823_p3 = ((and_ln58_12_fu_3791_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_12_fu_3745_p2);

assign select_ln58_19_fu_3831_p3 = ((or_ln58_fu_3809_p2[0:0] == 1'b1) ? select_ln58_fu_3815_p3 : select_ln58_18_fu_3823_p3);

assign select_ln58_20_fu_3917_p3 = ((xor_ln58_29_fu_3899_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_13_fu_3847_p2);

assign select_ln58_21_fu_3925_p3 = ((and_ln58_14_fu_3893_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_13_fu_3847_p2);

assign select_ln58_22_fu_3933_p3 = ((or_ln58_6_fu_3911_p2[0:0] == 1'b1) ? select_ln58_20_fu_3917_p3 : select_ln58_21_fu_3925_p3);

assign select_ln58_23_fu_4019_p3 = ((xor_ln58_33_fu_4001_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_14_fu_3949_p2);

assign select_ln58_24_fu_4027_p3 = ((and_ln58_16_fu_3995_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_14_fu_3949_p2);

assign select_ln58_25_fu_4035_p3 = ((or_ln58_7_fu_4013_p2[0:0] == 1'b1) ? select_ln58_23_fu_4019_p3 : select_ln58_24_fu_4027_p3);

assign select_ln58_26_fu_4121_p3 = ((xor_ln58_37_fu_4103_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_15_fu_4051_p2);

assign select_ln58_27_fu_4129_p3 = ((and_ln58_18_fu_4097_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_15_fu_4051_p2);

assign select_ln58_28_fu_4137_p3 = ((or_ln58_8_fu_4115_p2[0:0] == 1'b1) ? select_ln58_26_fu_4121_p3 : select_ln58_27_fu_4129_p3);

assign select_ln58_29_fu_4223_p3 = ((xor_ln58_41_fu_4205_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_16_fu_4153_p2);

assign select_ln58_30_fu_4231_p3 = ((and_ln58_20_fu_4199_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_16_fu_4153_p2);

assign select_ln58_31_fu_4239_p3 = ((or_ln58_9_fu_4217_p2[0:0] == 1'b1) ? select_ln58_29_fu_4223_p3 : select_ln58_30_fu_4231_p3);

assign select_ln58_32_fu_4325_p3 = ((xor_ln58_45_fu_4307_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_17_fu_4255_p2);

assign select_ln58_33_fu_4333_p3 = ((and_ln58_22_fu_4301_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_17_fu_4255_p2);

assign select_ln58_34_fu_4341_p3 = ((or_ln58_10_fu_4319_p2[0:0] == 1'b1) ? select_ln58_32_fu_4325_p3 : select_ln58_33_fu_4333_p3);

assign select_ln58_fu_3815_p3 = ((xor_ln58_25_fu_3797_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_12_fu_3745_p2);

assign sext_ln58_12_fu_3741_p1 = select_ln42_74_fu_3666_p3;

assign sext_ln58_13_fu_3839_p1 = select_ln42_54_fu_3601_p3;

assign sext_ln58_14_fu_3843_p1 = select_ln42_78_fu_3679_p3;

assign sext_ln58_15_fu_3941_p1 = select_ln42_58_fu_3614_p3;

assign sext_ln58_16_fu_3945_p1 = select_ln42_82_fu_3692_p3;

assign sext_ln58_17_fu_4043_p1 = select_ln42_62_fu_3627_p3;

assign sext_ln58_18_fu_4047_p1 = select_ln42_86_fu_3705_p3;

assign sext_ln58_19_fu_4145_p1 = select_ln42_66_fu_3640_p3;

assign sext_ln58_20_fu_4149_p1 = select_ln42_90_fu_3718_p3;

assign sext_ln58_21_fu_4247_p1 = select_ln42_70_fu_3653_p3;

assign sext_ln58_22_fu_4251_p1 = select_ln42_94_fu_3731_p3;

assign sext_ln58_fu_3737_p1 = select_ln42_50_fu_3588_p3;

assign sext_ln73_20_fu_2173_p1 = $signed(a_2_fu_2153_p9);

assign sext_ln73_fu_745_p1 = $signed(a_fu_725_p9);

assign tmp_1022_fu_778_p3 = mul_ln73_fu_215_p2[32'd9];

assign tmp_1023_fu_786_p3 = mul_ln73_fu_215_p2[32'd8];

assign tmp_1024_fu_804_p3 = mul_ln73_fu_215_p2[32'd21];

assign tmp_1025_fu_834_p3 = add_ln42_fu_828_p2[32'd12];

assign tmp_1026_fu_900_p3 = mul_ln73_fu_215_p2[32'd22];

assign tmp_1027_fu_993_p3 = mul_ln73_12_fu_218_p2[32'd25];

assign tmp_1028_fu_1011_p3 = mul_ln73_12_fu_218_p2[32'd9];

assign tmp_1029_fu_1019_p3 = mul_ln73_12_fu_218_p2[32'd8];

assign tmp_1030_fu_1037_p3 = mul_ln73_12_fu_218_p2[32'd21];

assign tmp_1031_fu_1067_p3 = add_ln42_12_fu_1061_p2[32'd12];

assign tmp_1032_fu_1133_p3 = mul_ln73_12_fu_218_p2[32'd22];

assign tmp_1033_fu_1226_p3 = mul_ln73_13_fu_211_p2[32'd25];

assign tmp_1034_fu_1244_p3 = mul_ln73_13_fu_211_p2[32'd9];

assign tmp_1035_fu_1252_p3 = mul_ln73_13_fu_211_p2[32'd8];

assign tmp_1036_fu_1270_p3 = mul_ln73_13_fu_211_p2[32'd21];

assign tmp_1037_fu_1300_p3 = add_ln42_13_fu_1294_p2[32'd12];

assign tmp_1038_fu_1366_p3 = mul_ln73_13_fu_211_p2[32'd22];

assign tmp_1039_fu_1459_p3 = mul_ln73_14_fu_212_p2[32'd25];

assign tmp_1040_fu_1477_p3 = mul_ln73_14_fu_212_p2[32'd9];

assign tmp_1041_fu_1485_p3 = mul_ln73_14_fu_212_p2[32'd8];

assign tmp_1042_fu_1503_p3 = mul_ln73_14_fu_212_p2[32'd21];

assign tmp_1043_fu_1533_p3 = add_ln42_14_fu_1527_p2[32'd12];

assign tmp_1044_fu_1599_p3 = mul_ln73_14_fu_212_p2[32'd22];

assign tmp_1045_fu_1692_p3 = mul_ln73_15_fu_208_p2[32'd25];

assign tmp_1046_fu_1710_p3 = mul_ln73_15_fu_208_p2[32'd9];

assign tmp_1047_fu_1718_p3 = mul_ln73_15_fu_208_p2[32'd8];

assign tmp_1048_fu_1736_p3 = mul_ln73_15_fu_208_p2[32'd21];

assign tmp_1049_fu_1766_p3 = add_ln42_15_fu_1760_p2[32'd12];

assign tmp_1050_fu_1832_p3 = mul_ln73_15_fu_208_p2[32'd22];

assign tmp_1051_fu_1925_p3 = mul_ln73_16_fu_216_p2[32'd25];

assign tmp_1052_fu_1943_p3 = mul_ln73_16_fu_216_p2[32'd9];

assign tmp_1053_fu_1951_p3 = mul_ln73_16_fu_216_p2[32'd8];

assign tmp_1054_fu_1969_p3 = mul_ln73_16_fu_216_p2[32'd21];

assign tmp_1055_fu_1999_p3 = add_ln42_16_fu_1993_p2[32'd12];

assign tmp_1056_fu_2065_p3 = mul_ln73_16_fu_216_p2[32'd22];

assign tmp_1057_fu_2188_p3 = mul_ln73_17_fu_213_p2[32'd25];

assign tmp_1058_fu_2206_p3 = mul_ln73_17_fu_213_p2[32'd9];

assign tmp_1059_fu_2214_p3 = mul_ln73_17_fu_213_p2[32'd8];

assign tmp_1060_fu_2232_p3 = mul_ln73_17_fu_213_p2[32'd21];

assign tmp_1061_fu_2262_p3 = add_ln42_17_fu_2256_p2[32'd12];

assign tmp_1062_fu_2328_p3 = mul_ln73_17_fu_213_p2[32'd22];

assign tmp_1063_fu_2421_p3 = mul_ln73_18_fu_217_p2[32'd25];

assign tmp_1064_fu_2439_p3 = mul_ln73_18_fu_217_p2[32'd9];

assign tmp_1065_fu_2447_p3 = mul_ln73_18_fu_217_p2[32'd8];

assign tmp_1066_fu_2465_p3 = mul_ln73_18_fu_217_p2[32'd21];

assign tmp_1067_fu_2495_p3 = add_ln42_18_fu_2489_p2[32'd12];

assign tmp_1068_fu_2561_p3 = mul_ln73_18_fu_217_p2[32'd22];

assign tmp_1069_fu_2654_p3 = mul_ln73_19_fu_209_p2[32'd25];

assign tmp_1070_fu_2672_p3 = mul_ln73_19_fu_209_p2[32'd9];

assign tmp_1071_fu_2680_p3 = mul_ln73_19_fu_209_p2[32'd8];

assign tmp_1072_fu_2698_p3 = mul_ln73_19_fu_209_p2[32'd21];

assign tmp_1073_fu_2728_p3 = add_ln42_19_fu_2722_p2[32'd12];

assign tmp_1074_fu_2794_p3 = mul_ln73_19_fu_209_p2[32'd22];

assign tmp_1075_fu_2887_p3 = mul_ln73_20_fu_214_p2[32'd25];

assign tmp_1076_fu_2905_p3 = mul_ln73_20_fu_214_p2[32'd9];

assign tmp_1077_fu_2913_p3 = mul_ln73_20_fu_214_p2[32'd8];

assign tmp_1078_fu_2931_p3 = mul_ln73_20_fu_214_p2[32'd21];

assign tmp_1079_fu_2961_p3 = add_ln42_20_fu_2955_p2[32'd12];

assign tmp_1080_fu_3027_p3 = mul_ln73_20_fu_214_p2[32'd22];

assign tmp_1081_fu_3120_p3 = mul_ln73_21_fu_219_p2[32'd25];

assign tmp_1082_fu_3138_p3 = mul_ln73_21_fu_219_p2[32'd9];

assign tmp_1083_fu_3146_p3 = mul_ln73_21_fu_219_p2[32'd8];

assign tmp_1084_fu_3164_p3 = mul_ln73_21_fu_219_p2[32'd21];

assign tmp_1085_fu_3194_p3 = add_ln42_21_fu_3188_p2[32'd12];

assign tmp_1086_fu_3260_p3 = mul_ln73_21_fu_219_p2[32'd22];

assign tmp_1087_fu_3353_p3 = mul_ln73_22_fu_210_p2[32'd25];

assign tmp_1088_fu_3371_p3 = mul_ln73_22_fu_210_p2[32'd9];

assign tmp_1089_fu_3379_p3 = mul_ln73_22_fu_210_p2[32'd8];

assign tmp_1090_fu_3397_p3 = mul_ln73_22_fu_210_p2[32'd21];

assign tmp_1091_fu_3427_p3 = add_ln42_22_fu_3421_p2[32'd12];

assign tmp_1092_fu_3493_p3 = mul_ln73_22_fu_210_p2[32'd22];

assign tmp_1093_fu_3757_p3 = add_ln58_fu_3751_p2[32'd13];

assign tmp_1094_fu_3765_p3 = add_ln58_12_fu_3745_p2[32'd12];

assign tmp_1095_fu_3859_p3 = add_ln58_6_fu_3853_p2[32'd13];

assign tmp_1096_fu_3867_p3 = add_ln58_13_fu_3847_p2[32'd12];

assign tmp_1097_fu_3961_p3 = add_ln58_7_fu_3955_p2[32'd13];

assign tmp_1098_fu_3969_p3 = add_ln58_14_fu_3949_p2[32'd12];

assign tmp_1099_fu_4063_p3 = add_ln58_8_fu_4057_p2[32'd13];

assign tmp_1100_fu_4071_p3 = add_ln58_15_fu_4051_p2[32'd12];

assign tmp_1101_fu_4165_p3 = add_ln58_9_fu_4159_p2[32'd13];

assign tmp_1102_fu_4173_p3 = add_ln58_16_fu_4153_p2[32'd12];

assign tmp_1103_fu_4267_p3 = add_ln58_10_fu_4261_p2[32'd13];

assign tmp_1104_fu_4275_p3 = add_ln58_17_fu_4255_p2[32'd12];

assign tmp_371_fu_1087_p4 = {{mul_ln73_12_fu_218_p2[25:23]}};

assign tmp_372_fu_1103_p4 = {{mul_ln73_12_fu_218_p2[25:22]}};

assign tmp_373_fu_1320_p4 = {{mul_ln73_13_fu_211_p2[25:23]}};

assign tmp_374_fu_1336_p4 = {{mul_ln73_13_fu_211_p2[25:22]}};

assign tmp_375_fu_1553_p4 = {{mul_ln73_14_fu_212_p2[25:23]}};

assign tmp_376_fu_1569_p4 = {{mul_ln73_14_fu_212_p2[25:22]}};

assign tmp_377_fu_1786_p4 = {{mul_ln73_15_fu_208_p2[25:23]}};

assign tmp_378_fu_1802_p4 = {{mul_ln73_15_fu_208_p2[25:22]}};

assign tmp_379_fu_2019_p4 = {{mul_ln73_16_fu_216_p2[25:23]}};

assign tmp_380_fu_2035_p4 = {{mul_ln73_16_fu_216_p2[25:22]}};

assign tmp_381_fu_2282_p4 = {{mul_ln73_17_fu_213_p2[25:23]}};

assign tmp_382_fu_2298_p4 = {{mul_ln73_17_fu_213_p2[25:22]}};

assign tmp_383_fu_2515_p4 = {{mul_ln73_18_fu_217_p2[25:23]}};

assign tmp_384_fu_2531_p4 = {{mul_ln73_18_fu_217_p2[25:22]}};

assign tmp_385_fu_2748_p4 = {{mul_ln73_19_fu_209_p2[25:23]}};

assign tmp_386_fu_2764_p4 = {{mul_ln73_19_fu_209_p2[25:22]}};

assign tmp_387_fu_2981_p4 = {{mul_ln73_20_fu_214_p2[25:23]}};

assign tmp_388_fu_2997_p4 = {{mul_ln73_20_fu_214_p2[25:22]}};

assign tmp_389_fu_3214_p4 = {{mul_ln73_21_fu_219_p2[25:23]}};

assign tmp_390_fu_3230_p4 = {{mul_ln73_21_fu_219_p2[25:22]}};

assign tmp_391_fu_3447_p4 = {{mul_ln73_22_fu_210_p2[25:23]}};

assign tmp_392_fu_3463_p4 = {{mul_ln73_22_fu_210_p2[25:22]}};

assign tmp_8_fu_854_p4 = {{mul_ln73_fu_215_p2[25:23]}};

assign tmp_fu_760_p3 = mul_ln73_fu_215_p2[32'd25];

assign tmp_s_fu_870_p4 = {{mul_ln73_fu_215_p2[25:22]}};

assign trunc_ln42_11_fu_1234_p4 = {{mul_ln73_13_fu_211_p2[21:9]}};

assign trunc_ln42_12_fu_1467_p4 = {{mul_ln73_14_fu_212_p2[21:9]}};

assign trunc_ln42_13_fu_1700_p4 = {{mul_ln73_15_fu_208_p2[21:9]}};

assign trunc_ln42_14_fu_1933_p4 = {{mul_ln73_16_fu_216_p2[21:9]}};

assign trunc_ln42_15_fu_2196_p4 = {{mul_ln73_17_fu_213_p2[21:9]}};

assign trunc_ln42_16_fu_2429_p4 = {{mul_ln73_18_fu_217_p2[21:9]}};

assign trunc_ln42_17_fu_2662_p4 = {{mul_ln73_19_fu_209_p2[21:9]}};

assign trunc_ln42_18_fu_2895_p4 = {{mul_ln73_20_fu_214_p2[21:9]}};

assign trunc_ln42_19_fu_3128_p4 = {{mul_ln73_21_fu_219_p2[21:9]}};

assign trunc_ln42_20_fu_3361_p4 = {{mul_ln73_22_fu_210_p2[21:9]}};

assign trunc_ln42_23_fu_1027_p1 = mul_ln73_12_fu_218_p2[7:0];

assign trunc_ln42_24_fu_1260_p1 = mul_ln73_13_fu_211_p2[7:0];

assign trunc_ln42_25_fu_1493_p1 = mul_ln73_14_fu_212_p2[7:0];

assign trunc_ln42_26_fu_1726_p1 = mul_ln73_15_fu_208_p2[7:0];

assign trunc_ln42_27_fu_1959_p1 = mul_ln73_16_fu_216_p2[7:0];

assign trunc_ln42_28_fu_2222_p1 = mul_ln73_17_fu_213_p2[7:0];

assign trunc_ln42_29_fu_2455_p1 = mul_ln73_18_fu_217_p2[7:0];

assign trunc_ln42_30_fu_2688_p1 = mul_ln73_19_fu_209_p2[7:0];

assign trunc_ln42_31_fu_2921_p1 = mul_ln73_20_fu_214_p2[7:0];

assign trunc_ln42_32_fu_3154_p1 = mul_ln73_21_fu_219_p2[7:0];

assign trunc_ln42_33_fu_3387_p1 = mul_ln73_22_fu_210_p2[7:0];

assign trunc_ln42_fu_794_p1 = mul_ln73_fu_215_p2[7:0];

assign trunc_ln42_s_fu_1001_p4 = {{mul_ln73_12_fu_218_p2[21:9]}};

assign trunc_ln_fu_768_p4 = {{mul_ln73_fu_215_p2[21:9]}};

assign xor_ln42_100_fu_2073_p2 = (tmp_1056_fu_2065_p3 ^ 1'd1);

assign xor_ln42_101_fu_2336_p2 = (tmp_1062_fu_2328_p3 ^ 1'd1);

assign xor_ln42_102_fu_2569_p2 = (tmp_1068_fu_2561_p3 ^ 1'd1);

assign xor_ln42_103_fu_2802_p2 = (tmp_1074_fu_2794_p3 ^ 1'd1);

assign xor_ln42_104_fu_3035_p2 = (tmp_1080_fu_3027_p3 ^ 1'd1);

assign xor_ln42_105_fu_3268_p2 = (tmp_1086_fu_3260_p3 ^ 1'd1);

assign xor_ln42_106_fu_3501_p2 = (tmp_1092_fu_3493_p3 ^ 1'd1);

assign xor_ln42_48_fu_934_p2 = (select_ln42_fu_892_p3 ^ 1'd1);

assign xor_ln42_49_fu_946_p2 = (tmp_fu_760_p3 ^ 1'd1);

assign xor_ln42_50_fu_970_p2 = (or_ln42_71_fu_964_p2 ^ 1'd1);

assign xor_ln42_51_fu_1075_p2 = (tmp_1031_fu_1067_p3 ^ 1'd1);

assign xor_ln42_52_fu_1167_p2 = (select_ln42_51_fu_1125_p3 ^ 1'd1);

assign xor_ln42_53_fu_1179_p2 = (tmp_1027_fu_993_p3 ^ 1'd1);

assign xor_ln42_54_fu_1203_p2 = (or_ln42_72_fu_1197_p2 ^ 1'd1);

assign xor_ln42_55_fu_1308_p2 = (tmp_1037_fu_1300_p3 ^ 1'd1);

assign xor_ln42_56_fu_1400_p2 = (select_ln42_55_fu_1358_p3 ^ 1'd1);

assign xor_ln42_57_fu_1412_p2 = (tmp_1033_fu_1226_p3 ^ 1'd1);

assign xor_ln42_58_fu_1436_p2 = (or_ln42_73_fu_1430_p2 ^ 1'd1);

assign xor_ln42_59_fu_1541_p2 = (tmp_1043_fu_1533_p3 ^ 1'd1);

assign xor_ln42_60_fu_1633_p2 = (select_ln42_59_fu_1591_p3 ^ 1'd1);

assign xor_ln42_61_fu_1645_p2 = (tmp_1039_fu_1459_p3 ^ 1'd1);

assign xor_ln42_62_fu_1669_p2 = (or_ln42_74_fu_1663_p2 ^ 1'd1);

assign xor_ln42_63_fu_1774_p2 = (tmp_1049_fu_1766_p3 ^ 1'd1);

assign xor_ln42_64_fu_1866_p2 = (select_ln42_63_fu_1824_p3 ^ 1'd1);

assign xor_ln42_65_fu_1878_p2 = (tmp_1045_fu_1692_p3 ^ 1'd1);

assign xor_ln42_66_fu_1902_p2 = (or_ln42_75_fu_1896_p2 ^ 1'd1);

assign xor_ln42_67_fu_2007_p2 = (tmp_1055_fu_1999_p3 ^ 1'd1);

assign xor_ln42_68_fu_2099_p2 = (select_ln42_67_fu_2057_p3 ^ 1'd1);

assign xor_ln42_69_fu_2111_p2 = (tmp_1051_fu_1925_p3 ^ 1'd1);

assign xor_ln42_70_fu_2135_p2 = (or_ln42_76_fu_2129_p2 ^ 1'd1);

assign xor_ln42_71_fu_2270_p2 = (tmp_1061_fu_2262_p3 ^ 1'd1);

assign xor_ln42_72_fu_2362_p2 = (select_ln42_71_fu_2320_p3 ^ 1'd1);

assign xor_ln42_73_fu_2374_p2 = (tmp_1057_fu_2188_p3 ^ 1'd1);

assign xor_ln42_74_fu_2398_p2 = (or_ln42_77_fu_2392_p2 ^ 1'd1);

assign xor_ln42_75_fu_2503_p2 = (tmp_1067_fu_2495_p3 ^ 1'd1);

assign xor_ln42_76_fu_2595_p2 = (select_ln42_75_fu_2553_p3 ^ 1'd1);

assign xor_ln42_77_fu_2607_p2 = (tmp_1063_fu_2421_p3 ^ 1'd1);

assign xor_ln42_78_fu_2631_p2 = (or_ln42_78_fu_2625_p2 ^ 1'd1);

assign xor_ln42_79_fu_2736_p2 = (tmp_1073_fu_2728_p3 ^ 1'd1);

assign xor_ln42_80_fu_2828_p2 = (select_ln42_79_fu_2786_p3 ^ 1'd1);

assign xor_ln42_81_fu_2840_p2 = (tmp_1069_fu_2654_p3 ^ 1'd1);

assign xor_ln42_82_fu_2864_p2 = (or_ln42_79_fu_2858_p2 ^ 1'd1);

assign xor_ln42_83_fu_2969_p2 = (tmp_1079_fu_2961_p3 ^ 1'd1);

assign xor_ln42_84_fu_3061_p2 = (select_ln42_83_fu_3019_p3 ^ 1'd1);

assign xor_ln42_85_fu_3073_p2 = (tmp_1075_fu_2887_p3 ^ 1'd1);

assign xor_ln42_86_fu_3097_p2 = (or_ln42_80_fu_3091_p2 ^ 1'd1);

assign xor_ln42_87_fu_3202_p2 = (tmp_1085_fu_3194_p3 ^ 1'd1);

assign xor_ln42_88_fu_3294_p2 = (select_ln42_87_fu_3252_p3 ^ 1'd1);

assign xor_ln42_89_fu_3306_p2 = (tmp_1081_fu_3120_p3 ^ 1'd1);

assign xor_ln42_90_fu_3330_p2 = (or_ln42_81_fu_3324_p2 ^ 1'd1);

assign xor_ln42_91_fu_3435_p2 = (tmp_1091_fu_3427_p3 ^ 1'd1);

assign xor_ln42_92_fu_3527_p2 = (select_ln42_91_fu_3485_p3 ^ 1'd1);

assign xor_ln42_93_fu_3539_p2 = (tmp_1087_fu_3353_p3 ^ 1'd1);

assign xor_ln42_94_fu_3563_p2 = (or_ln42_82_fu_3557_p2 ^ 1'd1);

assign xor_ln42_95_fu_908_p2 = (tmp_1026_fu_900_p3 ^ 1'd1);

assign xor_ln42_96_fu_1141_p2 = (tmp_1032_fu_1133_p3 ^ 1'd1);

assign xor_ln42_97_fu_1374_p2 = (tmp_1038_fu_1366_p3 ^ 1'd1);

assign xor_ln42_98_fu_1607_p2 = (tmp_1044_fu_1599_p3 ^ 1'd1);

assign xor_ln42_99_fu_1840_p2 = (tmp_1050_fu_1832_p3 ^ 1'd1);

assign xor_ln42_fu_842_p2 = (tmp_1025_fu_834_p3 ^ 1'd1);

assign xor_ln58_24_fu_3785_p2 = (tmp_1094_fu_3765_p3 ^ 1'd1);

assign xor_ln58_25_fu_3797_p2 = (tmp_1094_fu_3765_p3 ^ tmp_1093_fu_3757_p3);

assign xor_ln58_26_fu_3803_p2 = (xor_ln58_25_fu_3797_p2 ^ 1'd1);

assign xor_ln58_27_fu_3875_p2 = (tmp_1095_fu_3859_p3 ^ 1'd1);

assign xor_ln58_28_fu_3887_p2 = (tmp_1096_fu_3867_p3 ^ 1'd1);

assign xor_ln58_29_fu_3899_p2 = (tmp_1096_fu_3867_p3 ^ tmp_1095_fu_3859_p3);

assign xor_ln58_30_fu_3905_p2 = (xor_ln58_29_fu_3899_p2 ^ 1'd1);

assign xor_ln58_31_fu_3977_p2 = (tmp_1097_fu_3961_p3 ^ 1'd1);

assign xor_ln58_32_fu_3989_p2 = (tmp_1098_fu_3969_p3 ^ 1'd1);

assign xor_ln58_33_fu_4001_p2 = (tmp_1098_fu_3969_p3 ^ tmp_1097_fu_3961_p3);

assign xor_ln58_34_fu_4007_p2 = (xor_ln58_33_fu_4001_p2 ^ 1'd1);

assign xor_ln58_35_fu_4079_p2 = (tmp_1099_fu_4063_p3 ^ 1'd1);

assign xor_ln58_36_fu_4091_p2 = (tmp_1100_fu_4071_p3 ^ 1'd1);

assign xor_ln58_37_fu_4103_p2 = (tmp_1100_fu_4071_p3 ^ tmp_1099_fu_4063_p3);

assign xor_ln58_38_fu_4109_p2 = (xor_ln58_37_fu_4103_p2 ^ 1'd1);

assign xor_ln58_39_fu_4181_p2 = (tmp_1101_fu_4165_p3 ^ 1'd1);

assign xor_ln58_40_fu_4193_p2 = (tmp_1102_fu_4173_p3 ^ 1'd1);

assign xor_ln58_41_fu_4205_p2 = (tmp_1102_fu_4173_p3 ^ tmp_1101_fu_4165_p3);

assign xor_ln58_42_fu_4211_p2 = (xor_ln58_41_fu_4205_p2 ^ 1'd1);

assign xor_ln58_43_fu_4283_p2 = (tmp_1103_fu_4267_p3 ^ 1'd1);

assign xor_ln58_44_fu_4295_p2 = (tmp_1104_fu_4275_p3 ^ 1'd1);

assign xor_ln58_45_fu_4307_p2 = (tmp_1104_fu_4275_p3 ^ tmp_1103_fu_4267_p3);

assign xor_ln58_46_fu_4313_p2 = (xor_ln58_45_fu_4307_p2 ^ 1'd1);

assign xor_ln58_fu_3773_p2 = (tmp_1093_fu_3757_p3 ^ 1'd1);

assign zext_ln42_12_fu_1057_p1 = and_ln42_90_fu_1051_p2;

assign zext_ln42_13_fu_1290_p1 = and_ln42_97_fu_1284_p2;

assign zext_ln42_14_fu_1523_p1 = and_ln42_104_fu_1517_p2;

assign zext_ln42_15_fu_1756_p1 = and_ln42_111_fu_1750_p2;

assign zext_ln42_16_fu_1989_p1 = and_ln42_118_fu_1983_p2;

assign zext_ln42_17_fu_2252_p1 = and_ln42_125_fu_2246_p2;

assign zext_ln42_18_fu_2485_p1 = and_ln42_132_fu_2479_p2;

assign zext_ln42_19_fu_2718_p1 = and_ln42_139_fu_2712_p2;

assign zext_ln42_20_fu_2951_p1 = and_ln42_146_fu_2945_p2;

assign zext_ln42_21_fu_3184_p1 = and_ln42_153_fu_3178_p2;

assign zext_ln42_22_fu_3417_p1 = and_ln42_160_fu_3411_p2;

assign zext_ln42_fu_824_p1 = and_ln42_fu_818_p2;

endmodule //myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s
