{
  "module_name": "smsc9420.h",
  "hash_id": "5fcc7cbd6117cd428b0c4af4a5a7ab0c7f7c79d2252ba0c6878f3e962e4314f1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/smsc/smsc9420.h",
  "human_readable_source": " \n  \n\n#ifndef _SMSC9420_H\n#define _SMSC9420_H\n\n#define TX_RING_SIZE\t\t\t(32)\n#define RX_RING_SIZE\t\t\t(128)\n\n \n#define INT_DEAS_TIME\t\t\t(50)\n\n#define SMSC_BAR\t\t\t(3)\n\n#ifdef __BIG_ENDIAN\n \n#define LAN9420_CPSR_ENDIAN_OFFSET\t(0x200)\n#else\n#define LAN9420_CPSR_ENDIAN_OFFSET\t(0)\n#endif\n\n#define PCI_VENDOR_ID_9420\t\t(0x1055)\n#define PCI_DEVICE_ID_9420\t\t(0xE420)\n\n#define LAN_REGISTER_EXTENT\t\t(0x400)\n\n#define SMSC9420_EEPROM_SIZE\t\t((u32)11)\n#define SMSC9420_EEPROM_MAGIC\t\t(0x9420)\n\n#define PKT_BUF_SZ\t\t\t(VLAN_ETH_FRAME_LEN + NET_IP_ALIGN + 4)\n\n \n \n \n#define BUS_MODE\t\t\t(0x00)\n#define BUS_MODE_SWR_\t\t\t(BIT(0))\n#define BUS_MODE_DMA_BURST_LENGTH_1\t(BIT(8))\n#define BUS_MODE_DMA_BURST_LENGTH_2\t(BIT(9))\n#define BUS_MODE_DMA_BURST_LENGTH_4\t(BIT(10))\n#define BUS_MODE_DMA_BURST_LENGTH_8\t(BIT(11))\n#define BUS_MODE_DMA_BURST_LENGTH_16\t(BIT(12))\n#define BUS_MODE_DMA_BURST_LENGTH_32\t(BIT(13))\n#define BUS_MODE_DBO_\t\t\t(BIT(20))\n\n#define TX_POLL_DEMAND\t\t\t(0x04)\n\n#define RX_POLL_DEMAND\t\t\t(0x08)\n\n#define RX_BASE_ADDR\t\t\t(0x0C)\n\n#define TX_BASE_ADDR\t\t\t(0x10)\n\n#define DMAC_STATUS\t\t\t(0x14)\n#define DMAC_STS_TS_\t\t\t(7 << 20)\n#define DMAC_STS_RS_ \t\t\t(7 << 17)\n#define DMAC_STS_NIS_\t\t\t(BIT(16))\n#define DMAC_STS_AIS_\t\t\t(BIT(15))\n#define DMAC_STS_RWT_\t\t\t(BIT(9))\n#define DMAC_STS_RXPS_\t\t\t(BIT(8))\n#define DMAC_STS_RXBU_\t\t\t(BIT(7))\n#define DMAC_STS_RX_\t\t\t(BIT(6))\n#define DMAC_STS_TXUNF_\t\t\t(BIT(5))\n#define DMAC_STS_TXBU_\t\t\t(BIT(2))\n#define DMAC_STS_TXPS_\t\t\t(BIT(1))\n#define DMAC_STS_TX_\t\t\t(BIT(0))\n\n#define DMAC_CONTROL\t\t\t(0x18)\n#define DMAC_CONTROL_TTM_\t\t(BIT(22))\n#define DMAC_CONTROL_SF_\t\t(BIT(21))\n#define DMAC_CONTROL_ST_\t\t(BIT(13))\n#define DMAC_CONTROL_OSF_\t\t(BIT(2))\n#define DMAC_CONTROL_SR_\t\t(BIT(1))\n\n#define DMAC_INTR_ENA\t\t\t(0x1C)\n#define DMAC_INTR_ENA_NIS_\t\t(BIT(16))\n#define DMAC_INTR_ENA_AIS_\t\t(BIT(15))\n#define DMAC_INTR_ENA_RWT_\t\t(BIT(9))\n#define DMAC_INTR_ENA_RXPS_\t\t(BIT(8))\n#define DMAC_INTR_ENA_RXBU_\t\t(BIT(7))\n#define DMAC_INTR_ENA_RX_\t\t(BIT(6))\n#define DMAC_INTR_ENA_TXBU_\t\t(BIT(2))\n#define DMAC_INTR_ENA_TXPS_\t\t(BIT(1))\n#define DMAC_INTR_ENA_TX_\t\t(BIT(0))\n\n#define MISS_FRAME_CNTR\t\t\t(0x20)\n\n#define TX_BUFF_ADDR\t\t\t(0x50)\n\n#define RX_BUFF_ADDR\t\t\t(0x54)\n\n \n#define TDES0_OWN_\t\t\t(0x80000000)\n#define TDES0_ERROR_SUMMARY_\t\t(0x00008000)\n#define TDES0_LOSS_OF_CARRIER_\t\t(0x00000800)\n#define TDES0_NO_CARRIER_\t\t(0x00000400)\n#define TDES0_LATE_COLLISION_\t\t(0x00000200)\n#define TDES0_EXCESSIVE_COLLISIONS_\t(0x00000100)\n#define TDES0_HEARTBEAT_FAIL_\t\t(0x00000080)\n#define TDES0_COLLISION_COUNT_MASK_\t(0x00000078)\n#define TDES0_COLLISION_COUNT_SHFT_\t(3)\n#define TDES0_EXCESSIVE_DEFERRAL_\t(0x00000004)\n#define TDES0_DEFERRED_\t\t\t(0x00000001)\n\n#define TDES1_IC_\t\t\t0x80000000\n#define TDES1_LS_\t\t\t0x40000000\n#define TDES1_FS_\t\t\t0x20000000\n#define TDES1_TXCSEN_\t\t\t0x08000000\n#define TDES1_TER_\t\t\t(BIT(25))\n#define TDES1_TCH_\t\t\t0x01000000\n\n \n#define RDES0_OWN_\t\t\t(0x80000000)\n#define RDES0_FRAME_LENGTH_MASK_\t(0x07FF0000)\n#define RDES0_FRAME_LENGTH_SHFT_\t(16)\n#define RDES0_ERROR_SUMMARY_\t\t(0x00008000)\n#define RDES0_DESCRIPTOR_ERROR_\t\t(0x00004000)\n#define RDES0_LENGTH_ERROR_\t\t(0x00001000)\n#define RDES0_RUNT_FRAME_\t\t(0x00000800)\n#define RDES0_MULTICAST_FRAME_\t\t(0x00000400)\n#define RDES0_FIRST_DESCRIPTOR_\t\t(0x00000200)\n#define RDES0_LAST_DESCRIPTOR_\t\t(0x00000100)\n#define RDES0_FRAME_TOO_LONG_\t\t(0x00000080)\n#define RDES0_COLLISION_SEEN_\t\t(0x00000040)\n#define RDES0_FRAME_TYPE_\t\t(0x00000020)\n#define RDES0_WATCHDOG_TIMEOUT_\t\t(0x00000010)\n#define RDES0_MII_ERROR_\t\t(0x00000008)\n#define RDES0_DRIBBLING_BIT_\t\t(0x00000004)\n#define RDES0_CRC_ERROR_\t\t(0x00000002)\n\n \n#define RDES1_RER_\t\t\t(0x02000000)\n\n \n \n \n#define MAC_CR\t\t\t\t(0x80)\n#define MAC_CR_RXALL_\t\t\t(0x80000000)\n#define MAC_CR_DIS_RXOWN_\t\t(0x00800000)\n#define MAC_CR_LOOPBK_\t\t\t(0x00200000)\n#define MAC_CR_FDPX_\t\t\t(0x00100000)\n#define MAC_CR_MCPAS_\t\t\t(0x00080000)\n#define MAC_CR_PRMS_\t\t\t(0x00040000)\n#define MAC_CR_INVFILT_\t\t\t(0x00020000)\n#define MAC_CR_PASSBAD_\t\t\t(0x00010000)\n#define MAC_CR_HFILT_\t\t\t(0x00008000)\n#define MAC_CR_HPFILT_\t\t\t(0x00002000)\n#define MAC_CR_LCOLL_\t\t\t(0x00001000)\n#define MAC_CR_DIS_BCAST_\t\t(0x00000800)\n#define MAC_CR_DIS_RTRY_\t\t(0x00000400)\n#define MAC_CR_PADSTR_\t\t\t(0x00000100)\n#define MAC_CR_BOLMT_MSK\t\t(0x000000C0)\n#define MAC_CR_MFCHK_\t\t\t(0x00000020)\n#define MAC_CR_TXEN_\t\t\t(0x00000008)\n#define MAC_CR_RXEN_\t\t\t(0x00000004)\n\n#define ADDRH\t\t\t\t(0x84)\n\n#define ADDRL\t\t\t\t(0x88)\n\n#define HASHH\t\t\t\t(0x8C)\n\n#define HASHL\t\t\t\t(0x90)\n\n#define MII_ACCESS\t\t\t(0x94)\n#define MII_ACCESS_MII_BUSY_\t\t(0x00000001)\n#define MII_ACCESS_MII_WRITE_\t\t(0x00000002)\n#define MII_ACCESS_MII_READ_\t\t(0x00000000)\n#define MII_ACCESS_INDX_MSK_\t\t(0x000007C0)\n#define MII_ACCESS_PHYADDR_MSK_\t\t(0x0000F8C0)\n#define MII_ACCESS_INDX_SHFT_CNT\t(6)\n#define MII_ACCESS_PHYADDR_SHFT_CNT\t(11)\n\n#define MII_DATA\t\t\t(0x98)\n\n#define FLOW\t\t\t\t(0x9C)\n\n#define VLAN1\t\t\t\t(0xA0)\n\n#define VLAN2\t\t\t\t(0xA4)\n\n#define WUFF\t\t\t\t(0xA8)\n\n#define WUCSR\t\t\t\t(0xAC)\n\n#define COE_CR\t\t\t\t(0xB0)\n#define TX_COE_EN\t\t\t(0x00010000)\n#define RX_COE_MODE\t\t\t(0x00000002)\n#define RX_COE_EN\t\t\t(0x00000001)\n\n \n \n \n#define ID_REV\t\t\t\t(0xC0)\n\n#define INT_CTL\t\t\t\t(0xC4)\n#define INT_CTL_SW_INT_EN_\t\t(0x00008000)\n#define INT_CTL_SBERR_INT_EN_\t\t(1 << 12)\n#define INT_CTL_MBERR_INT_EN_\t\t(1 << 13)\n#define INT_CTL_GPT_INT_EN_\t\t(0x00000008)\n#define INT_CTL_PHY_INT_EN_\t\t(0x00000004)\n#define INT_CTL_WAKE_INT_EN_\t\t(0x00000002)\n\n#define INT_STAT\t\t\t(0xC8)\n#define INT_STAT_SW_INT_\t\t(1 << 15)\n#define INT_STAT_MBERR_INT_\t\t(1 << 13)\n#define INT_STAT_SBERR_INT_\t\t(1 << 12)\n#define INT_STAT_GPT_INT_\t\t(1 << 3)\n#define INT_STAT_PHY_INT_\t\t(0x00000004)\n#define INT_STAT_WAKE_INT_\t\t(0x00000002)\n#define INT_STAT_DMAC_INT_\t\t(0x00000001)\n\n#define INT_CFG\t\t\t\t(0xCC)\n#define INT_CFG_IRQ_INT_\t\t(0x00080000)\n#define INT_CFG_IRQ_EN_\t\t\t(0x00040000)\n#define INT_CFG_INT_DEAS_CLR_\t\t(0x00000200)\n#define INT_CFG_INT_DEAS_MASK\t\t(0x000000FF)\n\n#define GPIO_CFG\t\t\t(0xD0)\n#define GPIO_CFG_LED_3_\t\t\t(0x40000000)\n#define GPIO_CFG_LED_2_\t\t\t(0x20000000)\n#define GPIO_CFG_LED_1_\t\t\t(0x10000000)\n#define GPIO_CFG_EEPR_EN_\t\t(0x00700000)\n\n#define GPT_CFG\t\t\t\t(0xD4)\n#define GPT_CFG_TIMER_EN_\t\t(0x20000000)\n\n#define GPT_CNT\t\t\t\t(0xD8)\n\n#define BUS_CFG\t\t\t\t(0xDC)\n#define BUS_CFG_RXTXWEIGHT_1_1\t\t(0 << 25)\n#define BUS_CFG_RXTXWEIGHT_2_1\t\t(1 << 25)\n#define BUS_CFG_RXTXWEIGHT_3_1\t\t(2 << 25)\n#define BUS_CFG_RXTXWEIGHT_4_1\t\t(3 << 25)\n\n#define PMT_CTRL\t\t\t(0xE0)\n\n#define FREE_RUN\t\t\t(0xF4)\n\n#define E2P_CMD\t\t\t\t(0xF8)\n#define E2P_CMD_EPC_BUSY_\t\t(0x80000000)\n#define E2P_CMD_EPC_CMD_\t\t(0x70000000)\n#define E2P_CMD_EPC_CMD_READ_\t\t(0x00000000)\n#define E2P_CMD_EPC_CMD_EWDS_\t\t(0x10000000)\n#define E2P_CMD_EPC_CMD_EWEN_\t\t(0x20000000)\n#define E2P_CMD_EPC_CMD_WRITE_\t\t(0x30000000)\n#define E2P_CMD_EPC_CMD_WRAL_\t\t(0x40000000)\n#define E2P_CMD_EPC_CMD_ERASE_\t\t(0x50000000)\n#define E2P_CMD_EPC_CMD_ERAL_\t\t(0x60000000)\n#define E2P_CMD_EPC_CMD_RELOAD_\t\t(0x70000000)\n#define E2P_CMD_EPC_TIMEOUT_\t\t(0x00000200)\n#define E2P_CMD_MAC_ADDR_LOADED_\t(0x00000100)\n#define E2P_CMD_EPC_ADDR_\t\t(0x000000FF)\n\n#define E2P_DATA\t\t\t(0xFC)\n#define E2P_DATA_EEPROM_DATA_\t\t(0x000000FF)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}