digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:or1200_flat"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:clk"];
	4 -> 5;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:rst"];
	17 -> 18;
	29 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  OUTPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:ic_en"];
	30 -> 31;
	42 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  OUTPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:icpu_adr_o"];
	43 -> 44;
	45 [label="NUMBERS DEC:31"];
	43 -> 45;
	46 [label="NUMBERS DEC:0"];
	43 -> 46;
	55 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 55;
	56 [label="VAR_DECLARE  OUTPUT"];
	55 -> 56;
	57 [label="IDENTIFIERS:icpu_cycstb_o"];
	56 -> 57;
	68 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 68;
	69 [label="VAR_DECLARE  OUTPUT"];
	68 -> 69;
	70 [label="IDENTIFIERS:icpu_sel_o"];
	69 -> 70;
	71 [label="NUMBERS DEC:3"];
	69 -> 71;
	72 [label="NUMBERS DEC:0"];
	69 -> 72;
	81 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 81;
	82 [label="VAR_DECLARE  OUTPUT"];
	81 -> 82;
	83 [label="IDENTIFIERS:icpu_tag_o"];
	82 -> 83;
	84 [label="NUMBERS DEC:3"];
	82 -> 84;
	85 [label="NUMBERS DEC:0"];
	82 -> 85;
	94 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 94;
	95 [label="VAR_DECLARE  INPUT"];
	94 -> 95;
	96 [label="IDENTIFIERS:icpu_dat_i"];
	95 -> 96;
	97 [label="NUMBERS DEC:31"];
	95 -> 97;
	98 [label="NUMBERS DEC:0"];
	95 -> 98;
	107 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 107;
	108 [label="VAR_DECLARE  INPUT"];
	107 -> 108;
	109 [label="IDENTIFIERS:icpu_ack_i"];
	108 -> 109;
	120 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 120;
	121 [label="VAR_DECLARE  INPUT"];
	120 -> 121;
	122 [label="IDENTIFIERS:icpu_rty_i"];
	121 -> 122;
	133 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 133;
	134 [label="VAR_DECLARE  INPUT"];
	133 -> 134;
	135 [label="IDENTIFIERS:icpu_err_i"];
	134 -> 135;
	146 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 146;
	147 [label="VAR_DECLARE  INPUT"];
	146 -> 147;
	148 [label="IDENTIFIERS:icpu_adr_i"];
	147 -> 148;
	149 [label="NUMBERS DEC:31"];
	147 -> 149;
	150 [label="NUMBERS DEC:0"];
	147 -> 150;
	159 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 159;
	160 [label="VAR_DECLARE  INPUT"];
	159 -> 160;
	161 [label="IDENTIFIERS:icpu_tag_i"];
	160 -> 161;
	162 [label="NUMBERS DEC:3"];
	160 -> 162;
	163 [label="NUMBERS DEC:0"];
	160 -> 163;
	172 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 172;
	173 [label="VAR_DECLARE  OUTPUT"];
	172 -> 173;
	174 [label="IDENTIFIERS:immu_en"];
	173 -> 174;
	185 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 185;
	186 [label="VAR_DECLARE  OUTPUT"];
	185 -> 186;
	187 [label="IDENTIFIERS:ex_insn"];
	186 -> 187;
	188 [label="NUMBERS DEC:31"];
	186 -> 188;
	189 [label="NUMBERS DEC:0"];
	186 -> 189;
	198 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 198;
	199 [label="VAR_DECLARE  OUTPUT"];
	198 -> 199;
	200 [label="IDENTIFIERS:ex_freeze"];
	199 -> 200;
	211 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 211;
	212 [label="VAR_DECLARE  OUTPUT"];
	211 -> 212;
	213 [label="IDENTIFIERS:id_pc"];
	212 -> 213;
	214 [label="NUMBERS DEC:31"];
	212 -> 214;
	215 [label="NUMBERS DEC:0"];
	212 -> 215;
	224 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 224;
	225 [label="VAR_DECLARE  OUTPUT"];
	224 -> 225;
	226 [label="IDENTIFIERS:branch_op"];
	225 -> 226;
	227 [label="NUMBERS LONG_LONG:2"];
	225 -> 227;
	228 [label="NUMBERS DEC:0"];
	225 -> 228;
	237 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 237;
	238 [label="VAR_DECLARE  OUTPUT"];
	237 -> 238;
	239 [label="IDENTIFIERS:spr_dat_npc"];
	238 -> 239;
	240 [label="NUMBERS LONG_LONG:31"];
	238 -> 240;
	241 [label="NUMBERS DEC:0"];
	238 -> 241;
	250 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 250;
	251 [label="VAR_DECLARE  OUTPUT"];
	250 -> 251;
	252 [label="IDENTIFIERS:rf_dataw"];
	251 -> 252;
	253 [label="NUMBERS LONG_LONG:31"];
	251 -> 253;
	254 [label="NUMBERS DEC:0"];
	251 -> 254;
	263 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 263;
	264 [label="VAR_DECLARE  INPUT"];
	263 -> 264;
	265 [label="IDENTIFIERS:du_stall"];
	264 -> 265;
	276 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 276;
	277 [label="VAR_DECLARE  INPUT"];
	276 -> 277;
	278 [label="IDENTIFIERS:du_addr"];
	277 -> 278;
	279 [label="NUMBERS LONG_LONG:31"];
	277 -> 279;
	280 [label="NUMBERS DEC:0"];
	277 -> 280;
	289 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 289;
	290 [label="VAR_DECLARE  INPUT"];
	289 -> 290;
	291 [label="IDENTIFIERS:du_dat_du"];
	290 -> 291;
	292 [label="NUMBERS LONG_LONG:31"];
	290 -> 292;
	293 [label="NUMBERS DEC:0"];
	290 -> 293;
	302 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 302;
	303 [label="VAR_DECLARE  INPUT"];
	302 -> 303;
	304 [label="IDENTIFIERS:du_read"];
	303 -> 304;
	315 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 315;
	316 [label="VAR_DECLARE  INPUT"];
	315 -> 316;
	317 [label="IDENTIFIERS:du_write"];
	316 -> 317;
	328 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 328;
	329 [label="VAR_DECLARE  INPUT"];
	328 -> 329;
	330 [label="IDENTIFIERS:du_dsr"];
	329 -> 330;
	331 [label="NUMBERS LONG_LONG:13"];
	329 -> 331;
	332 [label="NUMBERS DEC:0"];
	329 -> 332;
	341 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 341;
	342 [label="VAR_DECLARE  INPUT"];
	341 -> 342;
	343 [label="IDENTIFIERS:du_hwbkpt"];
	342 -> 343;
	354 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 354;
	355 [label="VAR_DECLARE  OUTPUT"];
	354 -> 355;
	356 [label="IDENTIFIERS:du_except"];
	355 -> 356;
	357 [label="NUMBERS DEC:12"];
	355 -> 357;
	358 [label="NUMBERS DEC:0"];
	355 -> 358;
	367 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 367;
	368 [label="VAR_DECLARE  OUTPUT"];
	367 -> 368;
	369 [label="IDENTIFIERS:du_dat_cpu"];
	368 -> 369;
	370 [label="NUMBERS LONG_LONG:31"];
	368 -> 370;
	371 [label="NUMBERS DEC:0"];
	368 -> 371;
	380 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 380;
	381 [label="VAR_DECLARE  OUTPUT"];
	380 -> 381;
	382 [label="IDENTIFIERS:dc_en"];
	381 -> 382;
	393 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 393;
	394 [label="VAR_DECLARE  OUTPUT"];
	393 -> 394;
	395 [label="IDENTIFIERS:dcpu_adr_o"];
	394 -> 395;
	396 [label="NUMBERS DEC:31"];
	394 -> 396;
	397 [label="NUMBERS DEC:0"];
	394 -> 397;
	406 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 406;
	407 [label="VAR_DECLARE  OUTPUT"];
	406 -> 407;
	408 [label="IDENTIFIERS:dcpu_cycstb_o"];
	407 -> 408;
	419 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 419;
	420 [label="VAR_DECLARE  OUTPUT"];
	419 -> 420;
	421 [label="IDENTIFIERS:dcpu_we_o"];
	420 -> 421;
	432 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 432;
	433 [label="VAR_DECLARE  OUTPUT"];
	432 -> 433;
	434 [label="IDENTIFIERS:dcpu_sel_o"];
	433 -> 434;
	435 [label="NUMBERS DEC:3"];
	433 -> 435;
	436 [label="NUMBERS DEC:0"];
	433 -> 436;
	445 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 445;
	446 [label="VAR_DECLARE  OUTPUT"];
	445 -> 446;
	447 [label="IDENTIFIERS:dcpu_tag_o"];
	446 -> 447;
	448 [label="NUMBERS DEC:3"];
	446 -> 448;
	449 [label="NUMBERS DEC:0"];
	446 -> 449;
	458 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 458;
	459 [label="VAR_DECLARE  OUTPUT"];
	458 -> 459;
	460 [label="IDENTIFIERS:dcpu_dat_o"];
	459 -> 460;
	461 [label="NUMBERS DEC:31"];
	459 -> 461;
	462 [label="NUMBERS DEC:0"];
	459 -> 462;
	471 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 471;
	472 [label="VAR_DECLARE  INPUT"];
	471 -> 472;
	473 [label="IDENTIFIERS:dcpu_dat_i"];
	472 -> 473;
	474 [label="NUMBERS DEC:31"];
	472 -> 474;
	475 [label="NUMBERS DEC:0"];
	472 -> 475;
	484 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 484;
	485 [label="VAR_DECLARE  INPUT"];
	484 -> 485;
	486 [label="IDENTIFIERS:dcpu_ack_i"];
	485 -> 486;
	497 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 497;
	498 [label="VAR_DECLARE  INPUT"];
	497 -> 498;
	499 [label="IDENTIFIERS:dcpu_rty_i"];
	498 -> 499;
	510 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 510;
	511 [label="VAR_DECLARE  INPUT"];
	510 -> 511;
	512 [label="IDENTIFIERS:dcpu_err_i"];
	511 -> 512;
	523 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 523;
	524 [label="VAR_DECLARE  INPUT"];
	523 -> 524;
	525 [label="IDENTIFIERS:dcpu_tag_i"];
	524 -> 525;
	526 [label="NUMBERS DEC:3"];
	524 -> 526;
	527 [label="NUMBERS DEC:0"];
	524 -> 527;
	536 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 536;
	537 [label="VAR_DECLARE  OUTPUT"];
	536 -> 537;
	538 [label="IDENTIFIERS:dmmu_en"];
	537 -> 538;
	549 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 549;
	550 [label="VAR_DECLARE  INPUT"];
	549 -> 550;
	551 [label="IDENTIFIERS:sig_int"];
	550 -> 551;
	562 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 562;
	563 [label="VAR_DECLARE  INPUT"];
	562 -> 563;
	564 [label="IDENTIFIERS:sig_tick"];
	563 -> 564;
	575 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 575;
	576 [label="VAR_DECLARE  OUTPUT"];
	575 -> 576;
	577 [label="IDENTIFIERS:supv"];
	576 -> 577;
	588 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 588;
	589 [label="VAR_DECLARE  OUTPUT"];
	588 -> 589;
	590 [label="IDENTIFIERS:spr_addr"];
	589 -> 590;
	591 [label="NUMBERS LONG_LONG:31"];
	589 -> 591;
	592 [label="NUMBERS DEC:0"];
	589 -> 592;
	601 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 601;
	602 [label="VAR_DECLARE  OUTPUT"];
	601 -> 602;
	603 [label="IDENTIFIERS:spr_dat_cpu"];
	602 -> 603;
	604 [label="NUMBERS LONG_LONG:31"];
	602 -> 604;
	605 [label="NUMBERS DEC:0"];
	602 -> 605;
	614 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 614;
	615 [label="VAR_DECLARE  INPUT"];
	614 -> 615;
	616 [label="IDENTIFIERS:spr_dat_pic"];
	615 -> 616;
	617 [label="NUMBERS LONG_LONG:31"];
	615 -> 617;
	618 [label="NUMBERS DEC:0"];
	615 -> 618;
	627 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 627;
	628 [label="VAR_DECLARE  INPUT"];
	627 -> 628;
	629 [label="IDENTIFIERS:spr_dat_tt"];
	628 -> 629;
	630 [label="NUMBERS LONG_LONG:31"];
	628 -> 630;
	631 [label="NUMBERS DEC:0"];
	628 -> 631;
	640 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 640;
	641 [label="VAR_DECLARE  INPUT"];
	640 -> 641;
	642 [label="IDENTIFIERS:spr_dat_pm"];
	641 -> 642;
	643 [label="NUMBERS LONG_LONG:31"];
	641 -> 643;
	644 [label="NUMBERS DEC:0"];
	641 -> 644;
	653 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 653;
	654 [label="VAR_DECLARE  INPUT"];
	653 -> 654;
	655 [label="IDENTIFIERS:spr_dat_dmmu"];
	654 -> 655;
	656 [label="NUMBERS LONG_LONG:31"];
	654 -> 656;
	657 [label="NUMBERS DEC:0"];
	654 -> 657;
	666 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 666;
	667 [label="VAR_DECLARE  INPUT"];
	666 -> 667;
	668 [label="IDENTIFIERS:spr_dat_immu"];
	667 -> 668;
	669 [label="NUMBERS LONG_LONG:31"];
	667 -> 669;
	670 [label="NUMBERS DEC:0"];
	667 -> 670;
	679 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 679;
	680 [label="VAR_DECLARE  INPUT"];
	679 -> 680;
	681 [label="IDENTIFIERS:spr_dat_du"];
	680 -> 681;
	682 [label="NUMBERS LONG_LONG:31"];
	680 -> 682;
	683 [label="NUMBERS DEC:0"];
	680 -> 683;
	692 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 692;
	693 [label="VAR_DECLARE  OUTPUT"];
	692 -> 693;
	694 [label="IDENTIFIERS:spr_cs"];
	693 -> 694;
	695 [label="NUMBERS DEC:31"];
	693 -> 695;
	696 [label="NUMBERS DEC:0"];
	693 -> 696;
	705 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 705;
	706 [label="VAR_DECLARE  OUTPUT"];
	705 -> 706;
	707 [label="IDENTIFIERS:spr_we"];
	706 -> 707;
	718 [label="MODULE_ITEMS"];
	0 -> 718;
	719 [label="VAR_DECLARE_LIST"];
	718 -> 719;
	720 [label="VAR_DECLARE  INPUT"];
	719 -> 720;
	721 [label="IDENTIFIERS:clk"];
	720 -> 721;
	727 [label="VAR_DECLARE_LIST"];
	718 -> 727;
	728 [label="VAR_DECLARE  INPUT"];
	727 -> 728;
	729 [label="IDENTIFIERS:rst"];
	728 -> 729;
	735 [label="VAR_DECLARE_LIST"];
	718 -> 735;
	736 [label="VAR_DECLARE  OUTPUT"];
	735 -> 736;
	737 [label="IDENTIFIERS:ic_en"];
	736 -> 737;
	743 [label="VAR_DECLARE_LIST"];
	718 -> 743;
	744 [label="VAR_DECLARE  OUTPUT"];
	743 -> 744;
	745 [label="IDENTIFIERS:icpu_adr_o"];
	744 -> 745;
	746 [label="NUMBERS DEC:31"];
	744 -> 746;
	747 [label="NUMBERS DEC:0"];
	744 -> 747;
	751 [label="VAR_DECLARE_LIST"];
	718 -> 751;
	752 [label="VAR_DECLARE  OUTPUT"];
	751 -> 752;
	753 [label="IDENTIFIERS:icpu_cycstb_o"];
	752 -> 753;
	759 [label="VAR_DECLARE_LIST"];
	718 -> 759;
	760 [label="VAR_DECLARE  OUTPUT"];
	759 -> 760;
	761 [label="IDENTIFIERS:icpu_sel_o"];
	760 -> 761;
	762 [label="NUMBERS DEC:3"];
	760 -> 762;
	763 [label="NUMBERS DEC:0"];
	760 -> 763;
	767 [label="VAR_DECLARE_LIST"];
	718 -> 767;
	768 [label="VAR_DECLARE  OUTPUT"];
	767 -> 768;
	769 [label="IDENTIFIERS:icpu_tag_o"];
	768 -> 769;
	770 [label="NUMBERS DEC:3"];
	768 -> 770;
	771 [label="NUMBERS DEC:0"];
	768 -> 771;
	775 [label="VAR_DECLARE_LIST"];
	718 -> 775;
	776 [label="VAR_DECLARE  INPUT"];
	775 -> 776;
	777 [label="IDENTIFIERS:icpu_dat_i"];
	776 -> 777;
	778 [label="NUMBERS DEC:31"];
	776 -> 778;
	779 [label="NUMBERS DEC:0"];
	776 -> 779;
	783 [label="VAR_DECLARE_LIST"];
	718 -> 783;
	784 [label="VAR_DECLARE  INPUT"];
	783 -> 784;
	785 [label="IDENTIFIERS:icpu_ack_i"];
	784 -> 785;
	791 [label="VAR_DECLARE_LIST"];
	718 -> 791;
	792 [label="VAR_DECLARE  INPUT"];
	791 -> 792;
	793 [label="IDENTIFIERS:icpu_rty_i"];
	792 -> 793;
	799 [label="VAR_DECLARE_LIST"];
	718 -> 799;
	800 [label="VAR_DECLARE  INPUT"];
	799 -> 800;
	801 [label="IDENTIFIERS:icpu_err_i"];
	800 -> 801;
	807 [label="VAR_DECLARE_LIST"];
	718 -> 807;
	808 [label="VAR_DECLARE  INPUT"];
	807 -> 808;
	809 [label="IDENTIFIERS:icpu_adr_i"];
	808 -> 809;
	810 [label="NUMBERS DEC:31"];
	808 -> 810;
	811 [label="NUMBERS DEC:0"];
	808 -> 811;
	815 [label="VAR_DECLARE_LIST"];
	718 -> 815;
	816 [label="VAR_DECLARE  INPUT"];
	815 -> 816;
	817 [label="IDENTIFIERS:icpu_tag_i"];
	816 -> 817;
	818 [label="NUMBERS DEC:3"];
	816 -> 818;
	819 [label="NUMBERS DEC:0"];
	816 -> 819;
	823 [label="VAR_DECLARE_LIST"];
	718 -> 823;
	824 [label="VAR_DECLARE  OUTPUT"];
	823 -> 824;
	825 [label="IDENTIFIERS:immu_en"];
	824 -> 825;
	831 [label="VAR_DECLARE_LIST"];
	718 -> 831;
	832 [label="VAR_DECLARE  OUTPUT"];
	831 -> 832;
	833 [label="IDENTIFIERS:ex_insn"];
	832 -> 833;
	834 [label="NUMBERS DEC:31"];
	832 -> 834;
	835 [label="NUMBERS DEC:0"];
	832 -> 835;
	839 [label="VAR_DECLARE_LIST"];
	718 -> 839;
	840 [label="VAR_DECLARE  OUTPUT"];
	839 -> 840;
	841 [label="IDENTIFIERS:ex_freeze"];
	840 -> 841;
	847 [label="VAR_DECLARE_LIST"];
	718 -> 847;
	848 [label="VAR_DECLARE  OUTPUT"];
	847 -> 848;
	849 [label="IDENTIFIERS:id_pc"];
	848 -> 849;
	850 [label="NUMBERS DEC:31"];
	848 -> 850;
	851 [label="NUMBERS DEC:0"];
	848 -> 851;
	855 [label="VAR_DECLARE_LIST"];
	718 -> 855;
	856 [label="VAR_DECLARE  OUTPUT"];
	855 -> 856;
	857 [label="IDENTIFIERS:branch_op"];
	856 -> 857;
	858 [label="NUMBERS LONG_LONG:2"];
	856 -> 858;
	859 [label="NUMBERS DEC:0"];
	856 -> 859;
	863 [label="VAR_DECLARE_LIST"];
	718 -> 863;
	864 [label="VAR_DECLARE  INPUT"];
	863 -> 864;
	865 [label="IDENTIFIERS:du_stall"];
	864 -> 865;
	871 [label="VAR_DECLARE_LIST"];
	718 -> 871;
	872 [label="VAR_DECLARE  INPUT"];
	871 -> 872;
	873 [label="IDENTIFIERS:du_addr"];
	872 -> 873;
	874 [label="NUMBERS LONG_LONG:31"];
	872 -> 874;
	875 [label="NUMBERS DEC:0"];
	872 -> 875;
	879 [label="VAR_DECLARE_LIST"];
	718 -> 879;
	880 [label="VAR_DECLARE  INPUT"];
	879 -> 880;
	881 [label="IDENTIFIERS:du_dat_du"];
	880 -> 881;
	882 [label="NUMBERS LONG_LONG:31"];
	880 -> 882;
	883 [label="NUMBERS DEC:0"];
	880 -> 883;
	887 [label="VAR_DECLARE_LIST"];
	718 -> 887;
	888 [label="VAR_DECLARE  INPUT"];
	887 -> 888;
	889 [label="IDENTIFIERS:du_read"];
	888 -> 889;
	895 [label="VAR_DECLARE_LIST"];
	718 -> 895;
	896 [label="VAR_DECLARE  INPUT"];
	895 -> 896;
	897 [label="IDENTIFIERS:du_write"];
	896 -> 897;
	903 [label="VAR_DECLARE_LIST"];
	718 -> 903;
	904 [label="VAR_DECLARE  INPUT"];
	903 -> 904;
	905 [label="IDENTIFIERS:du_dsr"];
	904 -> 905;
	906 [label="NUMBERS LONG_LONG:13"];
	904 -> 906;
	907 [label="NUMBERS DEC:0"];
	904 -> 907;
	911 [label="VAR_DECLARE_LIST"];
	718 -> 911;
	912 [label="VAR_DECLARE  INPUT"];
	911 -> 912;
	913 [label="IDENTIFIERS:du_hwbkpt"];
	912 -> 913;
	919 [label="VAR_DECLARE_LIST"];
	718 -> 919;
	920 [label="VAR_DECLARE  OUTPUT"];
	919 -> 920;
	921 [label="IDENTIFIERS:du_except"];
	920 -> 921;
	922 [label="NUMBERS DEC:12"];
	920 -> 922;
	923 [label="NUMBERS DEC:0"];
	920 -> 923;
	927 [label="VAR_DECLARE_LIST"];
	718 -> 927;
	928 [label="VAR_DECLARE  OUTPUT"];
	927 -> 928;
	929 [label="IDENTIFIERS:du_dat_cpu"];
	928 -> 929;
	930 [label="NUMBERS LONG_LONG:31"];
	928 -> 930;
	931 [label="NUMBERS DEC:0"];
	928 -> 931;
	935 [label="VAR_DECLARE_LIST"];
	718 -> 935;
	936 [label="VAR_DECLARE  OUTPUT"];
	935 -> 936;
	937 [label="IDENTIFIERS:rf_dataw"];
	936 -> 937;
	938 [label="NUMBERS LONG_LONG:31"];
	936 -> 938;
	939 [label="NUMBERS DEC:0"];
	936 -> 939;
	943 [label="VAR_DECLARE_LIST"];
	718 -> 943;
	944 [label="VAR_DECLARE  OUTPUT"];
	943 -> 944;
	945 [label="IDENTIFIERS:dcpu_adr_o"];
	944 -> 945;
	946 [label="NUMBERS DEC:31"];
	944 -> 946;
	947 [label="NUMBERS DEC:0"];
	944 -> 947;
	951 [label="VAR_DECLARE_LIST"];
	718 -> 951;
	952 [label="VAR_DECLARE  OUTPUT"];
	951 -> 952;
	953 [label="IDENTIFIERS:dcpu_cycstb_o"];
	952 -> 953;
	959 [label="VAR_DECLARE_LIST"];
	718 -> 959;
	960 [label="VAR_DECLARE  OUTPUT"];
	959 -> 960;
	961 [label="IDENTIFIERS:dcpu_we_o"];
	960 -> 961;
	967 [label="VAR_DECLARE_LIST"];
	718 -> 967;
	968 [label="VAR_DECLARE  OUTPUT"];
	967 -> 968;
	969 [label="IDENTIFIERS:dcpu_sel_o"];
	968 -> 969;
	970 [label="NUMBERS DEC:3"];
	968 -> 970;
	971 [label="NUMBERS DEC:0"];
	968 -> 971;
	975 [label="VAR_DECLARE_LIST"];
	718 -> 975;
	976 [label="VAR_DECLARE  OUTPUT"];
	975 -> 976;
	977 [label="IDENTIFIERS:dcpu_tag_o"];
	976 -> 977;
	978 [label="NUMBERS DEC:3"];
	976 -> 978;
	979 [label="NUMBERS DEC:0"];
	976 -> 979;
	983 [label="VAR_DECLARE_LIST"];
	718 -> 983;
	984 [label="VAR_DECLARE  OUTPUT"];
	983 -> 984;
	985 [label="IDENTIFIERS:dcpu_dat_o"];
	984 -> 985;
	986 [label="NUMBERS DEC:31"];
	984 -> 986;
	987 [label="NUMBERS DEC:0"];
	984 -> 987;
	991 [label="VAR_DECLARE_LIST"];
	718 -> 991;
	992 [label="VAR_DECLARE  INPUT"];
	991 -> 992;
	993 [label="IDENTIFIERS:dcpu_dat_i"];
	992 -> 993;
	994 [label="NUMBERS DEC:31"];
	992 -> 994;
	995 [label="NUMBERS DEC:0"];
	992 -> 995;
	999 [label="VAR_DECLARE_LIST"];
	718 -> 999;
	1000 [label="VAR_DECLARE  INPUT"];
	999 -> 1000;
	1001 [label="IDENTIFIERS:dcpu_ack_i"];
	1000 -> 1001;
	1007 [label="VAR_DECLARE_LIST"];
	718 -> 1007;
	1008 [label="VAR_DECLARE  INPUT"];
	1007 -> 1008;
	1009 [label="IDENTIFIERS:dcpu_rty_i"];
	1008 -> 1009;
	1015 [label="VAR_DECLARE_LIST"];
	718 -> 1015;
	1016 [label="VAR_DECLARE  INPUT"];
	1015 -> 1016;
	1017 [label="IDENTIFIERS:dcpu_err_i"];
	1016 -> 1017;
	1023 [label="VAR_DECLARE_LIST"];
	718 -> 1023;
	1024 [label="VAR_DECLARE  INPUT"];
	1023 -> 1024;
	1025 [label="IDENTIFIERS:dcpu_tag_i"];
	1024 -> 1025;
	1026 [label="NUMBERS DEC:3"];
	1024 -> 1026;
	1027 [label="NUMBERS DEC:0"];
	1024 -> 1027;
	1031 [label="VAR_DECLARE_LIST"];
	718 -> 1031;
	1032 [label="VAR_DECLARE  OUTPUT"];
	1031 -> 1032;
	1033 [label="IDENTIFIERS:dc_en"];
	1032 -> 1033;
	1039 [label="VAR_DECLARE_LIST"];
	718 -> 1039;
	1040 [label="VAR_DECLARE  OUTPUT"];
	1039 -> 1040;
	1041 [label="IDENTIFIERS:dmmu_en"];
	1040 -> 1041;
	1047 [label="VAR_DECLARE_LIST"];
	718 -> 1047;
	1048 [label="VAR_DECLARE  OUTPUT"];
	1047 -> 1048;
	1049 [label="IDENTIFIERS:supv"];
	1048 -> 1049;
	1055 [label="VAR_DECLARE_LIST"];
	718 -> 1055;
	1056 [label="VAR_DECLARE  INPUT"];
	1055 -> 1056;
	1057 [label="IDENTIFIERS:spr_dat_pic"];
	1056 -> 1057;
	1058 [label="NUMBERS LONG_LONG:31"];
	1056 -> 1058;
	1059 [label="NUMBERS DEC:0"];
	1056 -> 1059;
	1063 [label="VAR_DECLARE_LIST"];
	718 -> 1063;
	1064 [label="VAR_DECLARE  INPUT"];
	1063 -> 1064;
	1065 [label="IDENTIFIERS:spr_dat_tt"];
	1064 -> 1065;
	1066 [label="NUMBERS LONG_LONG:31"];
	1064 -> 1066;
	1067 [label="NUMBERS DEC:0"];
	1064 -> 1067;
	1071 [label="VAR_DECLARE_LIST"];
	718 -> 1071;
	1072 [label="VAR_DECLARE  INPUT"];
	1071 -> 1072;
	1073 [label="IDENTIFIERS:spr_dat_pm"];
	1072 -> 1073;
	1074 [label="NUMBERS LONG_LONG:31"];
	1072 -> 1074;
	1075 [label="NUMBERS DEC:0"];
	1072 -> 1075;
	1079 [label="VAR_DECLARE_LIST"];
	718 -> 1079;
	1080 [label="VAR_DECLARE  INPUT"];
	1079 -> 1080;
	1081 [label="IDENTIFIERS:spr_dat_dmmu"];
	1080 -> 1081;
	1082 [label="NUMBERS LONG_LONG:31"];
	1080 -> 1082;
	1083 [label="NUMBERS DEC:0"];
	1080 -> 1083;
	1087 [label="VAR_DECLARE_LIST"];
	718 -> 1087;
	1088 [label="VAR_DECLARE  INPUT"];
	1087 -> 1088;
	1089 [label="IDENTIFIERS:spr_dat_immu"];
	1088 -> 1089;
	1090 [label="NUMBERS LONG_LONG:31"];
	1088 -> 1090;
	1091 [label="NUMBERS DEC:0"];
	1088 -> 1091;
	1095 [label="VAR_DECLARE_LIST"];
	718 -> 1095;
	1096 [label="VAR_DECLARE  INPUT"];
	1095 -> 1096;
	1097 [label="IDENTIFIERS:spr_dat_du"];
	1096 -> 1097;
	1098 [label="NUMBERS LONG_LONG:31"];
	1096 -> 1098;
	1099 [label="NUMBERS DEC:0"];
	1096 -> 1099;
	1103 [label="VAR_DECLARE_LIST"];
	718 -> 1103;
	1104 [label="VAR_DECLARE  OUTPUT"];
	1103 -> 1104;
	1105 [label="IDENTIFIERS:spr_addr"];
	1104 -> 1105;
	1106 [label="NUMBERS LONG_LONG:31"];
	1104 -> 1106;
	1107 [label="NUMBERS DEC:0"];
	1104 -> 1107;
	1111 [label="VAR_DECLARE_LIST"];
	718 -> 1111;
	1112 [label="VAR_DECLARE  OUTPUT"];
	1111 -> 1112;
	1113 [label="IDENTIFIERS:spr_dat_cpu"];
	1112 -> 1113;
	1114 [label="NUMBERS LONG_LONG:31"];
	1112 -> 1114;
	1115 [label="NUMBERS DEC:0"];
	1112 -> 1115;
	1119 [label="VAR_DECLARE_LIST"];
	718 -> 1119;
	1120 [label="VAR_DECLARE  OUTPUT"];
	1119 -> 1120;
	1121 [label="IDENTIFIERS:spr_dat_npc"];
	1120 -> 1121;
	1122 [label="NUMBERS LONG_LONG:31"];
	1120 -> 1122;
	1123 [label="NUMBERS DEC:0"];
	1120 -> 1123;
	1127 [label="VAR_DECLARE_LIST"];
	718 -> 1127;
	1128 [label="VAR_DECLARE  OUTPUT"];
	1127 -> 1128;
	1129 [label="IDENTIFIERS:spr_cs"];
	1128 -> 1129;
	1130 [label="NUMBERS DEC:31"];
	1128 -> 1130;
	1131 [label="NUMBERS DEC:0"];
	1128 -> 1131;
	1135 [label="VAR_DECLARE_LIST"];
	718 -> 1135;
	1136 [label="VAR_DECLARE  OUTPUT"];
	1135 -> 1136;
	1137 [label="IDENTIFIERS:spr_we"];
	1136 -> 1137;
	1143 [label="VAR_DECLARE_LIST"];
	718 -> 1143;
	1144 [label="VAR_DECLARE  INPUT"];
	1143 -> 1144;
	1145 [label="IDENTIFIERS:sig_int"];
	1144 -> 1145;
	1151 [label="VAR_DECLARE_LIST"];
	718 -> 1151;
	1152 [label="VAR_DECLARE  INPUT"];
	1151 -> 1152;
	1153 [label="IDENTIFIERS:sig_tick"];
	1152 -> 1153;
	1159 [label="VAR_DECLARE_LIST"];
	718 -> 1159;
	1160 [label="VAR_DECLARE  WIRE"];
	1159 -> 1160;
	1161 [label="IDENTIFIERS:if_insn"];
	1160 -> 1161;
	1162 [label="NUMBERS DEC:31"];
	1160 -> 1162;
	1163 [label="NUMBERS DEC:0"];
	1160 -> 1163;
	1167 [label="VAR_DECLARE_LIST"];
	718 -> 1167;
	1168 [label="VAR_DECLARE  WIRE"];
	1167 -> 1168;
	1169 [label="IDENTIFIERS:if_pc"];
	1168 -> 1169;
	1170 [label="NUMBERS DEC:31"];
	1168 -> 1170;
	1171 [label="NUMBERS DEC:0"];
	1168 -> 1171;
	1175 [label="VAR_DECLARE_LIST"];
	718 -> 1175;
	1176 [label="VAR_DECLARE  WIRE"];
	1175 -> 1176;
	1177 [label="IDENTIFIERS:lr_sav"];
	1176 -> 1177;
	1178 [label="NUMBERS DEC:31"];
	1176 -> 1178;
	1179 [label="NUMBERS DEC:2"];
	1176 -> 1179;
	1183 [label="VAR_DECLARE_LIST"];
	718 -> 1183;
	1184 [label="VAR_DECLARE  WIRE"];
	1183 -> 1184;
	1185 [label="IDENTIFIERS:rf_addrw"];
	1184 -> 1185;
	1186 [label="NUMBERS LONG_LONG:4"];
	1184 -> 1186;
	1187 [label="NUMBERS DEC:0"];
	1184 -> 1187;
	1191 [label="VAR_DECLARE_LIST"];
	718 -> 1191;
	1192 [label="VAR_DECLARE  WIRE"];
	1191 -> 1192;
	1193 [label="IDENTIFIERS:rf_addra"];
	1192 -> 1193;
	1194 [label="NUMBERS LONG_LONG:4"];
	1192 -> 1194;
	1195 [label="NUMBERS DEC:0"];
	1192 -> 1195;
	1199 [label="VAR_DECLARE_LIST"];
	718 -> 1199;
	1200 [label="VAR_DECLARE  WIRE"];
	1199 -> 1200;
	1201 [label="IDENTIFIERS:rf_addrb"];
	1200 -> 1201;
	1202 [label="NUMBERS LONG_LONG:4"];
	1200 -> 1202;
	1203 [label="NUMBERS DEC:0"];
	1200 -> 1203;
	1207 [label="VAR_DECLARE_LIST"];
	718 -> 1207;
	1208 [label="VAR_DECLARE  WIRE"];
	1207 -> 1208;
	1209 [label="IDENTIFIERS:rf_rda"];
	1208 -> 1209;
	1215 [label="VAR_DECLARE_LIST"];
	718 -> 1215;
	1216 [label="VAR_DECLARE  WIRE"];
	1215 -> 1216;
	1217 [label="IDENTIFIERS:rf_rdb"];
	1216 -> 1217;
	1223 [label="VAR_DECLARE_LIST"];
	718 -> 1223;
	1224 [label="VAR_DECLARE  WIRE"];
	1223 -> 1224;
	1225 [label="IDENTIFIERS:simm"];
	1224 -> 1225;
	1226 [label="NUMBERS LONG_LONG:31"];
	1224 -> 1226;
	1227 [label="NUMBERS DEC:0"];
	1224 -> 1227;
	1231 [label="VAR_DECLARE_LIST"];
	718 -> 1231;
	1232 [label="VAR_DECLARE  WIRE"];
	1231 -> 1232;
	1233 [label="IDENTIFIERS:branch_addrofs"];
	1232 -> 1233;
	1234 [label="NUMBERS LONG_LONG:31"];
	1232 -> 1234;
	1235 [label="NUMBERS DEC:2"];
	1232 -> 1235;
	1239 [label="VAR_DECLARE_LIST"];
	718 -> 1239;
	1240 [label="VAR_DECLARE  WIRE"];
	1239 -> 1240;
	1241 [label="IDENTIFIERS:alu_op"];
	1240 -> 1241;
	1242 [label="NUMBERS LONG_LONG:3"];
	1240 -> 1242;
	1243 [label="NUMBERS DEC:0"];
	1240 -> 1243;
	1247 [label="VAR_DECLARE_LIST"];
	718 -> 1247;
	1248 [label="VAR_DECLARE  WIRE"];
	1247 -> 1248;
	1249 [label="IDENTIFIERS:shrot_op"];
	1248 -> 1249;
	1250 [label="NUMBERS LONG_LONG:1"];
	1248 -> 1250;
	1251 [label="NUMBERS DEC:0"];
	1248 -> 1251;
	1255 [label="VAR_DECLARE_LIST"];
	718 -> 1255;
	1256 [label="VAR_DECLARE  WIRE"];
	1255 -> 1256;
	1257 [label="IDENTIFIERS:comp_op"];
	1256 -> 1257;
	1258 [label="NUMBERS LONG_LONG:3"];
	1256 -> 1258;
	1259 [label="NUMBERS DEC:0"];
	1256 -> 1259;
	1263 [label="VAR_DECLARE_LIST"];
	718 -> 1263;
	1264 [label="VAR_DECLARE  WIRE"];
	1263 -> 1264;
	1265 [label="IDENTIFIERS:branch_op"];
	1264 -> 1265;
	1266 [label="NUMBERS LONG_LONG:2"];
	1264 -> 1266;
	1267 [label="NUMBERS DEC:0"];
	1264 -> 1267;
	1271 [label="VAR_DECLARE_LIST"];
	718 -> 1271;
	1272 [label="VAR_DECLARE  WIRE"];
	1271 -> 1272;
	1273 [label="IDENTIFIERS:lsu_op"];
	1272 -> 1273;
	1274 [label="NUMBERS LONG_LONG:3"];
	1272 -> 1274;
	1275 [label="NUMBERS DEC:0"];
	1272 -> 1275;
	1279 [label="VAR_DECLARE_LIST"];
	718 -> 1279;
	1280 [label="VAR_DECLARE  WIRE"];
	1279 -> 1280;
	1281 [label="IDENTIFIERS:genpc_freeze"];
	1280 -> 1281;
	1287 [label="VAR_DECLARE_LIST"];
	718 -> 1287;
	1288 [label="VAR_DECLARE  WIRE"];
	1287 -> 1288;
	1289 [label="IDENTIFIERS:if_freeze"];
	1288 -> 1289;
	1295 [label="VAR_DECLARE_LIST"];
	718 -> 1295;
	1296 [label="VAR_DECLARE  WIRE"];
	1295 -> 1296;
	1297 [label="IDENTIFIERS:id_freeze"];
	1296 -> 1297;
	1303 [label="VAR_DECLARE_LIST"];
	718 -> 1303;
	1304 [label="VAR_DECLARE  WIRE"];
	1303 -> 1304;
	1305 [label="IDENTIFIERS:ex_freeze"];
	1304 -> 1305;
	1311 [label="VAR_DECLARE_LIST"];
	718 -> 1311;
	1312 [label="VAR_DECLARE  WIRE"];
	1311 -> 1312;
	1313 [label="IDENTIFIERS:wb_freeze"];
	1312 -> 1313;
	1319 [label="VAR_DECLARE_LIST"];
	718 -> 1319;
	1320 [label="VAR_DECLARE  WIRE"];
	1319 -> 1320;
	1321 [label="IDENTIFIERS:sel_a"];
	1320 -> 1321;
	1322 [label="NUMBERS LONG_LONG:1"];
	1320 -> 1322;
	1323 [label="NUMBERS DEC:0"];
	1320 -> 1323;
	1327 [label="VAR_DECLARE_LIST"];
	718 -> 1327;
	1328 [label="VAR_DECLARE  WIRE"];
	1327 -> 1328;
	1329 [label="IDENTIFIERS:sel_b"];
	1328 -> 1329;
	1330 [label="NUMBERS LONG_LONG:1"];
	1328 -> 1330;
	1331 [label="NUMBERS DEC:0"];
	1328 -> 1331;
	1335 [label="VAR_DECLARE_LIST"];
	718 -> 1335;
	1336 [label="VAR_DECLARE  WIRE"];
	1335 -> 1336;
	1337 [label="IDENTIFIERS:rfwb_op"];
	1336 -> 1337;
	1338 [label="NUMBERS LONG_LONG:2"];
	1336 -> 1338;
	1339 [label="NUMBERS DEC:0"];
	1336 -> 1339;
	1343 [label="VAR_DECLARE_LIST"];
	718 -> 1343;
	1344 [label="VAR_DECLARE  WIRE"];
	1343 -> 1344;
	1345 [label="IDENTIFIERS:rf_dataw"];
	1344 -> 1345;
	1346 [label="NUMBERS LONG_LONG:31"];
	1344 -> 1346;
	1347 [label="NUMBERS DEC:0"];
	1344 -> 1347;
	1351 [label="VAR_DECLARE_LIST"];
	718 -> 1351;
	1352 [label="VAR_DECLARE  WIRE"];
	1351 -> 1352;
	1353 [label="IDENTIFIERS:rf_dataa"];
	1352 -> 1353;
	1354 [label="NUMBERS LONG_LONG:31"];
	1352 -> 1354;
	1355 [label="NUMBERS DEC:0"];
	1352 -> 1355;
	1359 [label="VAR_DECLARE_LIST"];
	718 -> 1359;
	1360 [label="VAR_DECLARE  WIRE"];
	1359 -> 1360;
	1361 [label="IDENTIFIERS:rf_datab"];
	1360 -> 1361;
	1362 [label="NUMBERS LONG_LONG:31"];
	1360 -> 1362;
	1363 [label="NUMBERS DEC:0"];
	1360 -> 1363;
	1367 [label="VAR_DECLARE_LIST"];
	718 -> 1367;
	1368 [label="VAR_DECLARE  WIRE"];
	1367 -> 1368;
	1369 [label="IDENTIFIERS:muxed_b"];
	1368 -> 1369;
	1370 [label="NUMBERS LONG_LONG:31"];
	1368 -> 1370;
	1371 [label="NUMBERS DEC:0"];
	1368 -> 1371;
	1375 [label="VAR_DECLARE_LIST"];
	718 -> 1375;
	1376 [label="VAR_DECLARE  WIRE"];
	1375 -> 1376;
	1377 [label="IDENTIFIERS:wb_forw"];
	1376 -> 1377;
	1378 [label="NUMBERS LONG_LONG:31"];
	1376 -> 1378;
	1379 [label="NUMBERS DEC:0"];
	1376 -> 1379;
	1383 [label="VAR_DECLARE_LIST"];
	718 -> 1383;
	1384 [label="VAR_DECLARE  WIRE"];
	1383 -> 1384;
	1385 [label="IDENTIFIERS:wbforw_valid"];
	1384 -> 1385;
	1391 [label="VAR_DECLARE_LIST"];
	718 -> 1391;
	1392 [label="VAR_DECLARE  WIRE"];
	1391 -> 1392;
	1393 [label="IDENTIFIERS:operand_a"];
	1392 -> 1393;
	1394 [label="NUMBERS LONG_LONG:31"];
	1392 -> 1394;
	1395 [label="NUMBERS DEC:0"];
	1392 -> 1395;
	1399 [label="VAR_DECLARE_LIST"];
	718 -> 1399;
	1400 [label="VAR_DECLARE  WIRE"];
	1399 -> 1400;
	1401 [label="IDENTIFIERS:operand_b"];
	1400 -> 1401;
	1402 [label="NUMBERS LONG_LONG:31"];
	1400 -> 1402;
	1403 [label="NUMBERS DEC:0"];
	1400 -> 1403;
	1407 [label="VAR_DECLARE_LIST"];
	718 -> 1407;
	1408 [label="VAR_DECLARE  WIRE"];
	1407 -> 1408;
	1409 [label="IDENTIFIERS:alu_dataout"];
	1408 -> 1409;
	1410 [label="NUMBERS LONG_LONG:31"];
	1408 -> 1410;
	1411 [label="NUMBERS DEC:0"];
	1408 -> 1411;
	1415 [label="VAR_DECLARE_LIST"];
	718 -> 1415;
	1416 [label="VAR_DECLARE  WIRE"];
	1415 -> 1416;
	1417 [label="IDENTIFIERS:lsu_dataout"];
	1416 -> 1417;
	1418 [label="NUMBERS LONG_LONG:31"];
	1416 -> 1418;
	1419 [label="NUMBERS DEC:0"];
	1416 -> 1419;
	1423 [label="VAR_DECLARE_LIST"];
	718 -> 1423;
	1424 [label="VAR_DECLARE  WIRE"];
	1423 -> 1424;
	1425 [label="IDENTIFIERS:sprs_dataout"];
	1424 -> 1425;
	1426 [label="NUMBERS LONG_LONG:31"];
	1424 -> 1426;
	1427 [label="NUMBERS DEC:0"];
	1424 -> 1427;
	1431 [label="VAR_DECLARE_LIST"];
	718 -> 1431;
	1432 [label="VAR_DECLARE  WIRE"];
	1431 -> 1432;
	1433 [label="IDENTIFIERS:lsu_addrofs"];
	1432 -> 1433;
	1434 [label="NUMBERS DEC:31"];
	1432 -> 1434;
	1435 [label="NUMBERS DEC:0"];
	1432 -> 1435;
	1439 [label="VAR_DECLARE_LIST"];
	718 -> 1439;
	1440 [label="VAR_DECLARE  WIRE"];
	1439 -> 1440;
	1441 [label="IDENTIFIERS:multicycle"];
	1440 -> 1441;
	1442 [label="NUMBERS LONG_LONG:1"];
	1440 -> 1442;
	1443 [label="NUMBERS DEC:0"];
	1440 -> 1443;
	1447 [label="VAR_DECLARE_LIST"];
	718 -> 1447;
	1448 [label="VAR_DECLARE  WIRE"];
	1447 -> 1448;
	1449 [label="IDENTIFIERS:except_type"];
	1448 -> 1449;
	1450 [label="NUMBERS LONG_LONG:3"];
	1448 -> 1450;
	1451 [label="NUMBERS DEC:0"];
	1448 -> 1451;
	1455 [label="VAR_DECLARE_LIST"];
	718 -> 1455;
	1456 [label="VAR_DECLARE  WIRE"];
	1455 -> 1456;
	1457 [label="IDENTIFIERS:cust5_op"];
	1456 -> 1457;
	1458 [label="NUMBERS DEC:4"];
	1456 -> 1458;
	1459 [label="NUMBERS DEC:0"];
	1456 -> 1459;
	1463 [label="VAR_DECLARE_LIST"];
	718 -> 1463;
	1464 [label="VAR_DECLARE  WIRE"];
	1463 -> 1464;
	1465 [label="IDENTIFIERS:cust5_limm"];
	1464 -> 1465;
	1466 [label="NUMBERS DEC:5"];
	1464 -> 1466;
	1467 [label="NUMBERS DEC:0"];
	1464 -> 1467;
	1471 [label="VAR_DECLARE_LIST"];
	718 -> 1471;
	1472 [label="VAR_DECLARE  WIRE"];
	1471 -> 1472;
	1473 [label="IDENTIFIERS:flushpipe"];
	1472 -> 1473;
	1479 [label="VAR_DECLARE_LIST"];
	718 -> 1479;
	1480 [label="VAR_DECLARE  WIRE"];
	1479 -> 1480;
	1481 [label="IDENTIFIERS:extend_flush"];
	1480 -> 1481;
	1487 [label="VAR_DECLARE_LIST"];
	718 -> 1487;
	1488 [label="VAR_DECLARE  WIRE"];
	1487 -> 1488;
	1489 [label="IDENTIFIERS:branch_taken"];
	1488 -> 1489;
	1495 [label="VAR_DECLARE_LIST"];
	718 -> 1495;
	1496 [label="VAR_DECLARE  WIRE"];
	1495 -> 1496;
	1497 [label="IDENTIFIERS:flag"];
	1496 -> 1497;
	1503 [label="VAR_DECLARE_LIST"];
	718 -> 1503;
	1504 [label="VAR_DECLARE  WIRE"];
	1503 -> 1504;
	1505 [label="IDENTIFIERS:flagforw"];
	1504 -> 1505;
	1511 [label="VAR_DECLARE_LIST"];
	718 -> 1511;
	1512 [label="VAR_DECLARE  WIRE"];
	1511 -> 1512;
	1513 [label="IDENTIFIERS:flag_we"];
	1512 -> 1513;
	1519 [label="VAR_DECLARE_LIST"];
	718 -> 1519;
	1520 [label="VAR_DECLARE  WIRE"];
	1519 -> 1520;
	1521 [label="IDENTIFIERS:k_carry"];
	1520 -> 1521;
	1527 [label="VAR_DECLARE_LIST"];
	718 -> 1527;
	1528 [label="VAR_DECLARE  WIRE"];
	1527 -> 1528;
	1529 [label="IDENTIFIERS:cyforw"];
	1528 -> 1529;
	1535 [label="VAR_DECLARE_LIST"];
	718 -> 1535;
	1536 [label="VAR_DECLARE  WIRE"];
	1535 -> 1536;
	1537 [label="IDENTIFIERS:cy_we"];
	1536 -> 1537;
	1543 [label="VAR_DECLARE_LIST"];
	718 -> 1543;
	1544 [label="VAR_DECLARE  WIRE"];
	1543 -> 1544;
	1545 [label="IDENTIFIERS:lsu_stall"];
	1544 -> 1545;
	1551 [label="VAR_DECLARE_LIST"];
	718 -> 1551;
	1552 [label="VAR_DECLARE  WIRE"];
	1551 -> 1552;
	1553 [label="IDENTIFIERS:epcr_we"];
	1552 -> 1553;
	1559 [label="VAR_DECLARE_LIST"];
	718 -> 1559;
	1560 [label="VAR_DECLARE  WIRE"];
	1559 -> 1560;
	1561 [label="IDENTIFIERS:eear_we"];
	1560 -> 1561;
	1567 [label="VAR_DECLARE_LIST"];
	718 -> 1567;
	1568 [label="VAR_DECLARE  WIRE"];
	1567 -> 1568;
	1569 [label="IDENTIFIERS:esr_we"];
	1568 -> 1569;
	1575 [label="VAR_DECLARE_LIST"];
	718 -> 1575;
	1576 [label="VAR_DECLARE  WIRE"];
	1575 -> 1576;
	1577 [label="IDENTIFIERS:pc_we"];
	1576 -> 1577;
	1583 [label="VAR_DECLARE_LIST"];
	718 -> 1583;
	1584 [label="VAR_DECLARE  WIRE"];
	1583 -> 1584;
	1585 [label="IDENTIFIERS:epcr"];
	1584 -> 1585;
	1586 [label="NUMBERS DEC:31"];
	1584 -> 1586;
	1587 [label="NUMBERS DEC:0"];
	1584 -> 1587;
	1591 [label="VAR_DECLARE_LIST"];
	718 -> 1591;
	1592 [label="VAR_DECLARE  WIRE"];
	1591 -> 1592;
	1593 [label="IDENTIFIERS:eear"];
	1592 -> 1593;
	1594 [label="NUMBERS DEC:31"];
	1592 -> 1594;
	1595 [label="NUMBERS DEC:0"];
	1592 -> 1595;
	1599 [label="VAR_DECLARE_LIST"];
	718 -> 1599;
	1600 [label="VAR_DECLARE  WIRE"];
	1599 -> 1600;
	1601 [label="IDENTIFIERS:esr"];
	1600 -> 1601;
	1602 [label="NUMBERS LONG_LONG:15"];
	1600 -> 1602;
	1603 [label="NUMBERS DEC:0"];
	1600 -> 1603;
	1607 [label="VAR_DECLARE_LIST"];
	718 -> 1607;
	1608 [label="VAR_DECLARE  WIRE"];
	1607 -> 1608;
	1609 [label="IDENTIFIERS:sr_we"];
	1608 -> 1609;
	1615 [label="VAR_DECLARE_LIST"];
	718 -> 1615;
	1616 [label="VAR_DECLARE  WIRE"];
	1615 -> 1616;
	1617 [label="IDENTIFIERS:to_sr"];
	1616 -> 1617;
	1618 [label="NUMBERS LONG_LONG:15"];
	1616 -> 1618;
	1619 [label="NUMBERS DEC:0"];
	1616 -> 1619;
	1623 [label="VAR_DECLARE_LIST"];
	718 -> 1623;
	1624 [label="VAR_DECLARE  WIRE"];
	1623 -> 1624;
	1625 [label="IDENTIFIERS:sr"];
	1624 -> 1625;
	1626 [label="NUMBERS LONG_LONG:15"];
	1624 -> 1626;
	1627 [label="NUMBERS DEC:0"];
	1624 -> 1627;
	1631 [label="VAR_DECLARE_LIST"];
	718 -> 1631;
	1632 [label="VAR_DECLARE  WIRE"];
	1631 -> 1632;
	1633 [label="IDENTIFIERS:except_start"];
	1632 -> 1633;
	1639 [label="VAR_DECLARE_LIST"];
	718 -> 1639;
	1640 [label="VAR_DECLARE  WIRE"];
	1639 -> 1640;
	1641 [label="IDENTIFIERS:except_started"];
	1640 -> 1641;
	1647 [label="VAR_DECLARE_LIST"];
	718 -> 1647;
	1648 [label="VAR_DECLARE  WIRE"];
	1647 -> 1648;
	1649 [label="IDENTIFIERS:wb_insn"];
	1648 -> 1649;
	1650 [label="NUMBERS DEC:31"];
	1648 -> 1650;
	1651 [label="NUMBERS DEC:0"];
	1648 -> 1651;
	1655 [label="VAR_DECLARE_LIST"];
	718 -> 1655;
	1656 [label="VAR_DECLARE  WIRE"];
	1655 -> 1656;
	1657 [label="IDENTIFIERS:spr_addrimm"];
	1656 -> 1657;
	1658 [label="NUMBERS DEC:15"];
	1656 -> 1658;
	1659 [label="NUMBERS DEC:0"];
	1656 -> 1659;
	1663 [label="VAR_DECLARE_LIST"];
	718 -> 1663;
	1664 [label="VAR_DECLARE  WIRE"];
	1663 -> 1664;
	1665 [label="IDENTIFIERS:sig_syscall"];
	1664 -> 1665;
	1671 [label="VAR_DECLARE_LIST"];
	718 -> 1671;
	1672 [label="VAR_DECLARE  WIRE"];
	1671 -> 1672;
	1673 [label="IDENTIFIERS:sig_trap"];
	1672 -> 1673;
	1679 [label="VAR_DECLARE_LIST"];
	718 -> 1679;
	1680 [label="VAR_DECLARE  WIRE"];
	1679 -> 1680;
	1681 [label="IDENTIFIERS:spr_dat_cfgr"];
	1680 -> 1681;
	1682 [label="NUMBERS DEC:31"];
	1680 -> 1682;
	1683 [label="NUMBERS DEC:0"];
	1680 -> 1683;
	1687 [label="VAR_DECLARE_LIST"];
	718 -> 1687;
	1688 [label="VAR_DECLARE  WIRE"];
	1687 -> 1688;
	1689 [label="IDENTIFIERS:spr_dat_rf"];
	1688 -> 1689;
	1690 [label="NUMBERS DEC:31"];
	1688 -> 1690;
	1691 [label="NUMBERS DEC:0"];
	1688 -> 1691;
	1695 [label="VAR_DECLARE_LIST"];
	718 -> 1695;
	1696 [label="VAR_DECLARE  WIRE"];
	1695 -> 1696;
	1697 [label="IDENTIFIERS:spr_dat_npc"];
	1696 -> 1697;
	1698 [label="NUMBERS DEC:31"];
	1696 -> 1698;
	1699 [label="NUMBERS DEC:0"];
	1696 -> 1699;
	1703 [label="VAR_DECLARE_LIST"];
	718 -> 1703;
	1704 [label="VAR_DECLARE  WIRE"];
	1703 -> 1704;
	1705 [label="IDENTIFIERS:spr_dat_ppc"];
	1704 -> 1705;
	1706 [label="NUMBERS DEC:31"];
	1704 -> 1706;
	1707 [label="NUMBERS DEC:0"];
	1704 -> 1707;
	1711 [label="VAR_DECLARE_LIST"];
	718 -> 1711;
	1712 [label="VAR_DECLARE  WIRE"];
	1711 -> 1712;
	1713 [label="IDENTIFIERS:spr_dat_mac"];
	1712 -> 1713;
	1714 [label="NUMBERS DEC:31"];
	1712 -> 1714;
	1715 [label="NUMBERS DEC:0"];
	1712 -> 1715;
	1719 [label="VAR_DECLARE_LIST"];
	718 -> 1719;
	1720 [label="VAR_DECLARE  WIRE"];
	1719 -> 1720;
	1721 [label="IDENTIFIERS:force_dslot_fetch"];
	1720 -> 1721;
	1727 [label="VAR_DECLARE_LIST"];
	718 -> 1727;
	1728 [label="VAR_DECLARE  WIRE"];
	1727 -> 1728;
	1729 [label="IDENTIFIERS:no_more_dslot"];
	1728 -> 1729;
	1735 [label="VAR_DECLARE_LIST"];
	718 -> 1735;
	1736 [label="VAR_DECLARE  WIRE"];
	1735 -> 1736;
	1737 [label="IDENTIFIERS:ex_void"];
	1736 -> 1737;
	1743 [label="VAR_DECLARE_LIST"];
	718 -> 1743;
	1744 [label="VAR_DECLARE  WIRE"];
	1743 -> 1744;
	1745 [label="IDENTIFIERS:if_stall"];
	1744 -> 1745;
	1751 [label="VAR_DECLARE_LIST"];
	718 -> 1751;
	1752 [label="VAR_DECLARE  WIRE"];
	1751 -> 1752;
	1753 [label="IDENTIFIERS:id_macrc_op"];
	1752 -> 1753;
	1759 [label="VAR_DECLARE_LIST"];
	718 -> 1759;
	1760 [label="VAR_DECLARE  WIRE"];
	1759 -> 1760;
	1761 [label="IDENTIFIERS:ex_macrc_op"];
	1760 -> 1761;
	1767 [label="VAR_DECLARE_LIST"];
	718 -> 1767;
	1768 [label="VAR_DECLARE  WIRE"];
	1767 -> 1768;
	1769 [label="IDENTIFIERS:mac_op"];
	1768 -> 1769;
	1770 [label="NUMBERS LONG_LONG:1"];
	1768 -> 1770;
	1771 [label="NUMBERS DEC:0"];
	1768 -> 1771;
	1775 [label="VAR_DECLARE_LIST"];
	718 -> 1775;
	1776 [label="VAR_DECLARE  WIRE"];
	1775 -> 1776;
	1777 [label="IDENTIFIERS:mult_mac_result"];
	1776 -> 1777;
	1778 [label="NUMBERS DEC:31"];
	1776 -> 1778;
	1779 [label="NUMBERS DEC:0"];
	1776 -> 1779;
	1783 [label="VAR_DECLARE_LIST"];
	718 -> 1783;
	1784 [label="VAR_DECLARE  WIRE"];
	1783 -> 1784;
	1785 [label="IDENTIFIERS:mac_stall"];
	1784 -> 1785;
	1791 [label="VAR_DECLARE_LIST"];
	718 -> 1791;
	1792 [label="VAR_DECLARE  WIRE"];
	1791 -> 1792;
	1793 [label="IDENTIFIERS:except_stop"];
	1792 -> 1793;
	1794 [label="NUMBERS DEC:12"];
	1792 -> 1794;
	1795 [label="NUMBERS DEC:0"];
	1792 -> 1795;
	1799 [label="VAR_DECLARE_LIST"];
	718 -> 1799;
	1800 [label="VAR_DECLARE  WIRE"];
	1799 -> 1800;
	1801 [label="IDENTIFIERS:genpc_refetch"];
	1800 -> 1801;
	1807 [label="VAR_DECLARE_LIST"];
	718 -> 1807;
	1808 [label="VAR_DECLARE  WIRE"];
	1807 -> 1808;
	1809 [label="IDENTIFIERS:rfe"];
	1808 -> 1809;
	1815 [label="VAR_DECLARE_LIST"];
	718 -> 1815;
	1816 [label="VAR_DECLARE  WIRE"];
	1815 -> 1816;
	1817 [label="IDENTIFIERS:lsu_unstall"];
	1816 -> 1817;
	1823 [label="VAR_DECLARE_LIST"];
	718 -> 1823;
	1824 [label="VAR_DECLARE  WIRE"];
	1823 -> 1824;
	1825 [label="IDENTIFIERS:except_align"];
	1824 -> 1825;
	1831 [label="VAR_DECLARE_LIST"];
	718 -> 1831;
	1832 [label="VAR_DECLARE  WIRE"];
	1831 -> 1832;
	1833 [label="IDENTIFIERS:except_dtlbmiss"];
	1832 -> 1833;
	1839 [label="VAR_DECLARE_LIST"];
	718 -> 1839;
	1840 [label="VAR_DECLARE  WIRE"];
	1839 -> 1840;
	1841 [label="IDENTIFIERS:except_dmmufault"];
	1840 -> 1841;
	1847 [label="VAR_DECLARE_LIST"];
	718 -> 1847;
	1848 [label="VAR_DECLARE  WIRE"];
	1847 -> 1848;
	1849 [label="IDENTIFIERS:except_illegal"];
	1848 -> 1849;
	1855 [label="VAR_DECLARE_LIST"];
	718 -> 1855;
	1856 [label="VAR_DECLARE  WIRE"];
	1855 -> 1856;
	1857 [label="IDENTIFIERS:except_itlbmiss"];
	1856 -> 1857;
	1863 [label="VAR_DECLARE_LIST"];
	718 -> 1863;
	1864 [label="VAR_DECLARE  WIRE"];
	1863 -> 1864;
	1865 [label="IDENTIFIERS:except_immufault"];
	1864 -> 1865;
	1871 [label="VAR_DECLARE_LIST"];
	718 -> 1871;
	1872 [label="VAR_DECLARE  WIRE"];
	1871 -> 1872;
	1873 [label="IDENTIFIERS:except_ibuserr"];
	1872 -> 1873;
	1879 [label="VAR_DECLARE_LIST"];
	718 -> 1879;
	1880 [label="VAR_DECLARE  WIRE"];
	1879 -> 1880;
	1881 [label="IDENTIFIERS:except_dbuserr"];
	1880 -> 1881;
	1887 [label="VAR_DECLARE_LIST"];
	718 -> 1887;
	1888 [label="VAR_DECLARE  WIRE"];
	1887 -> 1888;
	1889 [label="IDENTIFIERS:abort_ex"];
	1888 -> 1889;
	1895 [label="ASSIGN"];
	718 -> 1895;
	1896 [label="BLOCKING_STATEMENT"];
	1895 -> 1896;
	1897 [label="IDENTIFIERS:du_except"];
	1896 -> 1897;
	1898 [label="IDENTIFIERS:except_stop"];
	1896 -> 1898;
	1899 [label="ASSIGN"];
	718 -> 1899;
	1900 [label="BLOCKING_STATEMENT"];
	1899 -> 1900;
	1901 [label="IDENTIFIERS:dc_en"];
	1900 -> 1901;
	1902 [label="ARRAY_REF"];
	1900 -> 1902;
	1903 [label="IDENTIFIERS:sr"];
	1902 -> 1903;
	1904 [label="NUMBERS DEC:3"];
	1902 -> 1904;
	1905 [label="ASSIGN"];
	718 -> 1905;
	1906 [label="BLOCKING_STATEMENT"];
	1905 -> 1906;
	1907 [label="IDENTIFIERS:ic_en"];
	1906 -> 1907;
	1908 [label="ARRAY_REF"];
	1906 -> 1908;
	1909 [label="IDENTIFIERS:sr"];
	1908 -> 1909;
	1910 [label="NUMBERS DEC:4"];
	1908 -> 1910;
	1911 [label="ASSIGN"];
	718 -> 1911;
	1912 [label="BLOCKING_STATEMENT"];
	1911 -> 1912;
	1913 [label="IDENTIFIERS:dmmu_en"];
	1912 -> 1913;
	1914 [label="ARRAY_REF"];
	1912 -> 1914;
	1915 [label="IDENTIFIERS:sr"];
	1914 -> 1915;
	1916 [label="NUMBERS DEC:5"];
	1914 -> 1916;
	1917 [label="ASSIGN"];
	718 -> 1917;
	1918 [label="BLOCKING_STATEMENT"];
	1917 -> 1918;
	1919 [label="IDENTIFIERS:immu_en"];
	1918 -> 1919;
	1920 [label="ARRAY_REF"];
	1918 -> 1920;
	1921 [label="IDENTIFIERS:sr"];
	1920 -> 1921;
	1922 [label="NUMBERS DEC:6"];
	1920 -> 1922;
	1923 [label="ASSIGN"];
	718 -> 1923;
	1924 [label="BLOCKING_STATEMENT"];
	1923 -> 1924;
	1925 [label="IDENTIFIERS:supv"];
	1924 -> 1925;
	1926 [label="ARRAY_REF"];
	1924 -> 1926;
	1927 [label="IDENTIFIERS:sr"];
	1926 -> 1927;
	1928 [label="NUMBERS DEC:0"];
	1926 -> 1928;
	1929 [label="MODULE_INSTANCE"];
	718 -> 1929;
	1930 [label="IDENTIFIERS:or1200_genpc"];
	1929 -> 1930;
	1931 [label="MODULE_NAMED_INSTANCE"];
	1929 -> 1931;
	1932 [label="IDENTIFIERS:or1200_genpc"];
	1931 -> 1932;
	1933 [label="MODULE_CONNECT_LIST"];
	1931 -> 1933;
	1934 [label="MODULE_CONNECT"];
	1933 -> 1934;
	1935 [label="IDENTIFIERS:clk"];
	1934 -> 1935;
	1936 [label="IDENTIFIERS:clk"];
	1934 -> 1936;
	1937 [label="MODULE_CONNECT"];
	1933 -> 1937;
	1938 [label="IDENTIFIERS:rst"];
	1937 -> 1938;
	1939 [label="IDENTIFIERS:rst"];
	1937 -> 1939;
	1940 [label="MODULE_CONNECT"];
	1933 -> 1940;
	1941 [label="IDENTIFIERS:icpu_adr_o"];
	1940 -> 1941;
	1942 [label="IDENTIFIERS:icpu_adr_o"];
	1940 -> 1942;
	1943 [label="MODULE_CONNECT"];
	1933 -> 1943;
	1944 [label="IDENTIFIERS:icpu_cycstb_o"];
	1943 -> 1944;
	1945 [label="IDENTIFIERS:icpu_cycstb_o"];
	1943 -> 1945;
	1946 [label="MODULE_CONNECT"];
	1933 -> 1946;
	1947 [label="IDENTIFIERS:icpu_sel_o"];
	1946 -> 1947;
	1948 [label="IDENTIFIERS:icpu_sel_o"];
	1946 -> 1948;
	1949 [label="MODULE_CONNECT"];
	1933 -> 1949;
	1950 [label="IDENTIFIERS:icpu_tag_o"];
	1949 -> 1950;
	1951 [label="IDENTIFIERS:icpu_tag_o"];
	1949 -> 1951;
	1952 [label="MODULE_CONNECT"];
	1933 -> 1952;
	1953 [label="IDENTIFIERS:icpu_rty_i"];
	1952 -> 1953;
	1954 [label="IDENTIFIERS:icpu_rty_i"];
	1952 -> 1954;
	1955 [label="MODULE_CONNECT"];
	1933 -> 1955;
	1956 [label="IDENTIFIERS:icpu_adr_i"];
	1955 -> 1956;
	1957 [label="IDENTIFIERS:icpu_adr_i"];
	1955 -> 1957;
	1958 [label="MODULE_CONNECT"];
	1933 -> 1958;
	1959 [label="IDENTIFIERS:branch_op"];
	1958 -> 1959;
	1960 [label="IDENTIFIERS:branch_op"];
	1958 -> 1960;
	1961 [label="MODULE_CONNECT"];
	1933 -> 1961;
	1962 [label="IDENTIFIERS:except_type"];
	1961 -> 1962;
	1963 [label="IDENTIFIERS:except_type"];
	1961 -> 1963;
	1964 [label="MODULE_CONNECT"];
	1933 -> 1964;
	1965 [label="IDENTIFIERS:except_start"];
	1964 -> 1965;
	1966 [label="IDENTIFIERS:except_start"];
	1964 -> 1966;
	1967 [label="MODULE_CONNECT"];
	1933 -> 1967;
	1968 [label="IDENTIFIERS:except_prefix"];
	1967 -> 1968;
	1969 [label="ARRAY_REF"];
	1967 -> 1969;
	1970 [label="IDENTIFIERS:sr"];
	1969 -> 1970;
	1971 [label="NUMBERS DEC:14"];
	1969 -> 1971;
	1972 [label="MODULE_CONNECT"];
	1933 -> 1972;
	1973 [label="IDENTIFIERS:branch_addrofs"];
	1972 -> 1973;
	1974 [label="IDENTIFIERS:branch_addrofs"];
	1972 -> 1974;
	1975 [label="MODULE_CONNECT"];
	1933 -> 1975;
	1976 [label="IDENTIFIERS:lr_restor"];
	1975 -> 1976;
	1977 [label="IDENTIFIERS:operand_b"];
	1975 -> 1977;
	1978 [label="MODULE_CONNECT"];
	1933 -> 1978;
	1979 [label="IDENTIFIERS:flag"];
	1978 -> 1979;
	1980 [label="IDENTIFIERS:flag"];
	1978 -> 1980;
	1981 [label="MODULE_CONNECT"];
	1933 -> 1981;
	1982 [label="IDENTIFIERS:taken"];
	1981 -> 1982;
	1983 [label="IDENTIFIERS:branch_taken"];
	1981 -> 1983;
	1984 [label="MODULE_CONNECT"];
	1933 -> 1984;
	1985 [label="IDENTIFIERS:binsn_addr"];
	1984 -> 1985;
	1986 [label="IDENTIFIERS:lr_sav"];
	1984 -> 1986;
	1987 [label="MODULE_CONNECT"];
	1933 -> 1987;
	1988 [label="IDENTIFIERS:epcr"];
	1987 -> 1988;
	1989 [label="IDENTIFIERS:epcr"];
	1987 -> 1989;
	1990 [label="MODULE_CONNECT"];
	1933 -> 1990;
	1991 [label="IDENTIFIERS:spr_dat_i"];
	1990 -> 1991;
	1992 [label="IDENTIFIERS:spr_dat_cpu"];
	1990 -> 1992;
	1993 [label="MODULE_CONNECT"];
	1933 -> 1993;
	1994 [label="IDENTIFIERS:spr_pc_we"];
	1993 -> 1994;
	1995 [label="IDENTIFIERS:pc_we"];
	1993 -> 1995;
	1996 [label="MODULE_CONNECT"];
	1933 -> 1996;
	1997 [label="IDENTIFIERS:genpc_refetch"];
	1996 -> 1997;
	1998 [label="IDENTIFIERS:genpc_refetch"];
	1996 -> 1998;
	1999 [label="MODULE_CONNECT"];
	1933 -> 1999;
	2000 [label="IDENTIFIERS:genpc_freeze"];
	1999 -> 2000;
	2001 [label="IDENTIFIERS:genpc_freeze"];
	1999 -> 2001;
	2002 [label="MODULE_CONNECT"];
	1933 -> 2002;
	2003 [label="IDENTIFIERS:genpc_stop_prefetch"];
	2002 -> 2003;
	2004 [label="NUMBERS BIN:0"];
	2002 -> 2004;
	2005 [label="MODULE_CONNECT"];
	1933 -> 2005;
	2006 [label="IDENTIFIERS:no_more_dslot"];
	2005 -> 2006;
	2007 [label="IDENTIFIERS:no_more_dslot"];
	2005 -> 2007;
	2009 [label="MODULE_INSTANCE"];
	718 -> 2009;
	2010 [label="IDENTIFIERS:or1200_if"];
	2009 -> 2010;
	2011 [label="MODULE_NAMED_INSTANCE"];
	2009 -> 2011;
	2012 [label="IDENTIFIERS:or1200_if"];
	2011 -> 2012;
	2013 [label="MODULE_CONNECT_LIST"];
	2011 -> 2013;
	2014 [label="MODULE_CONNECT"];
	2013 -> 2014;
	2015 [label="IDENTIFIERS:clk"];
	2014 -> 2015;
	2016 [label="IDENTIFIERS:clk"];
	2014 -> 2016;
	2017 [label="MODULE_CONNECT"];
	2013 -> 2017;
	2018 [label="IDENTIFIERS:rst"];
	2017 -> 2018;
	2019 [label="IDENTIFIERS:rst"];
	2017 -> 2019;
	2020 [label="MODULE_CONNECT"];
	2013 -> 2020;
	2021 [label="IDENTIFIERS:icpu_dat_i"];
	2020 -> 2021;
	2022 [label="IDENTIFIERS:icpu_dat_i"];
	2020 -> 2022;
	2023 [label="MODULE_CONNECT"];
	2013 -> 2023;
	2024 [label="IDENTIFIERS:icpu_ack_i"];
	2023 -> 2024;
	2025 [label="IDENTIFIERS:icpu_ack_i"];
	2023 -> 2025;
	2026 [label="MODULE_CONNECT"];
	2013 -> 2026;
	2027 [label="IDENTIFIERS:icpu_err_i"];
	2026 -> 2027;
	2028 [label="IDENTIFIERS:icpu_err_i"];
	2026 -> 2028;
	2029 [label="MODULE_CONNECT"];
	2013 -> 2029;
	2030 [label="IDENTIFIERS:icpu_adr_i"];
	2029 -> 2030;
	2031 [label="IDENTIFIERS:icpu_adr_i"];
	2029 -> 2031;
	2032 [label="MODULE_CONNECT"];
	2013 -> 2032;
	2033 [label="IDENTIFIERS:icpu_tag_i"];
	2032 -> 2033;
	2034 [label="IDENTIFIERS:icpu_tag_i"];
	2032 -> 2034;
	2035 [label="MODULE_CONNECT"];
	2013 -> 2035;
	2036 [label="IDENTIFIERS:if_freeze"];
	2035 -> 2036;
	2037 [label="IDENTIFIERS:if_freeze"];
	2035 -> 2037;
	2038 [label="MODULE_CONNECT"];
	2013 -> 2038;
	2039 [label="IDENTIFIERS:if_insn"];
	2038 -> 2039;
	2040 [label="IDENTIFIERS:if_insn"];
	2038 -> 2040;
	2041 [label="MODULE_CONNECT"];
	2013 -> 2041;
	2042 [label="IDENTIFIERS:if_pc"];
	2041 -> 2042;
	2043 [label="IDENTIFIERS:if_pc"];
	2041 -> 2043;
	2044 [label="MODULE_CONNECT"];
	2013 -> 2044;
	2045 [label="IDENTIFIERS:flushpipe"];
	2044 -> 2045;
	2046 [label="IDENTIFIERS:flushpipe"];
	2044 -> 2046;
	2047 [label="MODULE_CONNECT"];
	2013 -> 2047;
	2048 [label="IDENTIFIERS:if_stall"];
	2047 -> 2048;
	2049 [label="IDENTIFIERS:if_stall"];
	2047 -> 2049;
	2050 [label="MODULE_CONNECT"];
	2013 -> 2050;
	2051 [label="IDENTIFIERS:no_more_dslot"];
	2050 -> 2051;
	2052 [label="IDENTIFIERS:no_more_dslot"];
	2050 -> 2052;
	2053 [label="MODULE_CONNECT"];
	2013 -> 2053;
	2054 [label="IDENTIFIERS:genpc_refetch"];
	2053 -> 2054;
	2055 [label="IDENTIFIERS:genpc_refetch"];
	2053 -> 2055;
	2056 [label="MODULE_CONNECT"];
	2013 -> 2056;
	2057 [label="IDENTIFIERS:rfe"];
	2056 -> 2057;
	2058 [label="IDENTIFIERS:rfe"];
	2056 -> 2058;
	2059 [label="MODULE_CONNECT"];
	2013 -> 2059;
	2060 [label="IDENTIFIERS:except_itlbmiss"];
	2059 -> 2060;
	2061 [label="IDENTIFIERS:except_itlbmiss"];
	2059 -> 2061;
	2062 [label="MODULE_CONNECT"];
	2013 -> 2062;
	2063 [label="IDENTIFIERS:except_immufault"];
	2062 -> 2063;
	2064 [label="IDENTIFIERS:except_immufault"];
	2062 -> 2064;
	2065 [label="MODULE_CONNECT"];
	2013 -> 2065;
	2066 [label="IDENTIFIERS:except_ibuserr"];
	2065 -> 2066;
	2067 [label="IDENTIFIERS:except_ibuserr"];
	2065 -> 2067;
	2069 [label="MODULE_INSTANCE"];
	718 -> 2069;
	2070 [label="IDENTIFIERS:or1200_ctrl"];
	2069 -> 2070;
	2071 [label="MODULE_NAMED_INSTANCE"];
	2069 -> 2071;
	2072 [label="IDENTIFIERS:or1200_ctrl"];
	2071 -> 2072;
	2073 [label="MODULE_CONNECT_LIST"];
	2071 -> 2073;
	2074 [label="MODULE_CONNECT"];
	2073 -> 2074;
	2075 [label="IDENTIFIERS:clk"];
	2074 -> 2075;
	2076 [label="IDENTIFIERS:clk"];
	2074 -> 2076;
	2077 [label="MODULE_CONNECT"];
	2073 -> 2077;
	2078 [label="IDENTIFIERS:rst"];
	2077 -> 2078;
	2079 [label="IDENTIFIERS:rst"];
	2077 -> 2079;
	2080 [label="MODULE_CONNECT"];
	2073 -> 2080;
	2081 [label="IDENTIFIERS:id_freeze"];
	2080 -> 2081;
	2082 [label="IDENTIFIERS:id_freeze"];
	2080 -> 2082;
	2083 [label="MODULE_CONNECT"];
	2073 -> 2083;
	2084 [label="IDENTIFIERS:ex_freeze"];
	2083 -> 2084;
	2085 [label="IDENTIFIERS:ex_freeze"];
	2083 -> 2085;
	2086 [label="MODULE_CONNECT"];
	2073 -> 2086;
	2087 [label="IDENTIFIERS:wb_freeze"];
	2086 -> 2087;
	2088 [label="IDENTIFIERS:wb_freeze"];
	2086 -> 2088;
	2089 [label="MODULE_CONNECT"];
	2073 -> 2089;
	2090 [label="IDENTIFIERS:flushpipe"];
	2089 -> 2090;
	2091 [label="IDENTIFIERS:flushpipe"];
	2089 -> 2091;
	2092 [label="MODULE_CONNECT"];
	2073 -> 2092;
	2093 [label="IDENTIFIERS:if_insn"];
	2092 -> 2093;
	2094 [label="IDENTIFIERS:if_insn"];
	2092 -> 2094;
	2095 [label="MODULE_CONNECT"];
	2073 -> 2095;
	2096 [label="IDENTIFIERS:ex_insn"];
	2095 -> 2096;
	2097 [label="IDENTIFIERS:ex_insn"];
	2095 -> 2097;
	2098 [label="MODULE_CONNECT"];
	2073 -> 2098;
	2099 [label="IDENTIFIERS:branch_op"];
	2098 -> 2099;
	2100 [label="IDENTIFIERS:branch_op"];
	2098 -> 2100;
	2101 [label="MODULE_CONNECT"];
	2073 -> 2101;
	2102 [label="IDENTIFIERS:branch_taken"];
	2101 -> 2102;
	2103 [label="IDENTIFIERS:branch_taken"];
	2101 -> 2103;
	2104 [label="MODULE_CONNECT"];
	2073 -> 2104;
	2105 [label="IDENTIFIERS:rf_addra"];
	2104 -> 2105;
	2106 [label="IDENTIFIERS:rf_addra"];
	2104 -> 2106;
	2107 [label="MODULE_CONNECT"];
	2073 -> 2107;
	2108 [label="IDENTIFIERS:rf_addrb"];
	2107 -> 2108;
	2109 [label="IDENTIFIERS:rf_addrb"];
	2107 -> 2109;
	2110 [label="MODULE_CONNECT"];
	2073 -> 2110;
	2111 [label="IDENTIFIERS:rf_rda"];
	2110 -> 2111;
	2112 [label="IDENTIFIERS:rf_rda"];
	2110 -> 2112;
	2113 [label="MODULE_CONNECT"];
	2073 -> 2113;
	2114 [label="IDENTIFIERS:rf_rdb"];
	2113 -> 2114;
	2115 [label="IDENTIFIERS:rf_rdb"];
	2113 -> 2115;
	2116 [label="MODULE_CONNECT"];
	2073 -> 2116;
	2117 [label="IDENTIFIERS:alu_op"];
	2116 -> 2117;
	2118 [label="IDENTIFIERS:alu_op"];
	2116 -> 2118;
	2119 [label="MODULE_CONNECT"];
	2073 -> 2119;
	2120 [label="IDENTIFIERS:mac_op"];
	2119 -> 2120;
	2121 [label="IDENTIFIERS:mac_op"];
	2119 -> 2121;
	2122 [label="MODULE_CONNECT"];
	2073 -> 2122;
	2123 [label="IDENTIFIERS:shrot_op"];
	2122 -> 2123;
	2124 [label="IDENTIFIERS:shrot_op"];
	2122 -> 2124;
	2125 [label="MODULE_CONNECT"];
	2073 -> 2125;
	2126 [label="IDENTIFIERS:comp_op"];
	2125 -> 2126;
	2127 [label="IDENTIFIERS:comp_op"];
	2125 -> 2127;
	2128 [label="MODULE_CONNECT"];
	2073 -> 2128;
	2129 [label="IDENTIFIERS:rf_addrw"];
	2128 -> 2129;
	2130 [label="IDENTIFIERS:rf_addrw"];
	2128 -> 2130;
	2131 [label="MODULE_CONNECT"];
	2073 -> 2131;
	2132 [label="IDENTIFIERS:rfwb_op"];
	2131 -> 2132;
	2133 [label="IDENTIFIERS:rfwb_op"];
	2131 -> 2133;
	2134 [label="MODULE_CONNECT"];
	2073 -> 2134;
	2135 [label="IDENTIFIERS:wb_insn"];
	2134 -> 2135;
	2136 [label="IDENTIFIERS:wb_insn"];
	2134 -> 2136;
	2137 [label="MODULE_CONNECT"];
	2073 -> 2137;
	2138 [label="IDENTIFIERS:simm"];
	2137 -> 2138;
	2139 [label="IDENTIFIERS:simm"];
	2137 -> 2139;
	2140 [label="MODULE_CONNECT"];
	2073 -> 2140;
	2141 [label="IDENTIFIERS:branch_addrofs"];
	2140 -> 2141;
	2142 [label="IDENTIFIERS:branch_addrofs"];
	2140 -> 2142;
	2143 [label="MODULE_CONNECT"];
	2073 -> 2143;
	2144 [label="IDENTIFIERS:lsu_addrofs"];
	2143 -> 2144;
	2145 [label="IDENTIFIERS:lsu_addrofs"];
	2143 -> 2145;
	2146 [label="MODULE_CONNECT"];
	2073 -> 2146;
	2147 [label="IDENTIFIERS:sel_a"];
	2146 -> 2147;
	2148 [label="IDENTIFIERS:sel_a"];
	2146 -> 2148;
	2149 [label="MODULE_CONNECT"];
	2073 -> 2149;
	2150 [label="IDENTIFIERS:sel_b"];
	2149 -> 2150;
	2151 [label="IDENTIFIERS:sel_b"];
	2149 -> 2151;
	2152 [label="MODULE_CONNECT"];
	2073 -> 2152;
	2153 [label="IDENTIFIERS:lsu_op"];
	2152 -> 2153;
	2154 [label="IDENTIFIERS:lsu_op"];
	2152 -> 2154;
	2155 [label="MODULE_CONNECT"];
	2073 -> 2155;
	2156 [label="IDENTIFIERS:cust5_op"];
	2155 -> 2156;
	2157 [label="IDENTIFIERS:cust5_op"];
	2155 -> 2157;
	2158 [label="MODULE_CONNECT"];
	2073 -> 2158;
	2159 [label="IDENTIFIERS:cust5_limm"];
	2158 -> 2159;
	2160 [label="IDENTIFIERS:cust5_limm"];
	2158 -> 2160;
	2161 [label="MODULE_CONNECT"];
	2073 -> 2161;
	2162 [label="IDENTIFIERS:multicycle"];
	2161 -> 2162;
	2163 [label="IDENTIFIERS:multicycle"];
	2161 -> 2163;
	2164 [label="MODULE_CONNECT"];
	2073 -> 2164;
	2165 [label="IDENTIFIERS:spr_addrimm"];
	2164 -> 2165;
	2166 [label="IDENTIFIERS:spr_addrimm"];
	2164 -> 2166;
	2167 [label="MODULE_CONNECT"];
	2073 -> 2167;
	2168 [label="IDENTIFIERS:wbforw_valid"];
	2167 -> 2168;
	2169 [label="IDENTIFIERS:wbforw_valid"];
	2167 -> 2169;
	2170 [label="MODULE_CONNECT"];
	2073 -> 2170;
	2171 [label="IDENTIFIERS:sig_syscall"];
	2170 -> 2171;
	2172 [label="IDENTIFIERS:sig_syscall"];
	2170 -> 2172;
	2173 [label="MODULE_CONNECT"];
	2073 -> 2173;
	2174 [label="IDENTIFIERS:sig_trap"];
	2173 -> 2174;
	2175 [label="IDENTIFIERS:sig_trap"];
	2173 -> 2175;
	2176 [label="MODULE_CONNECT"];
	2073 -> 2176;
	2177 [label="IDENTIFIERS:force_dslot_fetch"];
	2176 -> 2177;
	2178 [label="IDENTIFIERS:force_dslot_fetch"];
	2176 -> 2178;
	2179 [label="MODULE_CONNECT"];
	2073 -> 2179;
	2180 [label="IDENTIFIERS:no_more_dslot"];
	2179 -> 2180;
	2181 [label="IDENTIFIERS:no_more_dslot"];
	2179 -> 2181;
	2182 [label="MODULE_CONNECT"];
	2073 -> 2182;
	2183 [label="IDENTIFIERS:ex_void"];
	2182 -> 2183;
	2184 [label="IDENTIFIERS:ex_void"];
	2182 -> 2184;
	2185 [label="MODULE_CONNECT"];
	2073 -> 2185;
	2186 [label="IDENTIFIERS:id_macrc_op"];
	2185 -> 2186;
	2187 [label="IDENTIFIERS:id_macrc_op"];
	2185 -> 2187;
	2188 [label="MODULE_CONNECT"];
	2073 -> 2188;
	2189 [label="IDENTIFIERS:ex_macrc_op"];
	2188 -> 2189;
	2190 [label="IDENTIFIERS:ex_macrc_op"];
	2188 -> 2190;
	2191 [label="MODULE_CONNECT"];
	2073 -> 2191;
	2192 [label="IDENTIFIERS:rfe"];
	2191 -> 2192;
	2193 [label="IDENTIFIERS:rfe"];
	2191 -> 2193;
	2194 [label="MODULE_CONNECT"];
	2073 -> 2194;
	2195 [label="IDENTIFIERS:du_hwbkpt"];
	2194 -> 2195;
	2196 [label="IDENTIFIERS:du_hwbkpt"];
	2194 -> 2196;
	2197 [label="MODULE_CONNECT"];
	2073 -> 2197;
	2198 [label="IDENTIFIERS:except_illegal"];
	2197 -> 2198;
	2199 [label="IDENTIFIERS:except_illegal"];
	2197 -> 2199;
	2201 [label="MODULE_INSTANCE"];
	718 -> 2201;
	2202 [label="IDENTIFIERS:or1200_rf"];
	2201 -> 2202;
	2203 [label="MODULE_NAMED_INSTANCE"];
	2201 -> 2203;
	2204 [label="IDENTIFIERS:or1200_rf"];
	2203 -> 2204;
	2205 [label="MODULE_CONNECT_LIST"];
	2203 -> 2205;
	2206 [label="MODULE_CONNECT"];
	2205 -> 2206;
	2207 [label="IDENTIFIERS:clk"];
	2206 -> 2207;
	2208 [label="IDENTIFIERS:clk"];
	2206 -> 2208;
	2209 [label="MODULE_CONNECT"];
	2205 -> 2209;
	2210 [label="IDENTIFIERS:rst"];
	2209 -> 2210;
	2211 [label="IDENTIFIERS:rst"];
	2209 -> 2211;
	2212 [label="MODULE_CONNECT"];
	2205 -> 2212;
	2213 [label="IDENTIFIERS:supv"];
	2212 -> 2213;
	2214 [label="ARRAY_REF"];
	2212 -> 2214;
	2215 [label="IDENTIFIERS:sr"];
	2214 -> 2215;
	2216 [label="NUMBERS DEC:0"];
	2214 -> 2216;
	2217 [label="MODULE_CONNECT"];
	2205 -> 2217;
	2218 [label="IDENTIFIERS:wb_freeze"];
	2217 -> 2218;
	2219 [label="IDENTIFIERS:wb_freeze"];
	2217 -> 2219;
	2220 [label="MODULE_CONNECT"];
	2205 -> 2220;
	2221 [label="IDENTIFIERS:addrw"];
	2220 -> 2221;
	2222 [label="IDENTIFIERS:rf_addrw"];
	2220 -> 2222;
	2223 [label="MODULE_CONNECT"];
	2205 -> 2223;
	2224 [label="IDENTIFIERS:dataw"];
	2223 -> 2224;
	2225 [label="IDENTIFIERS:rf_dataw"];
	2223 -> 2225;
	2226 [label="MODULE_CONNECT"];
	2205 -> 2226;
	2227 [label="IDENTIFIERS:id_freeze"];
	2226 -> 2227;
	2228 [label="IDENTIFIERS:id_freeze"];
	2226 -> 2228;
	2229 [label="MODULE_CONNECT"];
	2205 -> 2229;
	2230 [label="IDENTIFIERS:we"];
	2229 -> 2230;
	2231 [label="ARRAY_REF"];
	2229 -> 2231;
	2232 [label="IDENTIFIERS:rfwb_op"];
	2231 -> 2232;
	2233 [label="NUMBERS DEC:0"];
	2231 -> 2233;
	2234 [label="MODULE_CONNECT"];
	2205 -> 2234;
	2235 [label="IDENTIFIERS:flushpipe"];
	2234 -> 2235;
	2236 [label="IDENTIFIERS:flushpipe"];
	2234 -> 2236;
	2237 [label="MODULE_CONNECT"];
	2205 -> 2237;
	2238 [label="IDENTIFIERS:addra"];
	2237 -> 2238;
	2239 [label="IDENTIFIERS:rf_addra"];
	2237 -> 2239;
	2240 [label="MODULE_CONNECT"];
	2205 -> 2240;
	2241 [label="IDENTIFIERS:rda"];
	2240 -> 2241;
	2242 [label="IDENTIFIERS:rf_rda"];
	2240 -> 2242;
	2243 [label="MODULE_CONNECT"];
	2205 -> 2243;
	2244 [label="IDENTIFIERS:dataa"];
	2243 -> 2244;
	2245 [label="IDENTIFIERS:rf_dataa"];
	2243 -> 2245;
	2246 [label="MODULE_CONNECT"];
	2205 -> 2246;
	2247 [label="IDENTIFIERS:addrb"];
	2246 -> 2247;
	2248 [label="IDENTIFIERS:rf_addrb"];
	2246 -> 2248;
	2249 [label="MODULE_CONNECT"];
	2205 -> 2249;
	2250 [label="IDENTIFIERS:rdb"];
	2249 -> 2250;
	2251 [label="IDENTIFIERS:rf_rdb"];
	2249 -> 2251;
	2252 [label="MODULE_CONNECT"];
	2205 -> 2252;
	2253 [label="IDENTIFIERS:datab"];
	2252 -> 2253;
	2254 [label="IDENTIFIERS:rf_datab"];
	2252 -> 2254;
	2255 [label="MODULE_CONNECT"];
	2205 -> 2255;
	2256 [label="IDENTIFIERS:spr_cs"];
	2255 -> 2256;
	2257 [label="ARRAY_REF"];
	2255 -> 2257;
	2258 [label="IDENTIFIERS:spr_cs"];
	2257 -> 2258;
	2259 [label="NUMBERS BIN:00000"];
	2257 -> 2259;
	2260 [label="MODULE_CONNECT"];
	2205 -> 2260;
	2261 [label="IDENTIFIERS:spr_write"];
	2260 -> 2261;
	2262 [label="IDENTIFIERS:spr_we"];
	2260 -> 2262;
	2263 [label="MODULE_CONNECT"];
	2205 -> 2263;
	2264 [label="IDENTIFIERS:spr_addr"];
	2263 -> 2264;
	2265 [label="IDENTIFIERS:spr_addr"];
	2263 -> 2265;
	2266 [label="MODULE_CONNECT"];
	2205 -> 2266;
	2267 [label="IDENTIFIERS:spr_dat_i"];
	2266 -> 2267;
	2268 [label="IDENTIFIERS:spr_dat_cpu"];
	2266 -> 2268;
	2269 [label="MODULE_CONNECT"];
	2205 -> 2269;
	2270 [label="IDENTIFIERS:spr_dat_o"];
	2269 -> 2270;
	2271 [label="IDENTIFIERS:spr_dat_rf"];
	2269 -> 2271;
	2273 [label="MODULE_INSTANCE"];
	718 -> 2273;
	2274 [label="IDENTIFIERS:or1200_operandmuxes"];
	2273 -> 2274;
	2275 [label="MODULE_NAMED_INSTANCE"];
	2273 -> 2275;
	2276 [label="IDENTIFIERS:or1200_operandmuxes"];
	2275 -> 2276;
	2277 [label="MODULE_CONNECT_LIST"];
	2275 -> 2277;
	2278 [label="MODULE_CONNECT"];
	2277 -> 2278;
	2279 [label="IDENTIFIERS:clk"];
	2278 -> 2279;
	2280 [label="IDENTIFIERS:clk"];
	2278 -> 2280;
	2281 [label="MODULE_CONNECT"];
	2277 -> 2281;
	2282 [label="IDENTIFIERS:rst"];
	2281 -> 2282;
	2283 [label="IDENTIFIERS:rst"];
	2281 -> 2283;
	2284 [label="MODULE_CONNECT"];
	2277 -> 2284;
	2285 [label="IDENTIFIERS:id_freeze"];
	2284 -> 2285;
	2286 [label="IDENTIFIERS:id_freeze"];
	2284 -> 2286;
	2287 [label="MODULE_CONNECT"];
	2277 -> 2287;
	2288 [label="IDENTIFIERS:ex_freeze"];
	2287 -> 2288;
	2289 [label="IDENTIFIERS:ex_freeze"];
	2287 -> 2289;
	2290 [label="MODULE_CONNECT"];
	2277 -> 2290;
	2291 [label="IDENTIFIERS:rf_dataa"];
	2290 -> 2291;
	2292 [label="IDENTIFIERS:rf_dataa"];
	2290 -> 2292;
	2293 [label="MODULE_CONNECT"];
	2277 -> 2293;
	2294 [label="IDENTIFIERS:rf_datab"];
	2293 -> 2294;
	2295 [label="IDENTIFIERS:rf_datab"];
	2293 -> 2295;
	2296 [label="MODULE_CONNECT"];
	2277 -> 2296;
	2297 [label="IDENTIFIERS:ex_forw"];
	2296 -> 2297;
	2298 [label="IDENTIFIERS:rf_dataw"];
	2296 -> 2298;
	2299 [label="MODULE_CONNECT"];
	2277 -> 2299;
	2300 [label="IDENTIFIERS:wb_forw"];
	2299 -> 2300;
	2301 [label="IDENTIFIERS:wb_forw"];
	2299 -> 2301;
	2302 [label="MODULE_CONNECT"];
	2277 -> 2302;
	2303 [label="IDENTIFIERS:simm"];
	2302 -> 2303;
	2304 [label="IDENTIFIERS:simm"];
	2302 -> 2304;
	2305 [label="MODULE_CONNECT"];
	2277 -> 2305;
	2306 [label="IDENTIFIERS:sel_a"];
	2305 -> 2306;
	2307 [label="IDENTIFIERS:sel_a"];
	2305 -> 2307;
	2308 [label="MODULE_CONNECT"];
	2277 -> 2308;
	2309 [label="IDENTIFIERS:sel_b"];
	2308 -> 2309;
	2310 [label="IDENTIFIERS:sel_b"];
	2308 -> 2310;
	2311 [label="MODULE_CONNECT"];
	2277 -> 2311;
	2312 [label="IDENTIFIERS:operand_a"];
	2311 -> 2312;
	2313 [label="IDENTIFIERS:operand_a"];
	2311 -> 2313;
	2314 [label="MODULE_CONNECT"];
	2277 -> 2314;
	2315 [label="IDENTIFIERS:operand_b"];
	2314 -> 2315;
	2316 [label="IDENTIFIERS:operand_b"];
	2314 -> 2316;
	2317 [label="MODULE_CONNECT"];
	2277 -> 2317;
	2318 [label="IDENTIFIERS:muxed_b"];
	2317 -> 2318;
	2319 [label="IDENTIFIERS:muxed_b"];
	2317 -> 2319;
	2321 [label="MODULE_INSTANCE"];
	718 -> 2321;
	2322 [label="IDENTIFIERS:or1200_alu"];
	2321 -> 2322;
	2323 [label="MODULE_NAMED_INSTANCE"];
	2321 -> 2323;
	2324 [label="IDENTIFIERS:or1200_alu"];
	2323 -> 2324;
	2325 [label="MODULE_CONNECT_LIST"];
	2323 -> 2325;
	2326 [label="MODULE_CONNECT"];
	2325 -> 2326;
	2327 [label="IDENTIFIERS:a"];
	2326 -> 2327;
	2328 [label="IDENTIFIERS:operand_a"];
	2326 -> 2328;
	2329 [label="MODULE_CONNECT"];
	2325 -> 2329;
	2330 [label="IDENTIFIERS:b"];
	2329 -> 2330;
	2331 [label="IDENTIFIERS:operand_b"];
	2329 -> 2331;
	2332 [label="MODULE_CONNECT"];
	2325 -> 2332;
	2333 [label="IDENTIFIERS:mult_mac_result"];
	2332 -> 2333;
	2334 [label="IDENTIFIERS:mult_mac_result"];
	2332 -> 2334;
	2335 [label="MODULE_CONNECT"];
	2325 -> 2335;
	2336 [label="IDENTIFIERS:macrc_op"];
	2335 -> 2336;
	2337 [label="IDENTIFIERS:ex_macrc_op"];
	2335 -> 2337;
	2338 [label="MODULE_CONNECT"];
	2325 -> 2338;
	2339 [label="IDENTIFIERS:alu_op"];
	2338 -> 2339;
	2340 [label="IDENTIFIERS:alu_op"];
	2338 -> 2340;
	2341 [label="MODULE_CONNECT"];
	2325 -> 2341;
	2342 [label="IDENTIFIERS:shrot_op"];
	2341 -> 2342;
	2343 [label="IDENTIFIERS:shrot_op"];
	2341 -> 2343;
	2344 [label="MODULE_CONNECT"];
	2325 -> 2344;
	2345 [label="IDENTIFIERS:comp_op"];
	2344 -> 2345;
	2346 [label="IDENTIFIERS:comp_op"];
	2344 -> 2346;
	2347 [label="MODULE_CONNECT"];
	2325 -> 2347;
	2348 [label="IDENTIFIERS:cust5_op"];
	2347 -> 2348;
	2349 [label="IDENTIFIERS:cust5_op"];
	2347 -> 2349;
	2350 [label="MODULE_CONNECT"];
	2325 -> 2350;
	2351 [label="IDENTIFIERS:cust5_limm"];
	2350 -> 2351;
	2352 [label="IDENTIFIERS:cust5_limm"];
	2350 -> 2352;
	2353 [label="MODULE_CONNECT"];
	2325 -> 2353;
	2354 [label="IDENTIFIERS:result"];
	2353 -> 2354;
	2355 [label="IDENTIFIERS:alu_dataout"];
	2353 -> 2355;
	2356 [label="MODULE_CONNECT"];
	2325 -> 2356;
	2357 [label="IDENTIFIERS:flagforw"];
	2356 -> 2357;
	2358 [label="IDENTIFIERS:flagforw"];
	2356 -> 2358;
	2359 [label="MODULE_CONNECT"];
	2325 -> 2359;
	2360 [label="IDENTIFIERS:flag_we"];
	2359 -> 2360;
	2361 [label="IDENTIFIERS:flag_we"];
	2359 -> 2361;
	2362 [label="MODULE_CONNECT"];
	2325 -> 2362;
	2363 [label="IDENTIFIERS:cyforw"];
	2362 -> 2363;
	2364 [label="IDENTIFIERS:cyforw"];
	2362 -> 2364;
	2365 [label="MODULE_CONNECT"];
	2325 -> 2365;
	2366 [label="IDENTIFIERS:cy_we"];
	2365 -> 2366;
	2367 [label="IDENTIFIERS:cy_we"];
	2365 -> 2367;
	2368 [label="MODULE_CONNECT"];
	2325 -> 2368;
	2369 [label="IDENTIFIERS:flag"];
	2368 -> 2369;
	2370 [label="IDENTIFIERS:flag"];
	2368 -> 2370;
	2371 [label="MODULE_CONNECT"];
	2325 -> 2371;
	2372 [label="IDENTIFIERS:k_carry"];
	2371 -> 2372;
	2373 [label="IDENTIFIERS:k_carry"];
	2371 -> 2373;
	2375 [label="MODULE_INSTANCE"];
	718 -> 2375;
	2376 [label="IDENTIFIERS:or1200_mult_mac"];
	2375 -> 2376;
	2377 [label="MODULE_NAMED_INSTANCE"];
	2375 -> 2377;
	2378 [label="IDENTIFIERS:or1200_mult_mac"];
	2377 -> 2378;
	2379 [label="MODULE_CONNECT_LIST"];
	2377 -> 2379;
	2380 [label="MODULE_CONNECT"];
	2379 -> 2380;
	2381 [label="IDENTIFIERS:clk"];
	2380 -> 2381;
	2382 [label="IDENTIFIERS:clk"];
	2380 -> 2382;
	2383 [label="MODULE_CONNECT"];
	2379 -> 2383;
	2384 [label="IDENTIFIERS:rst"];
	2383 -> 2384;
	2385 [label="IDENTIFIERS:rst"];
	2383 -> 2385;
	2386 [label="MODULE_CONNECT"];
	2379 -> 2386;
	2387 [label="IDENTIFIERS:ex_freeze"];
	2386 -> 2387;
	2388 [label="IDENTIFIERS:ex_freeze"];
	2386 -> 2388;
	2389 [label="MODULE_CONNECT"];
	2379 -> 2389;
	2390 [label="IDENTIFIERS:id_macrc_op"];
	2389 -> 2390;
	2391 [label="IDENTIFIERS:id_macrc_op"];
	2389 -> 2391;
	2392 [label="MODULE_CONNECT"];
	2379 -> 2392;
	2393 [label="IDENTIFIERS:macrc_op"];
	2392 -> 2393;
	2394 [label="IDENTIFIERS:ex_macrc_op"];
	2392 -> 2394;
	2395 [label="MODULE_CONNECT"];
	2379 -> 2395;
	2396 [label="IDENTIFIERS:a"];
	2395 -> 2396;
	2397 [label="IDENTIFIERS:operand_a"];
	2395 -> 2397;
	2398 [label="MODULE_CONNECT"];
	2379 -> 2398;
	2399 [label="IDENTIFIERS:b"];
	2398 -> 2399;
	2400 [label="IDENTIFIERS:operand_b"];
	2398 -> 2400;
	2401 [label="MODULE_CONNECT"];
	2379 -> 2401;
	2402 [label="IDENTIFIERS:mac_op"];
	2401 -> 2402;
	2403 [label="IDENTIFIERS:mac_op"];
	2401 -> 2403;
	2404 [label="MODULE_CONNECT"];
	2379 -> 2404;
	2405 [label="IDENTIFIERS:alu_op"];
	2404 -> 2405;
	2406 [label="IDENTIFIERS:alu_op"];
	2404 -> 2406;
	2407 [label="MODULE_CONNECT"];
	2379 -> 2407;
	2408 [label="IDENTIFIERS:result"];
	2407 -> 2408;
	2409 [label="IDENTIFIERS:mult_mac_result"];
	2407 -> 2409;
	2410 [label="MODULE_CONNECT"];
	2379 -> 2410;
	2411 [label="IDENTIFIERS:mac_stall_r"];
	2410 -> 2411;
	2412 [label="IDENTIFIERS:mac_stall"];
	2410 -> 2412;
	2413 [label="MODULE_CONNECT"];
	2379 -> 2413;
	2414 [label="IDENTIFIERS:spr_cs"];
	2413 -> 2414;
	2415 [label="ARRAY_REF"];
	2413 -> 2415;
	2416 [label="IDENTIFIERS:spr_cs"];
	2415 -> 2416;
	2417 [label="NUMBERS BIN:00101"];
	2415 -> 2417;
	2418 [label="MODULE_CONNECT"];
	2379 -> 2418;
	2419 [label="IDENTIFIERS:spr_write"];
	2418 -> 2419;
	2420 [label="IDENTIFIERS:spr_we"];
	2418 -> 2420;
	2421 [label="MODULE_CONNECT"];
	2379 -> 2421;
	2422 [label="IDENTIFIERS:spr_addr"];
	2421 -> 2422;
	2423 [label="IDENTIFIERS:spr_addr"];
	2421 -> 2423;
	2424 [label="MODULE_CONNECT"];
	2379 -> 2424;
	2425 [label="IDENTIFIERS:spr_dat_i"];
	2424 -> 2425;
	2426 [label="IDENTIFIERS:spr_dat_cpu"];
	2424 -> 2426;
	2427 [label="MODULE_CONNECT"];
	2379 -> 2427;
	2428 [label="IDENTIFIERS:spr_dat_o"];
	2427 -> 2428;
	2429 [label="IDENTIFIERS:spr_dat_mac"];
	2427 -> 2429;
	2431 [label="MODULE_INSTANCE"];
	718 -> 2431;
	2432 [label="IDENTIFIERS:or1200_sprs"];
	2431 -> 2432;
	2433 [label="MODULE_NAMED_INSTANCE"];
	2431 -> 2433;
	2434 [label="IDENTIFIERS:or1200_sprs"];
	2433 -> 2434;
	2435 [label="MODULE_CONNECT_LIST"];
	2433 -> 2435;
	2436 [label="MODULE_CONNECT"];
	2435 -> 2436;
	2437 [label="IDENTIFIERS:clk"];
	2436 -> 2437;
	2438 [label="IDENTIFIERS:clk"];
	2436 -> 2438;
	2439 [label="MODULE_CONNECT"];
	2435 -> 2439;
	2440 [label="IDENTIFIERS:rst"];
	2439 -> 2440;
	2441 [label="IDENTIFIERS:rst"];
	2439 -> 2441;
	2442 [label="MODULE_CONNECT"];
	2435 -> 2442;
	2443 [label="IDENTIFIERS:addrbase"];
	2442 -> 2443;
	2444 [label="IDENTIFIERS:operand_a"];
	2442 -> 2444;
	2445 [label="MODULE_CONNECT"];
	2435 -> 2445;
	2446 [label="IDENTIFIERS:addrofs"];
	2445 -> 2446;
	2447 [label="IDENTIFIERS:spr_addrimm"];
	2445 -> 2447;
	2448 [label="MODULE_CONNECT"];
	2435 -> 2448;
	2449 [label="IDENTIFIERS:dat_i"];
	2448 -> 2449;
	2450 [label="IDENTIFIERS:operand_b"];
	2448 -> 2450;
	2451 [label="MODULE_CONNECT"];
	2435 -> 2451;
	2452 [label="IDENTIFIERS:alu_op"];
	2451 -> 2452;
	2453 [label="IDENTIFIERS:alu_op"];
	2451 -> 2453;
	2454 [label="MODULE_CONNECT"];
	2435 -> 2454;
	2455 [label="IDENTIFIERS:flagforw"];
	2454 -> 2455;
	2456 [label="IDENTIFIERS:flagforw"];
	2454 -> 2456;
	2457 [label="MODULE_CONNECT"];
	2435 -> 2457;
	2458 [label="IDENTIFIERS:flag_we"];
	2457 -> 2458;
	2459 [label="IDENTIFIERS:flag_we"];
	2457 -> 2459;
	2460 [label="MODULE_CONNECT"];
	2435 -> 2460;
	2461 [label="IDENTIFIERS:flag"];
	2460 -> 2461;
	2462 [label="IDENTIFIERS:flag"];
	2460 -> 2462;
	2463 [label="MODULE_CONNECT"];
	2435 -> 2463;
	2464 [label="IDENTIFIERS:cyforw"];
	2463 -> 2464;
	2465 [label="IDENTIFIERS:cyforw"];
	2463 -> 2465;
	2466 [label="MODULE_CONNECT"];
	2435 -> 2466;
	2467 [label="IDENTIFIERS:cy_we"];
	2466 -> 2467;
	2468 [label="IDENTIFIERS:cy_we"];
	2466 -> 2468;
	2469 [label="MODULE_CONNECT"];
	2435 -> 2469;
	2470 [label="IDENTIFIERS:carry"];
	2469 -> 2470;
	2471 [label="IDENTIFIERS:k_carry"];
	2469 -> 2471;
	2472 [label="MODULE_CONNECT"];
	2435 -> 2472;
	2473 [label="IDENTIFIERS:to_wbmux"];
	2472 -> 2473;
	2474 [label="IDENTIFIERS:sprs_dataout"];
	2472 -> 2474;
	2475 [label="MODULE_CONNECT"];
	2435 -> 2475;
	2476 [label="IDENTIFIERS:du_addr"];
	2475 -> 2476;
	2477 [label="IDENTIFIERS:du_addr"];
	2475 -> 2477;
	2478 [label="MODULE_CONNECT"];
	2435 -> 2478;
	2479 [label="IDENTIFIERS:du_dat_du"];
	2478 -> 2479;
	2480 [label="IDENTIFIERS:du_dat_du"];
	2478 -> 2480;
	2481 [label="MODULE_CONNECT"];
	2435 -> 2481;
	2482 [label="IDENTIFIERS:du_read"];
	2481 -> 2482;
	2483 [label="IDENTIFIERS:du_read"];
	2481 -> 2483;
	2484 [label="MODULE_CONNECT"];
	2435 -> 2484;
	2485 [label="IDENTIFIERS:du_write"];
	2484 -> 2485;
	2486 [label="IDENTIFIERS:du_write"];
	2484 -> 2486;
	2487 [label="MODULE_CONNECT"];
	2435 -> 2487;
	2488 [label="IDENTIFIERS:du_dat_cpu"];
	2487 -> 2488;
	2489 [label="IDENTIFIERS:du_dat_cpu"];
	2487 -> 2489;
	2490 [label="MODULE_CONNECT"];
	2435 -> 2490;
	2491 [label="IDENTIFIERS:spr_addr"];
	2490 -> 2491;
	2492 [label="IDENTIFIERS:spr_addr"];
	2490 -> 2492;
	2493 [label="MODULE_CONNECT"];
	2435 -> 2493;
	2494 [label="IDENTIFIERS:spr_dat_pic"];
	2493 -> 2494;
	2495 [label="IDENTIFIERS:spr_dat_pic"];
	2493 -> 2495;
	2496 [label="MODULE_CONNECT"];
	2435 -> 2496;
	2497 [label="IDENTIFIERS:spr_dat_tt"];
	2496 -> 2497;
	2498 [label="IDENTIFIERS:spr_dat_tt"];
	2496 -> 2498;
	2499 [label="MODULE_CONNECT"];
	2435 -> 2499;
	2500 [label="IDENTIFIERS:spr_dat_pm"];
	2499 -> 2500;
	2501 [label="IDENTIFIERS:spr_dat_pm"];
	2499 -> 2501;
	2502 [label="MODULE_CONNECT"];
	2435 -> 2502;
	2503 [label="IDENTIFIERS:spr_dat_cfgr"];
	2502 -> 2503;
	2504 [label="IDENTIFIERS:spr_dat_cfgr"];
	2502 -> 2504;
	2505 [label="MODULE_CONNECT"];
	2435 -> 2505;
	2506 [label="IDENTIFIERS:spr_dat_rf"];
	2505 -> 2506;
	2507 [label="IDENTIFIERS:spr_dat_rf"];
	2505 -> 2507;
	2508 [label="MODULE_CONNECT"];
	2435 -> 2508;
	2509 [label="IDENTIFIERS:spr_dat_npc"];
	2508 -> 2509;
	2510 [label="IDENTIFIERS:spr_dat_npc"];
	2508 -> 2510;
	2511 [label="MODULE_CONNECT"];
	2435 -> 2511;
	2512 [label="IDENTIFIERS:spr_dat_ppc"];
	2511 -> 2512;
	2513 [label="IDENTIFIERS:spr_dat_ppc"];
	2511 -> 2513;
	2514 [label="MODULE_CONNECT"];
	2435 -> 2514;
	2515 [label="IDENTIFIERS:spr_dat_mac"];
	2514 -> 2515;
	2516 [label="IDENTIFIERS:spr_dat_mac"];
	2514 -> 2516;
	2517 [label="MODULE_CONNECT"];
	2435 -> 2517;
	2518 [label="IDENTIFIERS:spr_dat_dmmu"];
	2517 -> 2518;
	2519 [label="IDENTIFIERS:spr_dat_dmmu"];
	2517 -> 2519;
	2520 [label="MODULE_CONNECT"];
	2435 -> 2520;
	2521 [label="IDENTIFIERS:spr_dat_immu"];
	2520 -> 2521;
	2522 [label="IDENTIFIERS:spr_dat_immu"];
	2520 -> 2522;
	2523 [label="MODULE_CONNECT"];
	2435 -> 2523;
	2524 [label="IDENTIFIERS:spr_dat_du"];
	2523 -> 2524;
	2525 [label="IDENTIFIERS:spr_dat_du"];
	2523 -> 2525;
	2526 [label="MODULE_CONNECT"];
	2435 -> 2526;
	2527 [label="IDENTIFIERS:spr_dat_o"];
	2526 -> 2527;
	2528 [label="IDENTIFIERS:spr_dat_cpu"];
	2526 -> 2528;
	2529 [label="MODULE_CONNECT"];
	2435 -> 2529;
	2530 [label="IDENTIFIERS:spr_cs"];
	2529 -> 2530;
	2531 [label="IDENTIFIERS:spr_cs"];
	2529 -> 2531;
	2532 [label="MODULE_CONNECT"];
	2435 -> 2532;
	2533 [label="IDENTIFIERS:spr_we"];
	2532 -> 2533;
	2534 [label="IDENTIFIERS:spr_we"];
	2532 -> 2534;
	2535 [label="MODULE_CONNECT"];
	2435 -> 2535;
	2536 [label="IDENTIFIERS:epcr_we"];
	2535 -> 2536;
	2537 [label="IDENTIFIERS:epcr_we"];
	2535 -> 2537;
	2538 [label="MODULE_CONNECT"];
	2435 -> 2538;
	2539 [label="IDENTIFIERS:eear_we"];
	2538 -> 2539;
	2540 [label="IDENTIFIERS:eear_we"];
	2538 -> 2540;
	2541 [label="MODULE_CONNECT"];
	2435 -> 2541;
	2542 [label="IDENTIFIERS:esr_we"];
	2541 -> 2542;
	2543 [label="IDENTIFIERS:esr_we"];
	2541 -> 2543;
	2544 [label="MODULE_CONNECT"];
	2435 -> 2544;
	2545 [label="IDENTIFIERS:pc_we"];
	2544 -> 2545;
	2546 [label="IDENTIFIERS:pc_we"];
	2544 -> 2546;
	2547 [label="MODULE_CONNECT"];
	2435 -> 2547;
	2548 [label="IDENTIFIERS:epcr"];
	2547 -> 2548;
	2549 [label="IDENTIFIERS:epcr"];
	2547 -> 2549;
	2550 [label="MODULE_CONNECT"];
	2435 -> 2550;
	2551 [label="IDENTIFIERS:eear"];
	2550 -> 2551;
	2552 [label="IDENTIFIERS:eear"];
	2550 -> 2552;
	2553 [label="MODULE_CONNECT"];
	2435 -> 2553;
	2554 [label="IDENTIFIERS:esr"];
	2553 -> 2554;
	2555 [label="IDENTIFIERS:esr"];
	2553 -> 2555;
	2556 [label="MODULE_CONNECT"];
	2435 -> 2556;
	2557 [label="IDENTIFIERS:except_started"];
	2556 -> 2557;
	2558 [label="IDENTIFIERS:except_started"];
	2556 -> 2558;
	2559 [label="MODULE_CONNECT"];
	2435 -> 2559;
	2560 [label="IDENTIFIERS:sr_we"];
	2559 -> 2560;
	2561 [label="IDENTIFIERS:sr_we"];
	2559 -> 2561;
	2562 [label="MODULE_CONNECT"];
	2435 -> 2562;
	2563 [label="IDENTIFIERS:to_sr"];
	2562 -> 2563;
	2564 [label="IDENTIFIERS:to_sr"];
	2562 -> 2564;
	2565 [label="MODULE_CONNECT"];
	2435 -> 2565;
	2566 [label="IDENTIFIERS:sr"];
	2565 -> 2566;
	2567 [label="IDENTIFIERS:sr"];
	2565 -> 2567;
	2568 [label="MODULE_CONNECT"];
	2435 -> 2568;
	2569 [label="IDENTIFIERS:branch_op"];
	2568 -> 2569;
	2570 [label="IDENTIFIERS:branch_op"];
	2568 -> 2570;
	2572 [label="MODULE_INSTANCE"];
	718 -> 2572;
	2573 [label="IDENTIFIERS:or1200_lsu"];
	2572 -> 2573;
	2574 [label="MODULE_NAMED_INSTANCE"];
	2572 -> 2574;
	2575 [label="IDENTIFIERS:or1200_lsu"];
	2574 -> 2575;
	2576 [label="MODULE_CONNECT_LIST"];
	2574 -> 2576;
	2577 [label="MODULE_CONNECT"];
	2576 -> 2577;
	2578 [label="IDENTIFIERS:addrbase"];
	2577 -> 2578;
	2579 [label="IDENTIFIERS:operand_a"];
	2577 -> 2579;
	2580 [label="MODULE_CONNECT"];
	2576 -> 2580;
	2581 [label="IDENTIFIERS:addrofs"];
	2580 -> 2581;
	2582 [label="IDENTIFIERS:lsu_addrofs"];
	2580 -> 2582;
	2583 [label="MODULE_CONNECT"];
	2576 -> 2583;
	2584 [label="IDENTIFIERS:lsu_op"];
	2583 -> 2584;
	2585 [label="IDENTIFIERS:lsu_op"];
	2583 -> 2585;
	2586 [label="MODULE_CONNECT"];
	2576 -> 2586;
	2587 [label="IDENTIFIERS:lsu_datain"];
	2586 -> 2587;
	2588 [label="IDENTIFIERS:operand_b"];
	2586 -> 2588;
	2589 [label="MODULE_CONNECT"];
	2576 -> 2589;
	2590 [label="IDENTIFIERS:lsu_dataout"];
	2589 -> 2590;
	2591 [label="IDENTIFIERS:lsu_dataout"];
	2589 -> 2591;
	2592 [label="MODULE_CONNECT"];
	2576 -> 2592;
	2593 [label="IDENTIFIERS:lsu_stall"];
	2592 -> 2593;
	2594 [label="IDENTIFIERS:lsu_stall"];
	2592 -> 2594;
	2595 [label="MODULE_CONNECT"];
	2576 -> 2595;
	2596 [label="IDENTIFIERS:lsu_unstall"];
	2595 -> 2596;
	2597 [label="IDENTIFIERS:lsu_unstall"];
	2595 -> 2597;
	2598 [label="MODULE_CONNECT"];
	2576 -> 2598;
	2599 [label="IDENTIFIERS:du_stall"];
	2598 -> 2599;
	2600 [label="IDENTIFIERS:du_stall"];
	2598 -> 2600;
	2601 [label="MODULE_CONNECT"];
	2576 -> 2601;
	2602 [label="IDENTIFIERS:except_align"];
	2601 -> 2602;
	2603 [label="IDENTIFIERS:except_align"];
	2601 -> 2603;
	2604 [label="MODULE_CONNECT"];
	2576 -> 2604;
	2605 [label="IDENTIFIERS:except_dtlbmiss"];
	2604 -> 2605;
	2606 [label="IDENTIFIERS:except_dtlbmiss"];
	2604 -> 2606;
	2607 [label="MODULE_CONNECT"];
	2576 -> 2607;
	2608 [label="IDENTIFIERS:except_dmmufault"];
	2607 -> 2608;
	2609 [label="IDENTIFIERS:except_dmmufault"];
	2607 -> 2609;
	2610 [label="MODULE_CONNECT"];
	2576 -> 2610;
	2611 [label="IDENTIFIERS:except_dbuserr"];
	2610 -> 2611;
	2612 [label="IDENTIFIERS:except_dbuserr"];
	2610 -> 2612;
	2613 [label="MODULE_CONNECT"];
	2576 -> 2613;
	2614 [label="IDENTIFIERS:dcpu_adr_o"];
	2613 -> 2614;
	2615 [label="IDENTIFIERS:dcpu_adr_o"];
	2613 -> 2615;
	2616 [label="MODULE_CONNECT"];
	2576 -> 2616;
	2617 [label="IDENTIFIERS:dcpu_cycstb_o"];
	2616 -> 2617;
	2618 [label="IDENTIFIERS:dcpu_cycstb_o"];
	2616 -> 2618;
	2619 [label="MODULE_CONNECT"];
	2576 -> 2619;
	2620 [label="IDENTIFIERS:dcpu_we_o"];
	2619 -> 2620;
	2621 [label="IDENTIFIERS:dcpu_we_o"];
	2619 -> 2621;
	2622 [label="MODULE_CONNECT"];
	2576 -> 2622;
	2623 [label="IDENTIFIERS:dcpu_sel_o"];
	2622 -> 2623;
	2624 [label="IDENTIFIERS:dcpu_sel_o"];
	2622 -> 2624;
	2625 [label="MODULE_CONNECT"];
	2576 -> 2625;
	2626 [label="IDENTIFIERS:dcpu_tag_o"];
	2625 -> 2626;
	2627 [label="IDENTIFIERS:dcpu_tag_o"];
	2625 -> 2627;
	2628 [label="MODULE_CONNECT"];
	2576 -> 2628;
	2629 [label="IDENTIFIERS:dcpu_dat_o"];
	2628 -> 2629;
	2630 [label="IDENTIFIERS:dcpu_dat_o"];
	2628 -> 2630;
	2631 [label="MODULE_CONNECT"];
	2576 -> 2631;
	2632 [label="IDENTIFIERS:dcpu_dat_i"];
	2631 -> 2632;
	2633 [label="IDENTIFIERS:dcpu_dat_i"];
	2631 -> 2633;
	2634 [label="MODULE_CONNECT"];
	2576 -> 2634;
	2635 [label="IDENTIFIERS:dcpu_ack_i"];
	2634 -> 2635;
	2636 [label="IDENTIFIERS:dcpu_ack_i"];
	2634 -> 2636;
	2637 [label="MODULE_CONNECT"];
	2576 -> 2637;
	2638 [label="IDENTIFIERS:dcpu_rty_i"];
	2637 -> 2638;
	2639 [label="IDENTIFIERS:dcpu_rty_i"];
	2637 -> 2639;
	2640 [label="MODULE_CONNECT"];
	2576 -> 2640;
	2641 [label="IDENTIFIERS:dcpu_err_i"];
	2640 -> 2641;
	2642 [label="IDENTIFIERS:dcpu_err_i"];
	2640 -> 2642;
	2643 [label="MODULE_CONNECT"];
	2576 -> 2643;
	2644 [label="IDENTIFIERS:dcpu_tag_i"];
	2643 -> 2644;
	2645 [label="IDENTIFIERS:dcpu_tag_i"];
	2643 -> 2645;
	2647 [label="MODULE_INSTANCE"];
	718 -> 2647;
	2648 [label="IDENTIFIERS:or1200_wbmux"];
	2647 -> 2648;
	2649 [label="MODULE_NAMED_INSTANCE"];
	2647 -> 2649;
	2650 [label="IDENTIFIERS:or1200_wbmux"];
	2649 -> 2650;
	2651 [label="MODULE_CONNECT_LIST"];
	2649 -> 2651;
	2652 [label="MODULE_CONNECT"];
	2651 -> 2652;
	2653 [label="IDENTIFIERS:clk"];
	2652 -> 2653;
	2654 [label="IDENTIFIERS:clk"];
	2652 -> 2654;
	2655 [label="MODULE_CONNECT"];
	2651 -> 2655;
	2656 [label="IDENTIFIERS:rst"];
	2655 -> 2656;
	2657 [label="IDENTIFIERS:rst"];
	2655 -> 2657;
	2658 [label="MODULE_CONNECT"];
	2651 -> 2658;
	2659 [label="IDENTIFIERS:wb_freeze"];
	2658 -> 2659;
	2660 [label="IDENTIFIERS:wb_freeze"];
	2658 -> 2660;
	2661 [label="MODULE_CONNECT"];
	2651 -> 2661;
	2662 [label="IDENTIFIERS:rfwb_op"];
	2661 -> 2662;
	2663 [label="IDENTIFIERS:rfwb_op"];
	2661 -> 2663;
	2664 [label="MODULE_CONNECT"];
	2651 -> 2664;
	2665 [label="IDENTIFIERS:muxin_a"];
	2664 -> 2665;
	2666 [label="IDENTIFIERS:alu_dataout"];
	2664 -> 2666;
	2667 [label="MODULE_CONNECT"];
	2651 -> 2667;
	2668 [label="IDENTIFIERS:muxin_b"];
	2667 -> 2668;
	2669 [label="IDENTIFIERS:lsu_dataout"];
	2667 -> 2669;
	2670 [label="MODULE_CONNECT"];
	2651 -> 2670;
	2671 [label="IDENTIFIERS:muxin_c"];
	2670 -> 2671;
	2672 [label="IDENTIFIERS:sprs_dataout"];
	2670 -> 2672;
	2673 [label="MODULE_CONNECT"];
	2651 -> 2673;
	2674 [label="IDENTIFIERS:muxin_d"];
	2673 -> 2674;
	2675 [label="CONCATENATE"];
	2673 -> 2675;
	2676 [label="IDENTIFIERS:lr_sav"];
	2675 -> 2676;
	2677 [label="NUMBERS BIN:0"];
	2675 -> 2677;
	2678 [label="MODULE_CONNECT"];
	2651 -> 2678;
	2679 [label="IDENTIFIERS:muxout"];
	2678 -> 2679;
	2680 [label="IDENTIFIERS:rf_dataw"];
	2678 -> 2680;
	2681 [label="MODULE_CONNECT"];
	2651 -> 2681;
	2682 [label="IDENTIFIERS:muxreg"];
	2681 -> 2682;
	2683 [label="IDENTIFIERS:wb_forw"];
	2681 -> 2683;
	2684 [label="MODULE_CONNECT"];
	2651 -> 2684;
	2685 [label="IDENTIFIERS:muxreg_valid"];
	2684 -> 2685;
	2686 [label="IDENTIFIERS:wbforw_valid"];
	2684 -> 2686;
	2688 [label="MODULE_INSTANCE"];
	718 -> 2688;
	2689 [label="IDENTIFIERS:or1200_freeze"];
	2688 -> 2689;
	2690 [label="MODULE_NAMED_INSTANCE"];
	2688 -> 2690;
	2691 [label="IDENTIFIERS:or1200_freeze"];
	2690 -> 2691;
	2692 [label="MODULE_CONNECT_LIST"];
	2690 -> 2692;
	2693 [label="MODULE_CONNECT"];
	2692 -> 2693;
	2694 [label="IDENTIFIERS:clk"];
	2693 -> 2694;
	2695 [label="IDENTIFIERS:clk"];
	2693 -> 2695;
	2696 [label="MODULE_CONNECT"];
	2692 -> 2696;
	2697 [label="IDENTIFIERS:rst"];
	2696 -> 2697;
	2698 [label="IDENTIFIERS:rst"];
	2696 -> 2698;
	2699 [label="MODULE_CONNECT"];
	2692 -> 2699;
	2700 [label="IDENTIFIERS:multicycle"];
	2699 -> 2700;
	2701 [label="IDENTIFIERS:multicycle"];
	2699 -> 2701;
	2702 [label="MODULE_CONNECT"];
	2692 -> 2702;
	2703 [label="IDENTIFIERS:flushpipe"];
	2702 -> 2703;
	2704 [label="IDENTIFIERS:flushpipe"];
	2702 -> 2704;
	2705 [label="MODULE_CONNECT"];
	2692 -> 2705;
	2706 [label="IDENTIFIERS:extend_flush"];
	2705 -> 2706;
	2707 [label="IDENTIFIERS:extend_flush"];
	2705 -> 2707;
	2708 [label="MODULE_CONNECT"];
	2692 -> 2708;
	2709 [label="IDENTIFIERS:lsu_stall"];
	2708 -> 2709;
	2710 [label="IDENTIFIERS:lsu_stall"];
	2708 -> 2710;
	2711 [label="MODULE_CONNECT"];
	2692 -> 2711;
	2712 [label="IDENTIFIERS:if_stall"];
	2711 -> 2712;
	2713 [label="IDENTIFIERS:if_stall"];
	2711 -> 2713;
	2714 [label="MODULE_CONNECT"];
	2692 -> 2714;
	2715 [label="IDENTIFIERS:lsu_unstall"];
	2714 -> 2715;
	2716 [label="IDENTIFIERS:lsu_unstall"];
	2714 -> 2716;
	2717 [label="MODULE_CONNECT"];
	2692 -> 2717;
	2718 [label="IDENTIFIERS:force_dslot_fetch"];
	2717 -> 2718;
	2719 [label="IDENTIFIERS:force_dslot_fetch"];
	2717 -> 2719;
	2720 [label="MODULE_CONNECT"];
	2692 -> 2720;
	2721 [label="IDENTIFIERS:abort_ex"];
	2720 -> 2721;
	2722 [label="IDENTIFIERS:abort_ex"];
	2720 -> 2722;
	2723 [label="MODULE_CONNECT"];
	2692 -> 2723;
	2724 [label="IDENTIFIERS:du_stall"];
	2723 -> 2724;
	2725 [label="IDENTIFIERS:du_stall"];
	2723 -> 2725;
	2726 [label="MODULE_CONNECT"];
	2692 -> 2726;
	2727 [label="IDENTIFIERS:mac_stall"];
	2726 -> 2727;
	2728 [label="IDENTIFIERS:mac_stall"];
	2726 -> 2728;
	2729 [label="MODULE_CONNECT"];
	2692 -> 2729;
	2730 [label="IDENTIFIERS:genpc_freeze"];
	2729 -> 2730;
	2731 [label="IDENTIFIERS:genpc_freeze"];
	2729 -> 2731;
	2732 [label="MODULE_CONNECT"];
	2692 -> 2732;
	2733 [label="IDENTIFIERS:if_freeze"];
	2732 -> 2733;
	2734 [label="IDENTIFIERS:if_freeze"];
	2732 -> 2734;
	2735 [label="MODULE_CONNECT"];
	2692 -> 2735;
	2736 [label="IDENTIFIERS:id_freeze"];
	2735 -> 2736;
	2737 [label="IDENTIFIERS:id_freeze"];
	2735 -> 2737;
	2738 [label="MODULE_CONNECT"];
	2692 -> 2738;
	2739 [label="IDENTIFIERS:ex_freeze"];
	2738 -> 2739;
	2740 [label="IDENTIFIERS:ex_freeze"];
	2738 -> 2740;
	2741 [label="MODULE_CONNECT"];
	2692 -> 2741;
	2742 [label="IDENTIFIERS:wb_freeze"];
	2741 -> 2742;
	2743 [label="IDENTIFIERS:wb_freeze"];
	2741 -> 2743;
	2744 [label="MODULE_CONNECT"];
	2692 -> 2744;
	2745 [label="IDENTIFIERS:icpu_ack_i"];
	2744 -> 2745;
	2746 [label="IDENTIFIERS:icpu_ack_i"];
	2744 -> 2746;
	2747 [label="MODULE_CONNECT"];
	2692 -> 2747;
	2748 [label="IDENTIFIERS:icpu_err_i"];
	2747 -> 2748;
	2749 [label="IDENTIFIERS:icpu_err_i"];
	2747 -> 2749;
	2751 [label="MODULE_INSTANCE"];
	718 -> 2751;
	2752 [label="IDENTIFIERS:or1200_except"];
	2751 -> 2752;
	2753 [label="MODULE_NAMED_INSTANCE"];
	2751 -> 2753;
	2754 [label="IDENTIFIERS:or1200_except"];
	2753 -> 2754;
	2755 [label="MODULE_CONNECT_LIST"];
	2753 -> 2755;
	2756 [label="MODULE_CONNECT"];
	2755 -> 2756;
	2757 [label="IDENTIFIERS:clk"];
	2756 -> 2757;
	2758 [label="IDENTIFIERS:clk"];
	2756 -> 2758;
	2759 [label="MODULE_CONNECT"];
	2755 -> 2759;
	2760 [label="IDENTIFIERS:rst"];
	2759 -> 2760;
	2761 [label="IDENTIFIERS:rst"];
	2759 -> 2761;
	2762 [label="MODULE_CONNECT"];
	2755 -> 2762;
	2763 [label="IDENTIFIERS:sig_ibuserr"];
	2762 -> 2763;
	2764 [label="IDENTIFIERS:except_ibuserr"];
	2762 -> 2764;
	2765 [label="MODULE_CONNECT"];
	2755 -> 2765;
	2766 [label="IDENTIFIERS:sig_dbuserr"];
	2765 -> 2766;
	2767 [label="IDENTIFIERS:except_dbuserr"];
	2765 -> 2767;
	2768 [label="MODULE_CONNECT"];
	2755 -> 2768;
	2769 [label="IDENTIFIERS:sig_illegal"];
	2768 -> 2769;
	2770 [label="IDENTIFIERS:except_illegal"];
	2768 -> 2770;
	2771 [label="MODULE_CONNECT"];
	2755 -> 2771;
	2772 [label="IDENTIFIERS:sig_align"];
	2771 -> 2772;
	2773 [label="IDENTIFIERS:except_align"];
	2771 -> 2773;
	2774 [label="MODULE_CONNECT"];
	2755 -> 2774;
	2775 [label="IDENTIFIERS:sig_range"];
	2774 -> 2775;
	2776 [label="NUMBERS BIN:0"];
	2774 -> 2776;
	2777 [label="MODULE_CONNECT"];
	2755 -> 2777;
	2778 [label="IDENTIFIERS:sig_dtlbmiss"];
	2777 -> 2778;
	2779 [label="IDENTIFIERS:except_dtlbmiss"];
	2777 -> 2779;
	2780 [label="MODULE_CONNECT"];
	2755 -> 2780;
	2781 [label="IDENTIFIERS:sig_dmmufault"];
	2780 -> 2781;
	2782 [label="IDENTIFIERS:except_dmmufault"];
	2780 -> 2782;
	2783 [label="MODULE_CONNECT"];
	2755 -> 2783;
	2784 [label="IDENTIFIERS:sig_int"];
	2783 -> 2784;
	2785 [label="IDENTIFIERS:sig_int"];
	2783 -> 2785;
	2786 [label="MODULE_CONNECT"];
	2755 -> 2786;
	2787 [label="IDENTIFIERS:sig_syscall"];
	2786 -> 2787;
	2788 [label="IDENTIFIERS:sig_syscall"];
	2786 -> 2788;
	2789 [label="MODULE_CONNECT"];
	2755 -> 2789;
	2790 [label="IDENTIFIERS:sig_trap"];
	2789 -> 2790;
	2791 [label="IDENTIFIERS:sig_trap"];
	2789 -> 2791;
	2792 [label="MODULE_CONNECT"];
	2755 -> 2792;
	2793 [label="IDENTIFIERS:sig_itlbmiss"];
	2792 -> 2793;
	2794 [label="IDENTIFIERS:except_itlbmiss"];
	2792 -> 2794;
	2795 [label="MODULE_CONNECT"];
	2755 -> 2795;
	2796 [label="IDENTIFIERS:sig_immufault"];
	2795 -> 2796;
	2797 [label="IDENTIFIERS:except_immufault"];
	2795 -> 2797;
	2798 [label="MODULE_CONNECT"];
	2755 -> 2798;
	2799 [label="IDENTIFIERS:sig_tick"];
	2798 -> 2799;
	2800 [label="IDENTIFIERS:sig_tick"];
	2798 -> 2800;
	2801 [label="MODULE_CONNECT"];
	2755 -> 2801;
	2802 [label="IDENTIFIERS:branch_taken"];
	2801 -> 2802;
	2803 [label="IDENTIFIERS:branch_taken"];
	2801 -> 2803;
	2804 [label="MODULE_CONNECT"];
	2755 -> 2804;
	2805 [label="IDENTIFIERS:icpu_ack_i"];
	2804 -> 2805;
	2806 [label="IDENTIFIERS:icpu_ack_i"];
	2804 -> 2806;
	2807 [label="MODULE_CONNECT"];
	2755 -> 2807;
	2808 [label="IDENTIFIERS:icpu_err_i"];
	2807 -> 2808;
	2809 [label="IDENTIFIERS:icpu_err_i"];
	2807 -> 2809;
	2810 [label="MODULE_CONNECT"];
	2755 -> 2810;
	2811 [label="IDENTIFIERS:dcpu_ack_i"];
	2810 -> 2811;
	2812 [label="IDENTIFIERS:dcpu_ack_i"];
	2810 -> 2812;
	2813 [label="MODULE_CONNECT"];
	2755 -> 2813;
	2814 [label="IDENTIFIERS:dcpu_err_i"];
	2813 -> 2814;
	2815 [label="IDENTIFIERS:dcpu_err_i"];
	2813 -> 2815;
	2816 [label="MODULE_CONNECT"];
	2755 -> 2816;
	2817 [label="IDENTIFIERS:genpc_freeze"];
	2816 -> 2817;
	2818 [label="IDENTIFIERS:genpc_freeze"];
	2816 -> 2818;
	2819 [label="MODULE_CONNECT"];
	2755 -> 2819;
	2820 [label="IDENTIFIERS:id_freeze"];
	2819 -> 2820;
	2821 [label="IDENTIFIERS:id_freeze"];
	2819 -> 2821;
	2822 [label="MODULE_CONNECT"];
	2755 -> 2822;
	2823 [label="IDENTIFIERS:ex_freeze"];
	2822 -> 2823;
	2824 [label="IDENTIFIERS:ex_freeze"];
	2822 -> 2824;
	2825 [label="MODULE_CONNECT"];
	2755 -> 2825;
	2826 [label="IDENTIFIERS:wb_freeze"];
	2825 -> 2826;
	2827 [label="IDENTIFIERS:wb_freeze"];
	2825 -> 2827;
	2828 [label="MODULE_CONNECT"];
	2755 -> 2828;
	2829 [label="IDENTIFIERS:if_stall"];
	2828 -> 2829;
	2830 [label="IDENTIFIERS:if_stall"];
	2828 -> 2830;
	2831 [label="MODULE_CONNECT"];
	2755 -> 2831;
	2832 [label="IDENTIFIERS:if_pc"];
	2831 -> 2832;
	2833 [label="IDENTIFIERS:if_pc"];
	2831 -> 2833;
	2834 [label="MODULE_CONNECT"];
	2755 -> 2834;
	2835 [label="IDENTIFIERS:id_pc"];
	2834 -> 2835;
	2836 [label="IDENTIFIERS:id_pc"];
	2834 -> 2836;
	2837 [label="MODULE_CONNECT"];
	2755 -> 2837;
	2838 [label="IDENTIFIERS:lr_sav"];
	2837 -> 2838;
	2839 [label="IDENTIFIERS:lr_sav"];
	2837 -> 2839;
	2840 [label="MODULE_CONNECT"];
	2755 -> 2840;
	2841 [label="IDENTIFIERS:flushpipe"];
	2840 -> 2841;
	2842 [label="IDENTIFIERS:flushpipe"];
	2840 -> 2842;
	2843 [label="MODULE_CONNECT"];
	2755 -> 2843;
	2844 [label="IDENTIFIERS:extend_flush"];
	2843 -> 2844;
	2845 [label="IDENTIFIERS:extend_flush"];
	2843 -> 2845;
	2846 [label="MODULE_CONNECT"];
	2755 -> 2846;
	2847 [label="IDENTIFIERS:except_type"];
	2846 -> 2847;
	2848 [label="IDENTIFIERS:except_type"];
	2846 -> 2848;
	2849 [label="MODULE_CONNECT"];
	2755 -> 2849;
	2850 [label="IDENTIFIERS:except_start"];
	2849 -> 2850;
	2851 [label="IDENTIFIERS:except_start"];
	2849 -> 2851;
	2852 [label="MODULE_CONNECT"];
	2755 -> 2852;
	2853 [label="IDENTIFIERS:except_started"];
	2852 -> 2853;
	2854 [label="IDENTIFIERS:except_started"];
	2852 -> 2854;
	2855 [label="MODULE_CONNECT"];
	2755 -> 2855;
	2856 [label="IDENTIFIERS:except_stop"];
	2855 -> 2856;
	2857 [label="IDENTIFIERS:except_stop"];
	2855 -> 2857;
	2858 [label="MODULE_CONNECT"];
	2755 -> 2858;
	2859 [label="IDENTIFIERS:ex_void"];
	2858 -> 2859;
	2860 [label="IDENTIFIERS:ex_void"];
	2858 -> 2860;
	2861 [label="MODULE_CONNECT"];
	2755 -> 2861;
	2862 [label="IDENTIFIERS:spr_dat_ppc"];
	2861 -> 2862;
	2863 [label="IDENTIFIERS:spr_dat_ppc"];
	2861 -> 2863;
	2864 [label="MODULE_CONNECT"];
	2755 -> 2864;
	2865 [label="IDENTIFIERS:spr_dat_npc"];
	2864 -> 2865;
	2866 [label="IDENTIFIERS:spr_dat_npc"];
	2864 -> 2866;
	2867 [label="MODULE_CONNECT"];
	2755 -> 2867;
	2868 [label="IDENTIFIERS:datain"];
	2867 -> 2868;
	2869 [label="IDENTIFIERS:operand_b"];
	2867 -> 2869;
	2870 [label="MODULE_CONNECT"];
	2755 -> 2870;
	2871 [label="IDENTIFIERS:du_dsr"];
	2870 -> 2871;
	2872 [label="IDENTIFIERS:du_dsr"];
	2870 -> 2872;
	2873 [label="MODULE_CONNECT"];
	2755 -> 2873;
	2874 [label="IDENTIFIERS:epcr_we"];
	2873 -> 2874;
	2875 [label="IDENTIFIERS:epcr_we"];
	2873 -> 2875;
	2876 [label="MODULE_CONNECT"];
	2755 -> 2876;
	2877 [label="IDENTIFIERS:eear_we"];
	2876 -> 2877;
	2878 [label="IDENTIFIERS:eear_we"];
	2876 -> 2878;
	2879 [label="MODULE_CONNECT"];
	2755 -> 2879;
	2880 [label="IDENTIFIERS:esr_we"];
	2879 -> 2880;
	2881 [label="IDENTIFIERS:esr_we"];
	2879 -> 2881;
	2882 [label="MODULE_CONNECT"];
	2755 -> 2882;
	2883 [label="IDENTIFIERS:pc_we"];
	2882 -> 2883;
	2884 [label="IDENTIFIERS:pc_we"];
	2882 -> 2884;
	2885 [label="MODULE_CONNECT"];
	2755 -> 2885;
	2886 [label="IDENTIFIERS:epcr"];
	2885 -> 2886;
	2887 [label="IDENTIFIERS:epcr"];
	2885 -> 2887;
	2888 [label="MODULE_CONNECT"];
	2755 -> 2888;
	2889 [label="IDENTIFIERS:eear"];
	2888 -> 2889;
	2890 [label="IDENTIFIERS:eear"];
	2888 -> 2890;
	2891 [label="MODULE_CONNECT"];
	2755 -> 2891;
	2892 [label="IDENTIFIERS:esr"];
	2891 -> 2892;
	2893 [label="IDENTIFIERS:esr"];
	2891 -> 2893;
	2894 [label="MODULE_CONNECT"];
	2755 -> 2894;
	2895 [label="IDENTIFIERS:lsu_addr"];
	2894 -> 2895;
	2896 [label="IDENTIFIERS:dcpu_adr_o"];
	2894 -> 2896;
	2897 [label="MODULE_CONNECT"];
	2755 -> 2897;
	2898 [label="IDENTIFIERS:sr_we"];
	2897 -> 2898;
	2899 [label="IDENTIFIERS:sr_we"];
	2897 -> 2899;
	2900 [label="MODULE_CONNECT"];
	2755 -> 2900;
	2901 [label="IDENTIFIERS:to_sr"];
	2900 -> 2901;
	2902 [label="IDENTIFIERS:to_sr"];
	2900 -> 2902;
	2903 [label="MODULE_CONNECT"];
	2755 -> 2903;
	2904 [label="IDENTIFIERS:sr"];
	2903 -> 2904;
	2905 [label="IDENTIFIERS:sr"];
	2903 -> 2905;
	2906 [label="MODULE_CONNECT"];
	2755 -> 2906;
	2907 [label="IDENTIFIERS:abort_ex"];
	2906 -> 2907;
	2908 [label="IDENTIFIERS:abort_ex"];
	2906 -> 2908;
	2910 [label="MODULE_INSTANCE"];
	718 -> 2910;
	2911 [label="IDENTIFIERS:or1200_cfgr"];
	2910 -> 2911;
	2912 [label="MODULE_NAMED_INSTANCE"];
	2910 -> 2912;
	2913 [label="IDENTIFIERS:or1200_cfgr"];
	2912 -> 2913;
	2914 [label="MODULE_CONNECT_LIST"];
	2912 -> 2914;
	2915 [label="MODULE_CONNECT"];
	2914 -> 2915;
	2916 [label="IDENTIFIERS:spr_addr"];
	2915 -> 2916;
	2917 [label="IDENTIFIERS:spr_addr"];
	2915 -> 2917;
	2918 [label="MODULE_CONNECT"];
	2914 -> 2918;
	2919 [label="IDENTIFIERS:spr_dat_o"];
	2918 -> 2919;
	2920 [label="IDENTIFIERS:spr_dat_cfgr"];
	2918 -> 2920;
}
