INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/BCDButton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDButton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/Chronometer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chronometer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/MuxCAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MuxCAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/SevenSegDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/SevenSegmentController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/SystemWithoutDebouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SystemWithoutDebouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sources_1/new/ToggleButtons.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ToggleButtons
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/juan3/Vivado/Clock_Project/Clock_Project.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
