{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 12:28:22 2011 " "Info: Processing started: Wed Nov 23 12:28:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ADDA -c ADDA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ADDA -c ADDA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[4\] register SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\] 142.33 MHz 7.026 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 142.33 MHz between source register \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[4\]\" and destination register \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\" (period= 7.026 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.756 ns + Longest register register " "Info: + Longest register to register delay is 6.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[4\] 1 REG LCFF_X28_Y10_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 4; REG Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.616 ns) 1.714 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~5 2 COMB LCCOMB_X30_Y10_N0 1 " "Info: 2: + IC(1.098 ns) + CELL(0.616 ns) = 1.714 ns; Loc. = LCCOMB_X30_Y10_N0; Fanout = 1; COMB Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.370 ns) 2.758 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~6 3 COMB LCCOMB_X29_Y10_N8 16 " "Info: 3: + IC(0.674 ns) + CELL(0.370 ns) = 2.758 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 16; COMB Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 4.031 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~1 4 COMB LCCOMB_X25_Y10_N10 10 " "Info: 4: + IC(1.067 ns) + CELL(0.206 ns) = 4.031 ns; Loc. = LCCOMB_X25_Y10_N10; Fanout = 10; COMB Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.202 ns) 5.262 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~20 5 COMB LCCOMB_X24_Y10_N0 3 " "Info: 5: + IC(1.029 ns) + CELL(0.202 ns) = 5.262 ns; Loc. = LCCOMB_X24_Y10_N0; Fanout = 3; COMB Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~20 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.460 ns) 6.756 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\] 6 REG LCFF_X23_Y10_N5 1 " "Info: 6: + IC(1.034 ns) + CELL(0.460 ns) = 6.756 ns; Loc. = LCFF_X23_Y10_N5; Fanout = 1; REG Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~20 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 27.44 % ) " "Info: Total cell delay = 1.854 ns ( 27.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.902 ns ( 72.56 % ) " "Info: Total interconnect delay = 4.902 ns ( 72.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~20 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.756 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~20 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] {} } { 0.000ns 1.098ns 0.674ns 1.067ns 1.029ns 1.034ns } { 0.000ns 0.616ns 0.370ns 0.206ns 0.202ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.811 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK 1 CLK PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 3; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.276 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 229 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.276 ns; Loc. = CLKCTRL_G3; Fanout = 229; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 2.811 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\] 3 REG LCFF_X23_Y10_N5 1 " "Info: 3: + IC(0.869 ns) + CELL(0.666 ns) = 2.811 ns; Loc. = LCFF_X23_Y10_N5; Fanout = 1; REG Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK~clkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.25 % ) " "Info: Total cell delay = 1.806 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 35.75 % ) " "Info: Total interconnect delay = 1.005 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { CLOCK CLOCK~clkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] {} } { 0.000ns 0.000ns 0.136ns 0.869ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.817 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK 1 CLK PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 3; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.276 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 229 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.276 ns; Loc. = CLKCTRL_G3; Fanout = 229; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 2.817 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[4\] 3 REG LCFF_X28_Y10_N3 4 " "Info: 3: + IC(0.875 ns) + CELL(0.666 ns) = 2.817 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 4; REG Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLOCK~clkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.11 % ) " "Info: Total cell delay = 1.806 ns ( 64.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 35.89 % ) " "Info: Total interconnect delay = 1.011 ns ( 35.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { CLOCK CLOCK~clkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] {} } { 0.000ns 0.000ns 0.136ns 0.875ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { CLOCK CLOCK~clkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] {} } { 0.000ns 0.000ns 0.136ns 0.869ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { CLOCK CLOCK~clkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] {} } { 0.000ns 0.000ns 0.136ns 0.875ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.756 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~20 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.756 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~20 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] {} } { 0.000ns 1.098ns 0.674ns 1.067ns 1.029ns 1.034ns } { 0.000ns 0.616ns 0.370ns 0.206ns 0.202ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { CLOCK CLOCK~clkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] {} } { 0.000ns 0.000ns 0.136ns 0.869ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { CLOCK CLOCK~clkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] {} } { 0.000ns 0.000ns 0.136ns 0.875ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\] register sld_hub:sld_hub_inst\|tdo 97.94 MHz 10.21 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 97.94 MHz between source register \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 10.21 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.843 ns + Longest register register " "Info: + Longest register to register delay is 4.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\] 1 REG LCFF_X22_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N1; Fanout = 1; REG Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.650 ns) 1.408 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~6 2 COMB LCCOMB_X23_Y7_N8 1 " "Info: 2: + IC(0.758 ns) + CELL(0.650 ns) = 1.408 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 1; COMB Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~6 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 2.621 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~7 3 COMB LCCOMB_X25_Y7_N8 1 " "Info: 3: + IC(1.007 ns) + CELL(0.206 ns) = 2.621 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 1; COMB Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~6 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 3.612 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 4 COMB LCCOMB_X25_Y7_N26 1 " "Info: 4: + IC(0.367 ns) + CELL(0.624 ns) = 3.612 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; COMB Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~7 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~8 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.179 ns sld_hub:sld_hub_inst\|tdo~5 5 COMB LCCOMB_X25_Y7_N0 1 " "Info: 5: + IC(0.361 ns) + CELL(0.206 ns) = 4.179 ns; Loc. = LCCOMB_X25_Y7_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 4.735 ns sld_hub:sld_hub_inst\|tdo~6 6 COMB LCCOMB_X25_Y7_N2 1 " "Info: 6: + IC(0.350 ns) + CELL(0.206 ns) = 4.735 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.843 ns sld_hub:sld_hub_inst\|tdo 7 REG LCFF_X25_Y7_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.843 ns; Loc. = LCFF_X25_Y7_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 41.30 % ) " "Info: Total cell delay = 2.000 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.843 ns ( 58.70 % ) " "Info: Total interconnect delay = 2.843 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~6 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~7 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~6 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~7 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.758ns 1.007ns 0.367ns 0.361ns 0.350ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.391 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 218 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G2; Fanout = 218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 5.391 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X25_Y7_N3 2 " "Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 5.391 ns; Loc. = LCFF_X25_Y7_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.35 % ) " "Info: Total cell delay = 0.666 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.725 ns ( 87.65 % ) " "Info: Total interconnect delay = 4.725 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.391 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.825ns 0.900ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.389 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 218 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G2; Fanout = 218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 5.389 ns SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\] 3 REG LCFF_X22_Y7_N1 1 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 5.389 ns; Loc. = LCFF_X22_Y7_N1; Fanout = 1; REG Node = 'SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.36 % ) " "Info: Total cell delay = 0.666 ns ( 12.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.723 ns ( 87.64 % ) " "Info: Total interconnect delay = 4.723 ns ( 87.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.389 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] {} } { 0.000ns 3.825ns 0.898ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.391 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.825ns 0.900ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.389 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] {} } { 0.000ns 3.825ns 0.898ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~6 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~7 SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~6 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~7 {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.758ns 1.007ns 0.367ns 0.361ns 0.350ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.391 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.825ns 0.900ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.389 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} SIGN:inst3|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] {} } { 0.000ns 3.825ns 0.898ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AD:inst2\|AD_OUT\[5\] AD_DB\[5\] CLOCK 5.415 ns register " "Info: tsu for register \"AD:inst2\|AD_OUT\[5\]\" (data pin = \"AD_DB\[5\]\", clock pin = \"CLOCK\") is 5.415 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.275 ns + Longest pin register " "Info: + Longest pin to register delay is 8.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns AD_DB\[5\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'AD_DB\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD_DB[5] } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 560 440 608 576 "AD_DB\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.821 ns) + CELL(0.460 ns) 8.275 ns AD:inst2\|AD_OUT\[5\] 2 REG LCFF_X19_Y8_N27 1 " "Info: 2: + IC(6.821 ns) + CELL(0.460 ns) = 8.275 ns; Loc. = LCFF_X19_Y8_N27; Fanout = 1; REG Node = 'AD:inst2\|AD_OUT\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.281 ns" { AD_DB[5] AD:inst2|AD_OUT[5] } "NODE_NAME" } } { "AD.v" "" { Text "E:/fpga_test/ADDA_restored/AD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 17.57 % ) " "Info: Total cell delay = 1.454 ns ( 17.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.821 ns ( 82.43 % ) " "Info: Total interconnect delay = 6.821 ns ( 82.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { AD_DB[5] AD:inst2|AD_OUT[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { AD_DB[5] {} AD_DB[5]~combout {} AD:inst2|AD_OUT[5] {} } { 0.000ns 0.000ns 6.821ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "AD.v" "" { Text "E:/fpga_test/ADDA_restored/AD.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.820 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK 1 CLK PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 3; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.276 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 229 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.276 ns; Loc. = CLKCTRL_G3; Fanout = 229; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 2.820 ns AD:inst2\|AD_OUT\[5\] 3 REG LCFF_X19_Y8_N27 1 " "Info: 3: + IC(0.878 ns) + CELL(0.666 ns) = 2.820 ns; Loc. = LCFF_X19_Y8_N27; Fanout = 1; REG Node = 'AD:inst2\|AD_OUT\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { CLOCK~clkctrl AD:inst2|AD_OUT[5] } "NODE_NAME" } } { "AD.v" "" { Text "E:/fpga_test/ADDA_restored/AD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.04 % ) " "Info: Total cell delay = 1.806 ns ( 64.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 35.96 % ) " "Info: Total interconnect delay = 1.014 ns ( 35.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { CLOCK CLOCK~clkctrl AD:inst2|AD_OUT[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AD:inst2|AD_OUT[5] {} } { 0.000ns 0.000ns 0.136ns 0.878ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { AD_DB[5] AD:inst2|AD_OUT[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { AD_DB[5] {} AD_DB[5]~combout {} AD:inst2|AD_OUT[5] {} } { 0.000ns 0.000ns 6.821ns } { 0.000ns 0.994ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { CLOCK CLOCK~clkctrl AD:inst2|AD_OUT[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AD:inst2|AD_OUT[5] {} } { 0.000ns 0.000ns 0.136ns 0.878ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DA_DB\[5\] SIN:inst1\|altsyncram:altsyncram_component\|altsyncram_um81:auto_generated\|q_a\[5\] 8.184 ns memory " "Info: tco from clock \"CLOCK\" to destination pin \"DA_DB\[5\]\" through memory \"SIN:inst1\|altsyncram:altsyncram_component\|altsyncram_um81:auto_generated\|q_a\[5\]\" is 8.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.946 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK\" to source memory is 2.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK 1 CLK PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 3; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.276 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 229 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.276 ns; Loc. = CLKCTRL_G3; Fanout = 229; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.815 ns) 2.946 ns SIN:inst1\|altsyncram:altsyncram_component\|altsyncram_um81:auto_generated\|q_a\[5\] 3 MEM M4K_X27_Y1 1 " "Info: 3: + IC(0.855 ns) + CELL(0.815 ns) = 2.946 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = 'SIN:inst1\|altsyncram:altsyncram_component\|altsyncram_um81:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { CLOCK~clkctrl SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_um81.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/altsyncram_um81.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 66.36 % ) " "Info: Total cell delay = 1.955 ns ( 66.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 33.64 % ) " "Info: Total interconnect delay = 0.991 ns ( 33.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { CLOCK CLOCK~clkctrl SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.136ns 0.855ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_um81.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/altsyncram_um81.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.978 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns SIN:inst1\|altsyncram:altsyncram_component\|altsyncram_um81:auto_generated\|q_a\[5\] 1 MEM M4K_X27_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = 'SIN:inst1\|altsyncram:altsyncram_component\|altsyncram_um81:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_um81.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/altsyncram_um81.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(3.276 ns) 4.978 ns DA_DB\[5\] 2 PIN PIN_95 0 " "Info: 2: + IC(1.593 ns) + CELL(3.276 ns) = 4.978 ns; Loc. = PIN_95; Fanout = 0; PIN Node = 'DA_DB\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] DA_DB[5] } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 288 1248 1424 304 "DA_DB\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.385 ns ( 68.00 % ) " "Info: Total cell delay = 3.385 ns ( 68.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 32.00 % ) " "Info: Total interconnect delay = 1.593 ns ( 32.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] DA_DB[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.978 ns" { SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] {} DA_DB[5] {} } { 0.000ns 1.593ns } { 0.109ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { CLOCK CLOCK~clkctrl SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.136ns 0.855ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] DA_DB[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.978 ns" { SIN:inst1|altsyncram:altsyncram_component|altsyncram_um81:auto_generated|q_a[5] {} DA_DB[5] {} } { 0.000ns 1.593ns } { 0.109ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLOCK AD_CLK 6.544 ns Longest " "Info: Longest tpd from source pin \"CLOCK\" to destination pin \"AD_CLK\" is 6.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK 1 CLK PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 3; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 192 336 504 208 "CLOCK" "" } { 184 648 736 200 "CLOCK" "" } { 360 920 1000 376 "CLOCK" "" } { 184 504 568 200 "CLOCK" "" } { 536 680 752 552 "CLOCK" "" } { 608 1072 1136 624 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(3.296 ns) 6.544 ns AD_CLK 2 PIN PIN_64 0 " "Info: 2: + IC(2.108 ns) + CELL(3.296 ns) = 6.544 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'AD_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { CLOCK AD_CLK } "NODE_NAME" } } { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 544 1056 1232 560 "AD_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.436 ns ( 67.79 % ) " "Info: Total cell delay = 4.436 ns ( 67.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 32.21 % ) " "Info: Total interconnect delay = 2.108 ns ( 32.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { CLOCK AD_CLK } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { CLOCK {} CLOCK~combout {} AD_CLK {} } { 0.000ns 0.000ns 2.108ns } { 0.000ns 1.140ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.134 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.390 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 218 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G2; Fanout = 218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 5.390 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\] 3 REG LCFF_X24_Y7_N29 3 " "Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 5.390 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.36 % ) " "Info: Total cell delay = 0.666 ns ( 12.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.724 ns ( 87.64 % ) " "Info: Total interconnect delay = 4.724 ns ( 87.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 3.825ns 0.899ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.562 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y10_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.088 ns) + CELL(0.366 ns) 4.454 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30 2 COMB LCCOMB_X24_Y7_N28 1 " "Info: 2: + IC(4.088 ns) + CELL(0.366 ns) = 4.454 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.454 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.562 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\] 3 REG LCFF_X24_Y7_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.562 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 10.39 % ) " "Info: Total cell delay = 0.474 ns ( 10.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 89.61 % ) " "Info: Total interconnect delay = 4.088 ns ( 89.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 4.088ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 3.825ns 0.899ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 4.088ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 12:28:23 2011 " "Info: Processing ended: Wed Nov 23 12:28:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
