# do ControlPatternLength.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:07 on Mar 16,2021
# vlog -work work ControlPatternLength.vo 
# -- Compiling module controlOutputAL
# 
# Top level modules:
# 	controlOutputAL
# End time: 23:29:07 on Mar 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:29:07 on Mar 16,2021
# vlog -work work ControlOutputAL.vwf.vt 
# -- Compiling module controlOutputAL_vlg_vec_tst
# 
# Top level modules:
# 	controlOutputAL_vlg_vec_tst
# End time: 23:29:07 on Mar 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.controlOutputAL_vlg_vec_tst 
# Start time: 23:29:08 on Mar 16,2021
# Loading work.controlOutputAL_vlg_vec_tst
# Loading work.controlOutputAL
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : ControlOutputAL.vwf.vt(47)
#    Time: 20 ns  Iteration: 0  Instance: /controlOutputAL_vlg_vec_tst
# End time: 23:29:08 on Mar 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
