0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Timmy/Desktop/USTC-RVSoC-master/hardware/Vivado/Arty7/USTCRVSoC-Arty7.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Timmy/Desktop/USTC-RVSoC-master/hardware/Vivado/Arty7/USTCRVSoC-Arty7.srcs/sources_1/new/Artix_USTCRVSoC_top.v,1574755055,verilog,,,,Artix_USTCRVSoC_top,,,,,,,,
