// Seed: 2470600948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  assign module_1.id_2 = 0;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    output tri id_9,
    input wire id_10
);
  tri0 id_12 = id_0 != -1;
  wire id_13;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
endmodule
