<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Verdi_2013\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml CHIP_SAKURAG.twx CHIP_SAKURAG.ncd -o CHIP_SAKURAG.twr
CHIP_SAKURAG.pcf -ucf sakura_g_ctrl_r1.ucf

</twCmdLine><twDesign>CHIP_SAKURAG.ncd</twDesign><twDesignPath>CHIP_SAKURAG.ncd</twDesignPath><twPCF>CHIP_SAKURAG.pcf</twPCF><twPcfPath>CHIP_SAKURAG.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg225"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin&quot; = PERIOD : &quot;clkin_GRP&quot; : 48 MHz HIGH 50.0% ;" ScopeName="">TS_clkin = PERIOD TIMEGRP &quot;clkin_GRP&quot; 48 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP &quot;clkin_GRP&quot; 48 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.832" period="20.833" constraintValue="10.416" deviceLimit="8.000" physResource="openadc_inst/genclocks/DCM_CLKGEN_inst/CLKIN" logResource="openadc_inst/genclocks/DCM_CLKGEN_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="openadc_inst/genclocks/clkgenfx_in"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.832" period="20.833" constraintValue="10.416" deviceLimit="8.000" physResource="openadc_inst/genclocks/DCM_CLKGEN_inst/CLKIN" logResource="openadc_inst/genclocks/DCM_CLKGEN_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="openadc_inst/genclocks/clkgenfx_in"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="17.833" period="20.833" constraintValue="20.833" deviceLimit="3.000" freqLimit="333.333" physResource="openadc_inst/genclocks/DCM_CLKGEN_inst/CLKIN" logResource="openadc_inst/genclocks/DCM_CLKGEN_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="openadc_inst/genclocks/clkgenfx_in"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_usb_clk&quot; = PERIOD : &quot;usb_clk_GRP&quot; : 60 MHz HIGH 50.0% ;" ScopeName="">TS_usb_clk = PERIOD TIMEGRP &quot;usb_clk_GRP&quot; 60 MHz HIGH 50%;</twConstName><twItemCnt>24883</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3726</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.622</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X4Y32.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.044</twSlack><twSrc BELType="FF">openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twTotPathDel>6.059</twTotPathDel><twClkSkew dest = "1.661" src = "8.782">7.121</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.442</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">openadc_inst/ADC_clk_sample</twSrcClk><twPathDel><twSite>SLICE_X3Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;</twComp><twBEL>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.544</twDelInfo><twComp>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>5.544</twRouteDel><twTotDel>6.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="341" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/registers_mainctl/bytecnt_0_1 (SLICE_X16Y30.A2), 341 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.354</twSlack><twSrc BELType="FF">openadc_inst/ftdi_rxfn_dly</twSrc><twDest BELType="FF">openadc_inst/registers_mainctl/bytecnt_0_1</twDest><twTotPathDel>4.935</twTotPathDel><twClkSkew dest = "0.297" src = "0.306">0.009</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/ftdi_rxfn_dly</twSrc><twDest BELType='FF'>openadc_inst/registers_mainctl/bytecnt_0_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.333">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/ftdi_rxfn_dly</twComp><twBEL>openadc_inst/ftdi_rxfn_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>openadc_inst/ftdi_rxfn_dly</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>openadc_inst/registers_mainctl/ftdi_isOutput</twComp><twBEL>openadc_inst/registers_mainctl/_n0305_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>openadc_inst/registers_mainctl/_n0305_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;15&gt;</twComp><twBEL>openadc_inst/registers_mainctl/_n0305_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>openadc_inst/registers_mainctl/_n0305_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_0_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt_0_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_0_rstpot_rt</twBEL><twBEL>openadc_inst/registers_mainctl/bytecnt_0_1</twBEL></twPathDel><twLogDel>1.480</twLogDel><twRouteDel>3.455</twRouteDel><twTotDel>4.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.615</twSlack><twSrc BELType="FF">openadc_inst/registers_mainctl/total_bytes_4</twSrc><twDest BELType="FF">openadc_inst/registers_mainctl/bytecnt_0_1</twDest><twTotPathDel>8.002</twTotPathDel><twClkSkew dest = "0.297" src = "0.311">0.014</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_mainctl/total_bytes_4</twSrc><twDest BELType='FF'>openadc_inst/registers_mainctl/bytecnt_0_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X23Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes&lt;8&gt;</twComp><twBEL>openadc_inst/registers_mainctl/total_bytes_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y23.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_cy&lt;7&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_lut&lt;4&gt;_INV_0</twBEL><twBEL>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes[15]_GND_13_o_sub_47_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_lutdi3</twBEL><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;15&gt;</twComp><twBEL>openadc_inst/registers_mainctl/_n0305_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>openadc_inst/registers_mainctl/_n0305_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_0_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt_0_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_0_rstpot_rt</twBEL><twBEL>openadc_inst/registers_mainctl/bytecnt_0_1</twBEL></twPathDel><twLogDel>2.246</twLogDel><twRouteDel>5.756</twRouteDel><twTotDel>8.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.646</twSlack><twSrc BELType="FF">openadc_inst/registers_mainctl/total_bytes_4</twSrc><twDest BELType="FF">openadc_inst/registers_mainctl/bytecnt_0_1</twDest><twTotPathDel>7.971</twTotPathDel><twClkSkew dest = "0.297" src = "0.311">0.014</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_mainctl/total_bytes_4</twSrc><twDest BELType='FF'>openadc_inst/registers_mainctl/bytecnt_0_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X23Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes&lt;8&gt;</twComp><twBEL>openadc_inst/registers_mainctl/total_bytes_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y23.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_cy&lt;7&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_lut&lt;4&gt;_INV_0</twBEL><twBEL>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes[15]_GND_13_o_sub_47_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_lut&lt;3&gt;</twBEL><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;15&gt;</twComp><twBEL>openadc_inst/registers_mainctl/_n0305_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>openadc_inst/registers_mainctl/_n0305_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_0_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt_0_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_0_rstpot_rt</twBEL><twBEL>openadc_inst/registers_mainctl/bytecnt_0_1</twBEL></twPathDel><twLogDel>2.215</twLogDel><twRouteDel>5.756</twRouteDel><twTotDel>7.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="342" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/registers_mainctl/bytecnt_1 (SLICE_X16Y30.BX), 342 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.755</twSlack><twSrc BELType="FF">openadc_inst/ftdi_rxfn_dly</twSrc><twDest BELType="FF">openadc_inst/registers_mainctl/bytecnt_1</twDest><twTotPathDel>4.534</twTotPathDel><twClkSkew dest = "0.297" src = "0.306">0.009</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/ftdi_rxfn_dly</twSrc><twDest BELType='FF'>openadc_inst/registers_mainctl/bytecnt_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.333">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/ftdi_rxfn_dly</twComp><twBEL>openadc_inst/ftdi_rxfn_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>openadc_inst/ftdi_rxfn_dly</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>openadc_inst/registers_mainctl/ftdi_isOutput</twComp><twBEL>openadc_inst/registers_mainctl/_n0305_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>openadc_inst/registers_mainctl/_n0305_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;15&gt;</twComp><twBEL>openadc_inst/registers_mainctl/_n0305_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>openadc_inst/registers_mainctl/_n0305_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt_1_1</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_1</twBEL></twPathDel><twLogDel>1.365</twLogDel><twRouteDel>3.169</twRouteDel><twTotDel>4.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.016</twSlack><twSrc BELType="FF">openadc_inst/registers_mainctl/total_bytes_4</twSrc><twDest BELType="FF">openadc_inst/registers_mainctl/bytecnt_1</twDest><twTotPathDel>7.601</twTotPathDel><twClkSkew dest = "0.297" src = "0.311">0.014</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_mainctl/total_bytes_4</twSrc><twDest BELType='FF'>openadc_inst/registers_mainctl/bytecnt_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes&lt;8&gt;</twComp><twBEL>openadc_inst/registers_mainctl/total_bytes_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y23.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_cy&lt;7&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_lut&lt;4&gt;_INV_0</twBEL><twBEL>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes[15]_GND_13_o_sub_47_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_lutdi3</twBEL><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;15&gt;</twComp><twBEL>openadc_inst/registers_mainctl/_n0305_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>openadc_inst/registers_mainctl/_n0305_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt_1_1</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_1</twBEL></twPathDel><twLogDel>2.131</twLogDel><twRouteDel>5.470</twRouteDel><twTotDel>7.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.047</twSlack><twSrc BELType="FF">openadc_inst/registers_mainctl/total_bytes_4</twSrc><twDest BELType="FF">openadc_inst/registers_mainctl/bytecnt_1</twDest><twTotPathDel>7.570</twTotPathDel><twClkSkew dest = "0.297" src = "0.311">0.014</twClkSkew><twDelConst>16.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_mainctl/total_bytes_4</twSrc><twDest BELType='FF'>openadc_inst/registers_mainctl/bytecnt_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes&lt;8&gt;</twComp><twBEL>openadc_inst/registers_mainctl/total_bytes_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y23.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_cy&lt;7&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_lut&lt;4&gt;_INV_0</twBEL><twBEL>openadc_inst/registers_mainctl/Msub_total_bytes[15]_GND_13_o_sub_47_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>openadc_inst/registers_mainctl/total_bytes[15]_GND_13_o_sub_47_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_lut&lt;3&gt;</twBEL><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twComp><twBEL>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>openadc_inst/registers_mainctl/Mcompar_bytecnt[15]_total_bytes[15]_LessThan_41_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;15&gt;</twComp><twBEL>openadc_inst/registers_mainctl/_n0305_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>openadc_inst/registers_mainctl/_n0305_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt_1_1</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>openadc_inst/registers_mainctl/bytecnt&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/bytecnt_1</twBEL></twPathDel><twLogDel>2.100</twLogDel><twRouteDel>5.470</twRouteDel><twTotDel>7.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usb_clk = PERIOD TIMEGRP &quot;usb_clk_GRP&quot; 60 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/fifo_top_inst/drain_fifo (SLICE_X10Y33.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="FF">openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="FF">openadc_inst/fifo_top_inst/drain_fifo</twDest><twTotPathDel>1.020</twTotPathDel><twClkSkew dest = "1.020" src = "0.638">-0.382</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.442</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='FF'>openadc_inst/fifo_top_inst/drain_fifo</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">openadc_inst/ADC_clk_sample</twSrcClk><twPathDel><twSite>SLICE_X6Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>openadc_inst/fifo_top_inst/prog_full</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>openadc_inst/fifo_top_inst/_n0226_inv</twComp><twBEL>openadc_inst/fifo_top_inst/drain_fifo_rstpot</twBEL><twBEL>openadc_inst/fifo_top_inst/drain_fifo</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.699</twRouteDel><twTotDel>1.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/registers_openadc/reg_datao_reg_1 (SLICE_X12Y14.A3), 21 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">openadc_inst/tu_inst/adc_capture_go_delayed</twSrc><twDest BELType="FF">openadc_inst/registers_openadc/reg_datao_reg_1</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "1.054" src = "0.672">-0.382</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.442</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/tu_inst/adc_capture_go_delayed</twSrc><twDest BELType='FF'>openadc_inst/registers_openadc/reg_datao_reg_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">openadc_inst/ADC_clk_sample</twSrcClk><twPathDel><twSite>SLICE_X14Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp><twBEL>openadc_inst/tu_inst/adc_capture_go_delayed</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp><twBEL>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>openadc_inst/registers_openadc/reg_datao_reg&lt;2&gt;</twComp><twBEL>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;19</twBEL><twBEL>openadc_inst/registers_openadc/reg_datao_reg_1</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.516</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.505</twSlack><twSrc BELType="FF">openadc_inst/registers_mainctl/address_2</twSrc><twDest BELType="FF">openadc_inst/registers_openadc/reg_datao_reg_1</twDest><twTotPathDel>1.577</twTotPathDel><twClkSkew dest = "0.362" src = "0.290">-0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/registers_mainctl/address_2</twSrc><twDest BELType='FF'>openadc_inst/registers_openadc/reg_datao_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>openadc_inst/registers_mainctl/address&lt;3&gt;</twComp><twBEL>openadc_inst/registers_mainctl/address_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>openadc_inst/registers_mainctl/address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp><twBEL>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp><twBEL>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>openadc_inst/registers_openadc/reg_datao_reg&lt;2&gt;</twComp><twBEL>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;19</twBEL><twBEL>openadc_inst/registers_openadc/reg_datao_reg_1</twBEL></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>0.857</twRouteDel><twTotDel>1.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.573</twSlack><twSrc BELType="FF">openadc_inst/registers_openadc/registers_settings_1</twSrc><twDest BELType="FF">openadc_inst/registers_openadc/reg_datao_reg_1</twDest><twTotPathDel>1.576</twTotPathDel><twClkSkew dest = "0.043" src = "0.040">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/registers_openadc/registers_settings_1</twSrc><twDest BELType='FF'>openadc_inst/registers_openadc/reg_datao_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>openadc_inst/registers_openadc/registers_settings&lt;3&gt;</twComp><twBEL>openadc_inst/registers_openadc/registers_settings_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>openadc_inst/registers_openadc/registers_settings&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp><twBEL>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp><twBEL>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>openadc_inst/registers_openadc/reg_datao_reg&lt;2&gt;</twComp><twBEL>openadc_inst/registers_openadc/reg_address[5]_registers_gain[7]_select_97_OUT&lt;2&gt;19</twBEL><twBEL>openadc_inst/registers_openadc/reg_datao_reg_1</twBEL></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>1.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (SLICE_X16Y39.CX), 6 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="RAM">registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twSrc><twDest BELType="FF">registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twTotPathDel>1.825</twTotPathDel><twClkSkew dest = "0.981" src = "-0.223">-1.204</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twSrc><twDest BELType='FF'>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X16Y41.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.495</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y39.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.289</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>registers_sakura_lbus/rdfifo_data&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.289</twRouteDel><twTotDel>1.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.477</twSlack><twSrc BELType="FF">registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2</twSrc><twDest BELType="FF">registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twTotPathDel>2.465</twTotPathDel><twClkSkew dest = "0.065" src = "0.077">0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2</twSrc><twDest BELType='FF'>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;4&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y39.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.289</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>registers_sakura_lbus/rdfifo_data&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.999</twRouteDel><twTotDel>2.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.501</twSlack><twSrc BELType="FF">registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4</twSrc><twDest BELType="FF">registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twTotPathDel>2.489</twTotPathDel><twClkSkew dest = "0.065" src = "0.077">0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4</twSrc><twDest BELType='FF'>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;4&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y41.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y39.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.289</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>registers_sakura_lbus/rdfifo_data&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>2.023</twRouteDel><twTotDel>2.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">usb_clk_IBUFG_BUFG</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_usb_clk = PERIOD TIMEGRP &quot;usb_clk_GRP&quot; 60 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Tdcmper_PSCLK" slack="10.676" period="16.666" constraintValue="16.666" deviceLimit="5.990" freqLimit="166.945" physResource="openadc_inst/genclocks/DCM_CLKGEN_inst/PROGCLK" logResource="openadc_inst/genclocks/DCM_CLKGEN_inst/PROGCLK" locationPin="DCM_X0Y2.PSCLK" clockNet="usb_clk_IBUFG_BUFG"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tdcmper_PSCLK" slack="10.676" period="16.666" constraintValue="16.666" deviceLimit="5.990" freqLimit="166.945" physResource="openadc_inst/genclocks/DCM_extclock_gen/PSCLK" logResource="openadc_inst/genclocks/DCM_extclock_gen/PSCLK" locationPin="DCM_X0Y3.PSCLK" clockNet="usb_clk_IBUFG"/><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="13.096" period="16.666" constraintValue="16.666" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y15.CLKBRDCLK" clockNet="usb_clk_IBUFG_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin&quot; = PERIOD : &quot;clkin_GRP&quot; : 48 MHz HIGH 50.0% ;" ScopeName="">TS_openadc_inst_target_clk = PERIOD TIMEGRP &quot;openadc_inst_target_clk&quot; TS_clkin         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="44"><twPinLimitBanner>Component Switching Limit Checks: TS_openadc_inst_target_clk = PERIOD TIMEGRP &quot;openadc_inst_target_clk&quot; TS_clkin
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="45" type="MINPERIOD" name="Tdcmper_CLKFX" slack="2.208" period="5.208" constraintValue="5.208" deviceLimit="3.000" freqLimit="333.333" physResource="openadc_inst/genclocks/DCM_extclock_gen/CLKFX" logResource="openadc_inst/genclocks/DCM_extclock_gen/CLKFX" locationPin="DCM_X0Y3.CLKFX" clockNet="openadc_inst/genclocks/ADC_clk_times4"/><twPinLimit anchorID="46" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.832" period="20.833" constraintValue="10.416" deviceLimit="8.000" physResource="openadc_inst/genclocks/DCM_extclock_gen/CLKIN" logResource="openadc_inst/genclocks/DCM_extclock_gen/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="openadc_inst/genclocks/dcm_clk_in"/><twPinLimit anchorID="47" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.832" period="20.833" constraintValue="10.416" deviceLimit="8.000" physResource="openadc_inst/genclocks/DCM_extclock_gen/CLKIN" logResource="openadc_inst/genclocks/DCM_extclock_gen/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="openadc_inst/genclocks/dcm_clk_in"/></twPinLimitRpt></twConst><twConst anchorID="48" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_usb_clk&quot; = PERIOD : &quot;usb_clk_GRP&quot; : 60 MHz HIGH 50.0% ;" ScopeName="">TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm = PERIOD TIMEGRP         &quot;registers_sakura_lbus_mk_clkrst_clkdv_dcm&quot; TS_usb_clk / 32 HIGH 50%;</twConstName><twItemCnt>1272</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>3</twErrCntPinLimit><twEndPtCnt>698</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>347.384</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point registers_sakura_lbus/ctrl_lbus/cmd_6 (SLICE_X15Y60.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.811</twSlack><twSrc BELType="FF">openadc_inst/registers_openadc/reset_latched</twSrc><twDest BELType="FF">registers_sakura_lbus/ctrl_lbus/cmd_6</twDest><twTotPathDel>8.432</twTotPathDel><twClkSkew dest = "0.410" src = "2.499">2.089</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_openadc/reset_latched</twSrc><twDest BELType='FF'>registers_sakura_lbus/ctrl_lbus/cmd_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_openadc/reset_latched</twComp><twBEL>openadc_inst/registers_openadc/reset_latched</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>openadc_inst/registers_openadc/reset_latched</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openadc_inst/reset_intermediate</twComp><twBEL>openadc_inst/registers_openadc/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">3.052</twDelInfo><twComp>openadc_inst/reset_intermediate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/_n0617_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/_n0617_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;7&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/cmd_6</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>7.076</twRouteDel><twTotDel>8.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>530.070</twSlack><twSrc BELType="FF">registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twSrc><twDest BELType="FF">registers_sakura_lbus/ctrl_lbus/cmd_6</twDest><twTotPathDel>3.071</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>533.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twSrc><twDest BELType='FF'>registers_sakura_lbus/ctrl_lbus/cmd_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X16Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/_n0617_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/_n0617_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;7&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/cmd_6</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>3.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>530.298</twSlack><twSrc BELType="FF">registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twSrc><twDest BELType="FF">registers_sakura_lbus/ctrl_lbus/cmd_6</twDest><twTotPathDel>2.843</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>533.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twSrc><twDest BELType='FF'>registers_sakura_lbus/ctrl_lbus/cmd_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X16Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/_n0617_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/_n0617_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;7&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/cmd_6</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>1.651</twRouteDel><twTotDel>2.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point registers_sakura_lbus/ctrl_lbus/cmd_5 (SLICE_X15Y60.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.829</twSlack><twSrc BELType="FF">openadc_inst/registers_openadc/reset_latched</twSrc><twDest BELType="FF">registers_sakura_lbus/ctrl_lbus/cmd_5</twDest><twTotPathDel>8.414</twTotPathDel><twClkSkew dest = "0.410" src = "2.499">2.089</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_openadc/reset_latched</twSrc><twDest BELType='FF'>registers_sakura_lbus/ctrl_lbus/cmd_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_openadc/reset_latched</twComp><twBEL>openadc_inst/registers_openadc/reset_latched</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>openadc_inst/registers_openadc/reset_latched</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openadc_inst/reset_intermediate</twComp><twBEL>openadc_inst/registers_openadc/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">3.052</twDelInfo><twComp>openadc_inst/reset_intermediate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/_n0617_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/_n0617_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;7&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/cmd_5</twBEL></twPathDel><twLogDel>1.338</twLogDel><twRouteDel>7.076</twRouteDel><twTotDel>8.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>530.088</twSlack><twSrc BELType="FF">registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twSrc><twDest BELType="FF">registers_sakura_lbus/ctrl_lbus/cmd_5</twDest><twTotPathDel>3.053</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>533.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twSrc><twDest BELType='FF'>registers_sakura_lbus/ctrl_lbus/cmd_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X16Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/_n0617_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/_n0617_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;7&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/cmd_5</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>3.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>530.316</twSlack><twSrc BELType="FF">registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twSrc><twDest BELType="FF">registers_sakura_lbus/ctrl_lbus/cmd_5</twDest><twTotPathDel>2.825</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>533.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twSrc><twDest BELType='FF'>registers_sakura_lbus/ctrl_lbus/cmd_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X16Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/_n0617_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/_n0617_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;7&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/cmd_5</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.651</twRouteDel><twTotDel>2.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point registers_sakura_lbus/ctrl_lbus/cmd_7 (SLICE_X15Y60.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.837</twSlack><twSrc BELType="FF">openadc_inst/registers_openadc/reset_latched</twSrc><twDest BELType="FF">registers_sakura_lbus/ctrl_lbus/cmd_7</twDest><twTotPathDel>8.406</twTotPathDel><twClkSkew dest = "0.410" src = "2.499">2.089</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_openadc/reset_latched</twSrc><twDest BELType='FF'>registers_sakura_lbus/ctrl_lbus/cmd_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_openadc/reset_latched</twComp><twBEL>openadc_inst/registers_openadc/reset_latched</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>openadc_inst/registers_openadc/reset_latched</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openadc_inst/reset_intermediate</twComp><twBEL>openadc_inst/registers_openadc/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">3.052</twDelInfo><twComp>openadc_inst/reset_intermediate</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/_n0617_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/_n0617_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;7&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/cmd_7</twBEL></twPathDel><twLogDel>1.330</twLogDel><twRouteDel>7.076</twRouteDel><twTotDel>8.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>530.096</twSlack><twSrc BELType="FF">registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twSrc><twDest BELType="FF">registers_sakura_lbus/ctrl_lbus/cmd_7</twDest><twTotPathDel>3.045</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>533.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twSrc><twDest BELType='FF'>registers_sakura_lbus/ctrl_lbus/cmd_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X16Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/_n0617_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/_n0617_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;7&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/cmd_7</twBEL></twPathDel><twLogDel>1.166</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>3.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>530.324</twSlack><twSrc BELType="FF">registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twSrc><twDest BELType="FF">registers_sakura_lbus/ctrl_lbus/cmd_7</twDest><twTotPathDel>2.817</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>533.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twSrc><twDest BELType='FF'>registers_sakura_lbus/ctrl_lbus/cmd_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X16Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/_n0617_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/_n0617_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/cmd&lt;7&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/cmd_7</twBEL></twPathDel><twLogDel>1.166</twLogDel><twRouteDel>1.651</twRouteDel><twTotDel>2.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm = PERIOD TIMEGRP
        &quot;registers_sakura_lbus_mk_clkrst_clkdv_dcm&quot; TS_usb_clk / 32 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 (SLICE_X16Y41.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">registers_sakura_lbus/ctrl_lbus/wd_3</twSrc><twDest BELType="RAM">registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/ctrl_lbus/wd_3</twSrc><twDest BELType='RAM'>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X17Y41.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/wd&lt;6&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/wd_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/wd&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y41.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1</twBEL></twPathDel><twLogDel>0.244</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4 (SLICE_X14Y57.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.397</twSlack><twSrc BELType="FF">registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3</twSrc><twDest BELType="FF">registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4</twDest><twTotPathDel>0.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3</twSrc><twDest BELType='FF'>registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X14Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count&lt;3&gt;</twComp><twBEL>registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count[4]_GND_23_o_add_0_OUT&lt;4&gt;1</twBEL><twBEL>registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>80.9</twPctLog><twPctRoute>19.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X16Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">registers_sakura_lbus/ctrl_lbus/wd_2</twSrc><twDest BELType="RAM">registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>registers_sakura_lbus/ctrl_lbus/wd_2</twSrc><twDest BELType='RAM'>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twSrcClk><twPathDel><twSite>SLICE_X17Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/wd&lt;6&gt;</twComp><twBEL>registers_sakura_lbus/ctrl_lbus/wd_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>registers_sakura_lbus/ctrl_lbus/wd&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y41.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.111</twDelInfo><twComp>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">lbus_clkint</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm = PERIOD TIMEGRP
        &quot;registers_sakura_lbus_mk_clkrst_clkdv_dcm&quot; TS_usb_clk / 32 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="-333.333" period="533.333" constraintValue="533.333" deviceLimit="200.000" freqLimit="5.000" physResource="openadc_inst/genclocks/DCM_extclock_gen/CLKIN" logResource="openadc_inst/genclocks/DCM_extclock_gen/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="openadc_inst/genclocks/dcm_clk_in"/><twPinLimit anchorID="75" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="-333.333" period="533.333" constraintValue="533.333" deviceLimit="200.000" freqLimit="5.000" physResource="openadc_inst/genclocks/DCM_extclock_gen/CLK0" logResource="openadc_inst/genclocks/DCM_extclock_gen/CLK0" locationPin="DCM_X0Y3.CLK0" clockNet="openadc_inst/genclocks/ADC_clk"/><twPinLimit anchorID="76" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="-166.667" period="266.666" constraintValue="266.666" deviceLimit="100.000" freqLimit="10.000" physResource="openadc_inst/genclocks/DCM_extclock_gen/CLK2X" logResource="openadc_inst/genclocks/DCM_extclock_gen/CLK2X" locationPin="DCM_X0Y3.CLK2X" clockNet="openadc_inst/genclocks/dcm_clk"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_openadc_inst_genclocks_ADC_clk_times4 = PERIOD TIMEGRP         &quot;openadc_inst_genclocks_ADC_clk_times4&quot; TS_openadc_inst_target_clk * 4         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: TS_openadc_inst_genclocks_ADC_clk_times4 = PERIOD TIMEGRP
        &quot;openadc_inst_genclocks_ADC_clk_times4&quot; TS_openadc_inst_target_clk * 4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="1.638" period="5.208" constraintValue="5.208" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y15.CLKAWRCLK" clockNet="openadc_inst/ADC_clk_sample"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="1.638" period="5.208" constraintValue="5.208" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="openadc_inst/ADC_clk_sample"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="1.638" period="5.208" constraintValue="5.208" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="openadc_inst/ADC_clk_sample"/></twPinLimitRpt></twConst><twConst anchorID="82" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_openadc_inst_genclocks_ADC_clk = PERIOD TIMEGRP         &quot;openadc_inst_genclocks_ADC_clk&quot; TS_openadc_inst_target_clk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: TS_openadc_inst_genclocks_ADC_clk = PERIOD TIMEGRP
        &quot;openadc_inst_genclocks_ADC_clk&quot; TS_openadc_inst_target_clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.263" period="20.833" constraintValue="20.833" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y15.CLKAWRCLK" clockNet="openadc_inst/ADC_clk_sample"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.263" period="20.833" constraintValue="20.833" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="openadc_inst/ADC_clk_sample"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.263" period="20.833" constraintValue="20.833" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="openadc_inst/ADC_clk_sample"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_openadc_inst_target_clk_0 = PERIOD TIMEGRP &quot;openadc_inst_target_clk_0&quot;         TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm HIGH 50%;</twConstName><twItemCnt>560</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>3</twErrCntPinLimit><twEndPtCnt>140</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>381.592</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/extclk_frequency_int_1 (SLICE_X6Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.742</twSlack><twSrc BELType="FF">openadc_inst/timer_heartbeat_23</twSrc><twDest BELType="FF">openadc_inst/extclk_frequency_int_1</twDest><twTotPathDel>12.781</twTotPathDel><twClkSkew dest = "3.700" src = "2.517">-1.183</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.283" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.327</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/timer_heartbeat_23</twSrc><twDest BELType='FF'>openadc_inst/extclk_frequency_int_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X0Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp><twBEL>openadc_inst/timer_heartbeat_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp><twBEL>openadc_inst/timer_heartbeat&lt;23&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">10.710</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;3&gt;</twComp><twBEL>openadc_inst/extclk_frequency_int_1</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>11.788</twRouteDel><twTotDel>12.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/extmeasure_clk</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/extclk_frequency_int_0 (SLICE_X6Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.753</twSlack><twSrc BELType="FF">openadc_inst/timer_heartbeat_23</twSrc><twDest BELType="FF">openadc_inst/extclk_frequency_int_0</twDest><twTotPathDel>12.770</twTotPathDel><twClkSkew dest = "3.700" src = "2.517">-1.183</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.283" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.327</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/timer_heartbeat_23</twSrc><twDest BELType='FF'>openadc_inst/extclk_frequency_int_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X0Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp><twBEL>openadc_inst/timer_heartbeat_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp><twBEL>openadc_inst/timer_heartbeat&lt;23&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">10.710</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;3&gt;</twComp><twBEL>openadc_inst/extclk_frequency_int_0</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>11.788</twRouteDel><twTotDel>12.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/extmeasure_clk</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/extclk_frequency_int_2 (SLICE_X6Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.776</twSlack><twSrc BELType="FF">openadc_inst/timer_heartbeat_23</twSrc><twDest BELType="FF">openadc_inst/extclk_frequency_int_2</twDest><twTotPathDel>12.747</twTotPathDel><twClkSkew dest = "3.700" src = "2.517">-1.183</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.283" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.327</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/timer_heartbeat_23</twSrc><twDest BELType='FF'>openadc_inst/extclk_frequency_int_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X0Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp><twBEL>openadc_inst/timer_heartbeat_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp><twBEL>openadc_inst/timer_heartbeat&lt;23&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">10.710</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;3&gt;</twComp><twBEL>openadc_inst/extclk_frequency_int_2</twBEL></twPathDel><twLogDel>0.959</twLogDel><twRouteDel>11.788</twRouteDel><twTotDel>12.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/extmeasure_clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_openadc_inst_target_clk_0 = PERIOD TIMEGRP &quot;openadc_inst_target_clk_0&quot;
        TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/extclk_frequency_int_31 (SLICE_X6Y24.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">openadc_inst/extclk_frequency_int_31</twSrc><twDest BELType="FF">openadc_inst/extclk_frequency_int_31</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/extclk_frequency_int_31</twSrc><twDest BELType='FF'>openadc_inst/extclk_frequency_int_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/extmeasure_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;31&gt;</twComp><twBEL>openadc_inst/extclk_frequency_int_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;31&gt;</twComp><twBEL>openadc_inst/extclk_frequency_int&lt;31&gt;_rt</twBEL><twBEL>openadc_inst/Mcount_extclk_frequency_int_xor&lt;31&gt;</twBEL><twBEL>openadc_inst/extclk_frequency_int_31</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/extmeasure_clk</twDestClk><twPctLog>95.0</twPctLog><twPctRoute>5.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/extclk_frequency_int_13 (SLICE_X6Y20.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.510</twSlack><twSrc BELType="FF">openadc_inst/extclk_frequency_int_13</twSrc><twDest BELType="FF">openadc_inst/extclk_frequency_int_13</twDest><twTotPathDel>0.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/extclk_frequency_int_13</twSrc><twDest BELType='FF'>openadc_inst/extclk_frequency_int_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/extmeasure_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;15&gt;</twComp><twBEL>openadc_inst/extclk_frequency_int_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y20.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;15&gt;</twComp><twBEL>openadc_inst/extclk_frequency_int&lt;13&gt;_rt</twBEL><twBEL>openadc_inst/Mcount_extclk_frequency_int_cy&lt;15&gt;</twBEL><twBEL>openadc_inst/extclk_frequency_int_13</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/extmeasure_clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/extclk_frequency_int_21 (SLICE_X6Y22.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.510</twSlack><twSrc BELType="FF">openadc_inst/extclk_frequency_int_21</twSrc><twDest BELType="FF">openadc_inst/extclk_frequency_int_21</twDest><twTotPathDel>0.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/extclk_frequency_int_21</twSrc><twDest BELType='FF'>openadc_inst/extclk_frequency_int_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/extmeasure_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;23&gt;</twComp><twBEL>openadc_inst/extclk_frequency_int_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>openadc_inst/extclk_frequency_int&lt;23&gt;</twComp><twBEL>openadc_inst/extclk_frequency_int&lt;21&gt;_rt</twBEL><twBEL>openadc_inst/Mcount_extclk_frequency_int_cy&lt;23&gt;</twBEL><twBEL>openadc_inst/extclk_frequency_int_21</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/extmeasure_clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_openadc_inst_target_clk_0 = PERIOD TIMEGRP &quot;openadc_inst_target_clk_0&quot;
        TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="-333.333" period="533.333" constraintValue="533.333" deviceLimit="200.000" freqLimit="5.000" physResource="openadc_inst/genclocks/DCM_extclock_gen/CLKIN" logResource="openadc_inst/genclocks/DCM_extclock_gen/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="openadc_inst/genclocks/dcm_clk_in"/><twPinLimit anchorID="102" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="-333.333" period="533.333" constraintValue="533.333" deviceLimit="200.000" freqLimit="5.000" physResource="openadc_inst/genclocks/DCM_extclock_gen/CLK0" logResource="openadc_inst/genclocks/DCM_extclock_gen/CLK0" locationPin="DCM_X0Y3.CLK0" clockNet="openadc_inst/genclocks/ADC_clk"/><twPinLimit anchorID="103" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="-166.667" period="266.666" constraintValue="266.666" deviceLimit="100.000" freqLimit="10.000" physResource="openadc_inst/genclocks/DCM_extclock_gen/CLK2X" logResource="openadc_inst/genclocks/DCM_extclock_gen/CLK2X" locationPin="DCM_X0Y3.CLK2X" clockNet="openadc_inst/genclocks/dcm_clk"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_openadc_inst_genclocks_ADC_clk_times4_0 = PERIOD TIMEGRP         &quot;openadc_inst_genclocks_ADC_clk_times4_0&quot;         TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm * 4 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_openadc_inst_genclocks_ADC_clk_times4_0 = PERIOD TIMEGRP
        &quot;openadc_inst_genclocks_ADC_clk_times4_0&quot;
        TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="106" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="129.763" period="133.333" constraintValue="133.333" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y15.CLKAWRCLK" clockNet="openadc_inst/ADC_clk_sample"/><twPinLimit anchorID="107" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="129.763" period="133.333" constraintValue="133.333" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="openadc_inst/ADC_clk_sample"/><twPinLimit anchorID="108" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="129.763" period="133.333" constraintValue="133.333" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="openadc_inst/ADC_clk_sample"/></twPinLimitRpt></twConst><twConst anchorID="109" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_openadc_inst_genclocks_ADC_clk_0 = PERIOD TIMEGRP         &quot;openadc_inst_genclocks_ADC_clk_0&quot;         TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm HIGH 50%;</twConstName><twItemCnt>3500</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1294</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>524.373</twMinPer></twConstHead><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/tu_inst/adc_capture_go_delayed (SLICE_X14Y15.CE), 64 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="FF">openadc_inst/registers_openadc/registers_offset_17</twSrc><twDest BELType="FF">openadc_inst/tu_inst/adc_capture_go_delayed</twDest><twTotPathDel>15.697</twTotPathDel><twClkSkew dest = "2.225" src = "2.473">0.248</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.442</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_openadc/registers_offset_17</twSrc><twDest BELType='FF'>openadc_inst/tu_inst/adc_capture_go_delayed</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_openadc/registers_offset&lt;20&gt;</twComp><twBEL>openadc_inst/registers_openadc/registers_offset_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y15.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">13.355</twDelInfo><twComp>openadc_inst/registers_openadc/registers_offset&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y15.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;7&gt;</twComp><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_lut&lt;5&gt;</twBEL><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>openadc_inst/tu_inst/adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o</twComp><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>openadc_inst/tu_inst/adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp><twBEL>openadc_inst/tu_inst/adc_capture_go_delayed</twBEL></twPathDel><twLogDel>1.529</twLogDel><twRouteDel>14.168</twRouteDel><twTotDel>15.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.999</twSlack><twSrc BELType="FF">openadc_inst/registers_openadc/registers_offset_19</twSrc><twDest BELType="FF">openadc_inst/tu_inst/adc_capture_go_delayed</twDest><twTotPathDel>14.978</twTotPathDel><twClkSkew dest = "2.225" src = "2.473">0.248</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.442</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_openadc/registers_offset_19</twSrc><twDest BELType='FF'>openadc_inst/tu_inst/adc_capture_go_delayed</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_openadc/registers_offset&lt;20&gt;</twComp><twBEL>openadc_inst/registers_openadc/registers_offset_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y15.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">12.791</twDelInfo><twComp>openadc_inst/registers_openadc/registers_offset&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;7&gt;</twComp><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_lut&lt;6&gt;</twBEL><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>openadc_inst/tu_inst/adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o</twComp><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>openadc_inst/tu_inst/adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp><twBEL>openadc_inst/tu_inst/adc_capture_go_delayed</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>13.604</twRouteDel><twTotDel>14.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.265</twSlack><twSrc BELType="FF">openadc_inst/registers_openadc/registers_offset_9</twSrc><twDest BELType="FF">openadc_inst/tu_inst/adc_capture_go_delayed</twDest><twTotPathDel>14.713</twTotPathDel><twClkSkew dest = "2.225" src = "2.472">0.247</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.442</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/registers_openadc/registers_offset_9</twSrc><twDest BELType='FF'>openadc_inst/tu_inst/adc_capture_go_delayed</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>openadc_inst/registers_openadc/registers_offset&lt;12&gt;</twComp><twBEL>openadc_inst/registers_openadc/registers_offset_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">12.446</twDelInfo><twComp>openadc_inst/registers_openadc/registers_offset&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;3&gt;</twComp><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_lut&lt;3&gt;</twBEL><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;7&gt;</twComp><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>openadc_inst/tu_inst/adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o</twComp><twBEL>openadc_inst/tu_inst/Mcompar_adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>openadc_inst/tu_inst/adc_delay_cnt[31]_trigger_offset_i[31]_equal_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>openadc_inst/tu_inst/adc_capture_go_delayed</twComp><twBEL>openadc_inst/tu_inst/adc_capture_go_delayed</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>13.262</twRouteDel><twTotDel>14.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/adcclk_frequency_int_13 (SLICE_X6Y5.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">openadc_inst/timer_heartbeat_23</twSrc><twDest BELType="FF">openadc_inst/adcclk_frequency_int_13</twDest><twTotPathDel>15.508</twTotPathDel><twClkSkew dest = "2.254" src = "2.517">0.263</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.442</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/timer_heartbeat_23</twSrc><twDest BELType='FF'>openadc_inst/adcclk_frequency_int_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X0Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp><twBEL>openadc_inst/timer_heartbeat_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp><twBEL>openadc_inst/timer_heartbeat&lt;23&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">13.437</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>openadc_inst/adcclk_frequency_int&lt;15&gt;</twComp><twBEL>openadc_inst/adcclk_frequency_int_13</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>14.515</twRouteDel><twTotDel>15.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/adcclk_frequency_int_12 (SLICE_X6Y5.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">openadc_inst/timer_heartbeat_23</twSrc><twDest BELType="FF">openadc_inst/adcclk_frequency_int_12</twDest><twTotPathDel>15.497</twTotPathDel><twClkSkew dest = "2.254" src = "2.517">0.263</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.442</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openadc_inst/timer_heartbeat_23</twSrc><twDest BELType='FF'>openadc_inst/adcclk_frequency_int_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="516.666">usb_clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X0Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp><twBEL>openadc_inst/timer_heartbeat_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp><twBEL>openadc_inst/timer_heartbeat&lt;23&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">13.437</twDelInfo><twComp>openadc_inst/timer_heartbeat&lt;23&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>openadc_inst/adcclk_frequency_int&lt;15&gt;</twComp><twBEL>openadc_inst/adcclk_frequency_int_12</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>14.515</twRouteDel><twTotDel>15.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twDestClk><twPctLog>6.3</twPctLog><twPctRoute>93.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_openadc_inst_genclocks_ADC_clk_0 = PERIOD TIMEGRP
        &quot;openadc_inst_genclocks_ADC_clk_0&quot;
        TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">openadc_inst/fifo_top_inst/adcfifo_adcsample2_4</twSrc><twDest BELType="RAM">openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.313</twTotPathDel><twClkSkew dest = "0.070" src = "0.068">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/fifo_top_inst/adcfifo_adcsample2_4</twSrc><twDest BELType='RAM'>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twSrcClk><twPathDel><twSite>SLICE_X17Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>openadc_inst/fifo_top_inst/adcfifo_adcsample2&lt;7&gt;</twComp><twBEL>openadc_inst/fifo_top_inst/adcfifo_adcsample2_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.DIA1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.168</twDelInfo><twComp>openadc_inst/fifo_top_inst/adcfifo_adcsample2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">openadc_inst/fifo_top_inst/adcfifo_adcsample2_9</twSrc><twDest BELType="RAM">openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.372</twTotPathDel><twClkSkew dest = "0.070" src = "0.068">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/fifo_top_inst/adcfifo_adcsample2_9</twSrc><twDest BELType='RAM'>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twSrcClk><twPathDel><twSite>SLICE_X17Y36.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>openadc_inst/fifo_top_inst/adcfifo_adcsample2&lt;7&gt;</twComp><twBEL>openadc_inst/fifo_top_inst/adcfifo_adcsample2_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.DIA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>openadc_inst/fifo_top_inst/adcfifo_adcsample2&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA3), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">openadc_inst/fifo_top_inst/adcfifo_adcsample2_6</twSrc><twDest BELType="RAM">openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew dest = "0.070" src = "0.068">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openadc_inst/fifo_top_inst/adcfifo_adcsample2_6</twSrc><twDest BELType='RAM'>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twSrcClk><twPathDel><twSite>SLICE_X17Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>openadc_inst/fifo_top_inst/adcfifo_adcsample2&lt;7&gt;</twComp><twBEL>openadc_inst/fifo_top_inst/adcfifo_adcsample2_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.DIA3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>openadc_inst/fifo_top_inst/adcfifo_adcsample2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="533.333">openadc_inst/ADC_clk_sample</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: TS_openadc_inst_genclocks_ADC_clk_0 = PERIOD TIMEGRP
        &quot;openadc_inst_genclocks_ADC_clk_0&quot;
        TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="529.763" period="533.333" constraintValue="533.333" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y15.CLKAWRCLK" clockNet="openadc_inst/ADC_clk_sample"/><twPinLimit anchorID="128" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="529.763" period="533.333" constraintValue="533.333" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="openadc_inst/ADC_clk_sample"/><twPinLimit anchorID="129" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="529.763" period="533.333" constraintValue="533.333" deviceLimit="3.570" freqLimit="280.112" physResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="openadc_inst/ADC_clk_sample"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="130"><twConstRollup name="TS_clkin" fullName="TS_clkin = PERIOD TIMEGRP &quot;clkin_GRP&quot; 48 MHz HIGH 50%;" type="origin" depth="0" requirement="20.833" prefType="period" actual="16.000" actualRollup="16.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_openadc_inst_target_clk" fullName="TS_openadc_inst_target_clk = PERIOD TIMEGRP &quot;openadc_inst_target_clk&quot; TS_clkin         HIGH 50%;" type="child" depth="1" requirement="20.833" prefType="period" actual="16.000" actualRollup="14.280" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_openadc_inst_genclocks_ADC_clk_times4" fullName="TS_openadc_inst_genclocks_ADC_clk_times4 = PERIOD TIMEGRP         &quot;openadc_inst_genclocks_ADC_clk_times4&quot; TS_openadc_inst_target_clk * 4         HIGH 50%;" type="child" depth="2" requirement="5.208" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_openadc_inst_genclocks_ADC_clk" fullName="TS_openadc_inst_genclocks_ADC_clk = PERIOD TIMEGRP         &quot;openadc_inst_genclocks_ADC_clk&quot; TS_openadc_inst_target_clk HIGH 50%;" type="child" depth="2" requirement="20.833" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="131"><twConstRollup name="TS_usb_clk" fullName="TS_usb_clk = PERIOD TIMEGRP &quot;usb_clk_GRP&quot; 60 MHz HIGH 50%;" type="origin" depth="0" requirement="16.667" prefType="period" actual="13.622" actualRollup="16.387" errors="0" errorRollup="6" items="24883" itemsRollup="5332"/><twConstRollup name="TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm" fullName="TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm = PERIOD TIMEGRP         &quot;registers_sakura_lbus_mk_clkrst_clkdv_dcm&quot; TS_usb_clk / 32 HIGH 50%;" type="child" depth="1" requirement="533.333" prefType="period" actual="347.384" actualRollup="524.373" errors="3" errorRollup="3" items="1272" itemsRollup="4060"/><twConstRollup name="TS_openadc_inst_target_clk_0" fullName="TS_openadc_inst_target_clk_0 = PERIOD TIMEGRP &quot;openadc_inst_target_clk_0&quot;         TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm HIGH 50%;" type="child" depth="2" requirement="533.333" prefType="period" actual="381.592" actualRollup="N/A" errors="3" errorRollup="0" items="560" itemsRollup="0"/><twConstRollup name="TS_openadc_inst_genclocks_ADC_clk_times4_0" fullName="TS_openadc_inst_genclocks_ADC_clk_times4_0 = PERIOD TIMEGRP         &quot;openadc_inst_genclocks_ADC_clk_times4_0&quot;         TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm * 4 HIGH 50%;" type="child" depth="2" requirement="133.333" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_openadc_inst_genclocks_ADC_clk_0" fullName="TS_openadc_inst_genclocks_ADC_clk_0 = PERIOD TIMEGRP         &quot;openadc_inst_genclocks_ADC_clk_0&quot;         TS_registers_sakura_lbus_mk_clkrst_clkdv_dcm HIGH 50%;" type="child" depth="2" requirement="533.333" prefType="period" actual="524.373" actualRollup="N/A" errors="0" errorRollup="0" items="3500" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="132">2</twUnmetConstCnt><twDataSheet anchorID="133" twNameLen="15"><twClk2SUList anchorID="134" twDestWidth="7"><twDest>clkin</twDest><twClk2SU><twSrc>clkin</twSrc><twRiseRise>13.984</twRiseRise></twClk2SU><twClk2SU><twSrc>usb_clk</twSrc><twRiseRise>16.387</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="135" twDestWidth="7"><twDest>usb_clk</twDest><twClk2SU><twSrc>clkin</twSrc><twRiseRise>13.984</twRiseRise></twClk2SU><twClk2SU><twSrc>usb_clk</twSrc><twRiseRise>16.387</twRiseRise><twFallRise>4.979</twFallRise><twRiseFall>1.421</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="136"><twErrCnt>6</twErrCnt><twScore>1666665</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>1666665</twPinLimitScore><twConstCov><twPathCnt>30215</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>6512</twConnCnt></twConstCov><twStats anchorID="137"><twMinPer>524.373</twMinPer><twFootnote number="1" /><twMaxFreq>1.907</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Sep 29 11:31:38 2016 </twTimestamp></twFoot><twClientInfo anchorID="138"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 250 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
