

================================================================
== Vivado HLS Report for 'dut_matrix_multiply_alt26'
================================================================
* Date:           Fri Nov 11 23:14:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  61465613|  61465613|  61465613|  61465613|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                    |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |              Loop Name             |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |  61465611|  61465611|        13|          1|          1|  61465600|    yes   |
        +------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |     2048|      -|      64|      0|
|Multiplexer      |        -|      -|       -|    124|
|Register         |        -|      -|     275|     75|
+-----------------+---------+-------+--------+-------+
|Total            |     2048|      8|     687|   1079|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |      731|      3|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U5  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U6   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------------------+------------------------------------+--------------+
    |                Instance               |               Module               |  Expression  |
    +---------------------------------------+------------------------------------+--------------+
    |dut_mac_muladd_10ns_11ns_10ns_20_1_U7  |dut_mac_muladd_10ns_11ns_10ns_20_1  | i0 + i1 * i2 |
    |dut_mac_muladd_10ns_8ns_7ns_17_1_U9    |dut_mac_muladd_10ns_8ns_7ns_17_1    | i0 + i1 * i2 |
    |dut_mac_muladd_7ns_11ns_10ns_17_1_U8   |dut_mac_muladd_7ns_11ns_10ns_17_1   | i0 + i1 * i2 |
    +---------------------------------------+------------------------------------+--------------+

    * Memory: 
    +------------+------------------------------------+---------+----+----+--------+-----+------+-------------+
    |   Memory   |               Module               | BRAM_18K| FF | LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------+------------------------------------+---------+----+----+--------+-----+------+-------------+
    |sum_mult_U  |dut_matrix_multiply_alt26_sum_mult  |     2048|  64|   0|  614656|   32|     1|     19668992|
    +------------+------------------------------------+---------+----+----+--------+-----+------+-------------+
    |Total       |                                    |     2048|  64|   0|  614656|   32|     1|     19668992|
    +------------+------------------------------------+---------+----+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_310_p2                     |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_next1_fu_190_p2  |     +    |      0|  0|  26|          26|           1|
    |indvar_flatten_op_fu_316_p2     |     +    |      0|  0|  20|          20|           1|
    |k_fu_196_p2                     |     +    |      0|  0|   7|           7|           1|
    |r_fu_282_p2                     |     +    |      0|  0|  10|          10|           1|
    |ap_sig_250                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_276_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten1_fu_184_p2     |   icmp   |      0|  0|   9|          26|          24|
    |exitcond_flatten_fu_202_p2      |   icmp   |      0|  0|   7|          20|          20|
    |exitcond_fu_270_p2              |   icmp   |      0|  0|   4|          10|           9|
    |tmp2_fu_222_p2                  |   icmp   |      0|  0|   3|           7|           1|
    |tmp_1_fu_242_p2                 |   icmp   |      0|  0|   3|           7|           6|
    |tmp_mid1_20_fu_236_p2           |   icmp   |      0|  0|   3|           7|           6|
    |tmp_mid1_fu_216_p2              |   icmp   |      0|  0|   3|           7|           1|
    |tmp_47_fu_288_p2                |    or    |      0|  0|   1|           1|           1|
    |Col_assign_mid2_fu_294_p3       |  select  |      0|  0|  10|           1|           1|
    |Row_assign_mid_fu_208_p3        |  select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next_fu_322_p3   |  select  |      0|  0|  20|           1|           1|
    |tmp_34_mid2_fu_302_p3           |  select  |      0|  0|  10|           1|          10|
    |tmp_i_i_mid2_v_fu_256_p3        |  select  |      0|  0|   7|           1|           7|
    |tmp_mid2_21_fu_248_p3           |  select  |      0|  0|   1|           1|           1|
    |tmp_mid2_fu_228_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_264_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 169|         168|          99|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Col_assign_2_phi_fu_134_p4  |   7|          2|    7|         14|
    |Col_assign_2_reg_130        |   7|          2|    7|         14|
    |Col_assign_reg_163          |  10|          2|   10|         20|
    |Row_assign_phi_fu_156_p4    |  10|          2|   10|         20|
    |Row_assign_reg_152          |  10|          2|   10|         20|
    |ap_NS_fsm                   |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it12      |   1|          2|    1|          2|
    |indvar_flatten1_reg_119     |  26|          2|   26|         52|
    |indvar_flatten_reg_141      |  20|          2|   20|         40|
    |sum_mult_d1                 |  32|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 124|         23|  124|        282|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |C_addr_reg_450                                  |  20|   0|   20|          0|
    |Col_assign_2_reg_130                            |   7|   0|    7|          0|
    |Col_assign_mid2_reg_412                         |  10|   0|   10|          0|
    |Col_assign_reg_163                              |  10|   0|   10|          0|
    |Row_assign_reg_152                              |  10|   0|   10|          0|
    |ap_CS_fsm                                       |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                           |   1|   0|    1|          0|
    |ap_reg_ppstg_Col_assign_mid2_reg_412_pp0_iter1  |  10|   0|   10|          0|
    |ap_reg_ppstg_tmp_34_mid2_reg_418_pp0_iter1      |  10|   0|   10|          0|
    |exitcond_flatten1_reg_388                       |   1|   0|    1|          0|
    |indvar_flatten1_reg_119                         |  26|   0|   26|          0|
    |indvar_flatten_reg_141                          |  20|   0|   20|          0|
    |mult_reg_466                                    |  32|   0|   32|          0|
    |sum_mult_addr_reg_455                           |  20|   0|   20|          0|
    |sum_mult_load_reg_472                           |  32|   0|   32|          0|
    |tmp_34_mid2_reg_418                             |  10|   0|   10|          0|
    |tmp_36_reg_477                                  |  32|   0|   32|          0|
    |tmp_i_i_mid2_v_reg_405                          |   7|   0|    7|          0|
    |tmp_mid2_21_reg_401                             |   1|   0|    1|          0|
    |tmp_mid2_reg_397                                |   1|   0|    1|          0|
    |C_addr_reg_450                                  |   0|  20|   20|          0|
    |exitcond_flatten1_reg_388                       |   0|   1|    1|          0|
    |mult_reg_466                                    |   0|  32|   32|          0|
    |sum_mult_addr_reg_455                           |   0|  20|   20|          0|
    |tmp_mid2_21_reg_401                             |   0|   1|    1|          0|
    |tmp_mid2_reg_397                                |   0|   1|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 275|  75|  350|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------+-----+-----+------------+---------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_done     | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt26 | return value |
|A_address0  | out |   17|  ap_memory |             A             |     array    |
|A_ce0       | out |    1|  ap_memory |             A             |     array    |
|A_q0        |  in |   32|  ap_memory |             A             |     array    |
|B_address0  | out |   17|  ap_memory |             B             |     array    |
|B_ce0       | out |    1|  ap_memory |             B             |     array    |
|B_q0        |  in |   32|  ap_memory |             B             |     array    |
|C_address0  | out |   20|  ap_memory |             C             |     array    |
|C_ce0       | out |    1|  ap_memory |             C             |     array    |
|C_we0       | out |    1|  ap_memory |             C             |     array    |
|C_d0        | out |   32|  ap_memory |             C             |     array    |
+------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
* FSM state operations: 

 <State 1>: 2.61ns
ST_1: sum_mult [1/1] 2.61ns
:0  %sum_mult = alloca [614656 x float], align 4

ST_1: stg_17 [1/1] 1.57ns
:1  br label %1


 <State 2>: 6.92ns
ST_2: indvar_flatten1 [1/1] 0.00ns
:0  %indvar_flatten1 = phi i26 [ 0, %0 ], [ %indvar_flatten_next1, %ifBlock ]

ST_2: Col_assign_2 [1/1] 0.00ns
:1  %Col_assign_2 = phi i7 [ 0, %0 ], [ %tmp_i_i_mid2_v, %ifBlock ]

ST_2: indvar_flatten [1/1] 0.00ns
:2  %indvar_flatten = phi i20 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]

ST_2: Row_assign [1/1] 0.00ns
:3  %Row_assign = phi i10 [ 0, %0 ], [ %tmp_34_mid2, %ifBlock ]

ST_2: Col_assign [1/1] 0.00ns
:4  %Col_assign = phi i10 [ 0, %0 ], [ %c, %ifBlock ]

ST_2: exitcond_flatten1 [1/1] 2.43ns
:5  %exitcond_flatten1 = icmp eq i26 %indvar_flatten1, -5643264

ST_2: indvar_flatten_next1 [1/1] 2.32ns
:6  %indvar_flatten_next1 = add i26 %indvar_flatten1, 1

ST_2: stg_25 [1/1] 0.00ns
:7  br i1 %exitcond_flatten1, label %7, label %.reset7

ST_2: k [1/1] 1.72ns
.reset7:0  %k = add i7 %Col_assign_2, 1

ST_2: exitcond_flatten [1/1] 2.34ns
.reset7:3  %exitcond_flatten = icmp eq i20 %indvar_flatten, -433920

ST_2: Row_assign_mid [1/1] 1.37ns
.reset7:4  %Row_assign_mid = select i1 %exitcond_flatten, i10 0, i10 %Row_assign

ST_2: tmp_mid1 [1/1] 1.97ns
.reset7:5  %tmp_mid1 = icmp eq i7 %k, 0

ST_2: tmp2 [1/1] 1.97ns
.reset7:6  %tmp2 = icmp eq i7 %Col_assign_2, 0

ST_2: tmp_mid2 [1/1] 1.37ns
.reset7:7  %tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp2

ST_2: tmp_mid1_20 [1/1] 1.97ns
.reset7:8  %tmp_mid1_20 = icmp eq i7 %k, -29

ST_2: tmp_1 [1/1] 1.97ns
.reset7:9  %tmp_1 = icmp eq i7 %Col_assign_2, -29

ST_2: tmp_mid2_21 [1/1] 1.37ns
.reset7:10  %tmp_mid2_21 = select i1 %exitcond_flatten, i1 %tmp_mid1_20, i1 %tmp_1

ST_2: tmp_i_i_mid2_v [1/1] 1.37ns
.reset7:11  %tmp_i_i_mid2_v = select i1 %exitcond_flatten, i7 %k, i7 %Col_assign_2

ST_2: not_exitcond_flatten [1/1] 0.00ns (grouped into LUT with out node exitcond_mid)
.reset7:15  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_2: exitcond [1/1] 2.07ns
.reset7:16  %exitcond = icmp eq i10 %Col_assign, -240

ST_2: exitcond_mid [1/1] 1.37ns (out node of the LUT)
.reset7:17  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

ST_2: r [1/1] 1.84ns
.reset7:18  %r = add i10 %Row_assign_mid, 1

ST_2: tmp_47 [1/1] 0.00ns (grouped into LUT with out node Col_assign_mid2)
.reset7:20  %tmp_47 = or i1 %exitcond_mid, %exitcond_flatten

ST_2: Col_assign_mid2 [1/1] 1.37ns (out node of the LUT)
.reset7:21  %Col_assign_mid2 = select i1 %tmp_47, i10 0, i10 %Col_assign

ST_2: tmp_34_mid2 [1/1] 1.37ns
.reset7:22  %tmp_34_mid2 = select i1 %exitcond_mid, i10 %r, i10 %Row_assign_mid

ST_2: stg_43 [1/1] 0.00ns
.reset7:46  br i1 %tmp_mid2, label %2, label %3

ST_2: stg_44 [1/1] 0.00ns
:1  br i1 %tmp_mid2_21, label %4, label %5

ST_2: c [1/1] 1.84ns
ifBlock:1  %c = add i10 %Col_assign_mid2, 1

ST_2: indvar_flatten_op [1/1] 2.08ns
ifBlock:2  %indvar_flatten_op = add i20 %indvar_flatten, 1

ST_2: indvar_flatten_next [1/1] 1.37ns
ifBlock:3  %indvar_flatten_next = select i1 %exitcond_flatten, i20 1, i20 %indvar_flatten_op


 <State 3>: 9.09ns
ST_3: tmp_i_i_mid2_cast1 [1/1] 0.00ns
.reset7:12  %tmp_i_i_mid2_cast1 = zext i7 %tmp_i_i_mid2_v to i17

ST_3: tmp_i_i_mid2_cast [1/1] 0.00ns
.reset7:13  %tmp_i_i_mid2_cast = zext i7 %tmp_i_i_mid2_v to i17

ST_3: tmp_s [1/1] 3.36ns
.reset7:14  %tmp_s = mul i17 %tmp_i_i_mid2_cast, 784

ST_3: tmp_34_mid2_cast [1/1] 0.00ns
.reset7:24  %tmp_34_mid2_cast = zext i10 %tmp_34_mid2 to i17

ST_3: tmp_48 [1/1] 3.36ns
.reset7:25  %tmp_48 = mul i17 %tmp_34_mid2_cast, 100

ST_3: tmp_49 [1/1] 3.02ns
.reset7:26  %tmp_49 = add i17 %tmp_i_i_mid2_cast1, %tmp_48

ST_3: tmp_55_cast [1/1] 0.00ns
.reset7:27  %tmp_55_cast = zext i17 %tmp_49 to i64

ST_3: A_addr [1/1] 0.00ns
.reset7:28  %A_addr = getelementptr [78400 x float]* %A, i64 0, i64 %tmp_55_cast

ST_3: cast_in_a [2/2] 2.71ns
.reset7:33  %cast_in_a = load float* %A_addr, align 4

ST_3: tmp_i_i4_cast [1/1] 0.00ns
.reset7:35  %tmp_i_i4_cast = zext i10 %Col_assign_mid2 to i17

ST_3: tmp_51 [1/1] 3.02ns
.reset7:36  %tmp_51 = add i17 %tmp_i_i4_cast, %tmp_s

ST_3: tmp_57_cast [1/1] 0.00ns
.reset7:37  %tmp_57_cast = zext i17 %tmp_51 to i64

ST_3: B_addr [1/1] 0.00ns
.reset7:38  %B_addr = getelementptr [78400 x float]* %B, i64 0, i64 %tmp_57_cast

ST_3: cast_in_b [2/2] 2.71ns
.reset7:43  %cast_in_b = load float* %B_addr, align 4


 <State 4>: 8.99ns
ST_4: tmp_34_mid2_cast1 [1/1] 0.00ns
.reset7:23  %tmp_34_mid2_cast1 = zext i10 %tmp_34_mid2 to i20

ST_4: tmp_50 [1/1] 3.36ns
.reset7:29  %tmp_50 = mul i20 %tmp_34_mid2_cast1, 784

ST_4: cast_in_a [1/2] 2.71ns
.reset7:33  %cast_in_a = load float* %A_addr, align 4

ST_4: tmp_i_i4_cast1 [1/1] 0.00ns
.reset7:34  %tmp_i_i4_cast1 = zext i10 %Col_assign_mid2 to i20

ST_4: tmp_52 [1/1] 3.02ns
.reset7:39  %tmp_52 = add i20 %tmp_i_i4_cast1, %tmp_50

ST_4: tmp_58_cast [1/1] 0.00ns
.reset7:40  %tmp_58_cast = zext i20 %tmp_52 to i64

ST_4: C_addr [1/1] 0.00ns
.reset7:41  %C_addr = getelementptr [614656 x float]* %C, i64 0, i64 %tmp_58_cast

ST_4: sum_mult_addr [1/1] 0.00ns
.reset7:42  %sum_mult_addr = getelementptr [614656 x float]* %sum_mult, i64 0, i64 %tmp_58_cast

ST_4: cast_in_b [1/2] 2.71ns
.reset7:43  %cast_in_b = load float* %B_addr, align 4

ST_4: mult [4/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

ST_4: sum_mult_load [4/4] 2.61ns
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4


 <State 5>: 5.70ns
ST_5: mult [3/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

ST_5: sum_mult_load [3/4] 2.61ns
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4


 <State 6>: 5.70ns
ST_6: mult [2/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

ST_6: sum_mult_load [2/4] 2.61ns
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4


 <State 7>: 5.70ns
ST_7: mult [1/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

ST_7: sum_mult_load [1/4] 2.61ns
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4


 <State 8>: 7.26ns
ST_8: tmp_36 [5/5] 7.26ns
:0  %tmp_36 = fadd float %sum_mult_load, %mult


 <State 9>: 7.26ns
ST_9: tmp_36 [4/5] 7.26ns
:0  %tmp_36 = fadd float %sum_mult_load, %mult


 <State 10>: 7.26ns
ST_10: tmp_36 [3/5] 7.26ns
:0  %tmp_36 = fadd float %sum_mult_load, %mult


 <State 11>: 7.26ns
ST_11: tmp_36 [2/5] 7.26ns
:0  %tmp_36 = fadd float %sum_mult_load, %mult


 <State 12>: 7.26ns
ST_12: tmp_36 [1/5] 7.26ns
:0  %tmp_36 = fadd float %sum_mult_load, %mult


 <State 13>: 2.61ns
ST_13: stg_84 [2/2] 2.61ns
:0  store float %tmp_36, float* %sum_mult_addr, align 4

ST_13: stg_85 [2/2] 2.61ns
:0  store float %tmp_36, float* %C_addr, align 4

ST_13: stg_86 [2/2] 2.61ns
:0  store float %mult, float* %sum_mult_addr, align 4


 <State 14>: 2.61ns
ST_14: stg_87 [1/1] 0.00ns
.reset7:1  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loop_b_col_lo)

ST_14: empty_19 [1/1] 0.00ns
.reset7:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 61465600, i64 61465600, i64 61465600)

ST_14: stg_89 [1/1] 0.00ns
.reset7:19  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loop_str)

ST_14: stg_90 [1/1] 0.00ns
.reset7:30  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1809) nounwind

ST_14: tmp_35 [1/1] 0.00ns
.reset7:31  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1809)

ST_14: stg_92 [1/1] 0.00ns
.reset7:32  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_14: stg_93 [1/2] 2.61ns
:0  store float %tmp_36, float* %sum_mult_addr, align 4

ST_14: stg_94 [1/1] 0.00ns
:1  br label %6

ST_14: stg_95 [1/2] 2.61ns
:0  store float %tmp_36, float* %C_addr, align 4

ST_14: stg_96 [1/1] 0.00ns
:1  br label %6

ST_14: stg_97 [1/1] 0.00ns
:0  br label %ifBlock

ST_14: stg_98 [1/2] 2.61ns
:0  store float %mult, float* %sum_mult_addr, align 4

ST_14: stg_99 [1/1] 0.00ns
:1  br label %ifBlock

ST_14: empty [1/1] 0.00ns
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1809, i32 %tmp_35)

ST_14: stg_101 [1/1] 0.00ns
ifBlock:4  br label %1


 <State 15>: 0.00ns
ST_15: stg_102 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_mult             (alloca           ) [ 0011111111111110]
stg_17               (br               ) [ 0111111111111110]
indvar_flatten1      (phi              ) [ 0010000000000000]
Col_assign_2         (phi              ) [ 0010000000000000]
indvar_flatten       (phi              ) [ 0010000000000000]
Row_assign           (phi              ) [ 0010000000000000]
Col_assign           (phi              ) [ 0010000000000000]
exitcond_flatten1    (icmp             ) [ 0011111111111110]
indvar_flatten_next1 (add              ) [ 0111111111111110]
stg_25               (br               ) [ 0000000000000000]
k                    (add              ) [ 0000000000000000]
exitcond_flatten     (icmp             ) [ 0000000000000000]
Row_assign_mid       (select           ) [ 0000000000000000]
tmp_mid1             (icmp             ) [ 0000000000000000]
tmp2                 (icmp             ) [ 0000000000000000]
tmp_mid2             (select           ) [ 0011111111111110]
tmp_mid1_20          (icmp             ) [ 0000000000000000]
tmp_1                (icmp             ) [ 0000000000000000]
tmp_mid2_21          (select           ) [ 0011111111111110]
tmp_i_i_mid2_v       (select           ) [ 0111111111111110]
not_exitcond_flatten (xor              ) [ 0000000000000000]
exitcond             (icmp             ) [ 0000000000000000]
exitcond_mid         (and              ) [ 0000000000000000]
r                    (add              ) [ 0000000000000000]
tmp_47               (or               ) [ 0000000000000000]
Col_assign_mid2      (select           ) [ 0011100000000000]
tmp_34_mid2          (select           ) [ 0111111111111110]
stg_43               (br               ) [ 0000000000000000]
stg_44               (br               ) [ 0000000000000000]
c                    (add              ) [ 0111111111111110]
indvar_flatten_op    (add              ) [ 0000000000000000]
indvar_flatten_next  (select           ) [ 0111111111111110]
tmp_i_i_mid2_cast1   (zext             ) [ 0000000000000000]
tmp_i_i_mid2_cast    (zext             ) [ 0000000000000000]
tmp_s                (mul              ) [ 0000000000000000]
tmp_34_mid2_cast     (zext             ) [ 0000000000000000]
tmp_48               (mul              ) [ 0000000000000000]
tmp_49               (add              ) [ 0000000000000000]
tmp_55_cast          (zext             ) [ 0000000000000000]
A_addr               (getelementptr    ) [ 0010100000000000]
tmp_i_i4_cast        (zext             ) [ 0000000000000000]
tmp_51               (add              ) [ 0000000000000000]
tmp_57_cast          (zext             ) [ 0000000000000000]
B_addr               (getelementptr    ) [ 0010100000000000]
tmp_34_mid2_cast1    (zext             ) [ 0000000000000000]
tmp_50               (mul              ) [ 0000000000000000]
cast_in_a            (load             ) [ 0010011100000000]
tmp_i_i4_cast1       (zext             ) [ 0000000000000000]
tmp_52               (add              ) [ 0000000000000000]
tmp_58_cast          (zext             ) [ 0000000000000000]
C_addr               (getelementptr    ) [ 0010011111111110]
sum_mult_addr        (getelementptr    ) [ 0010011111111110]
cast_in_b            (load             ) [ 0010011100000000]
mult                 (fmul             ) [ 0010000011111110]
sum_mult_load        (load             ) [ 0010000011111000]
tmp_36               (fadd             ) [ 0010000000000110]
stg_87               (specloopname     ) [ 0000000000000000]
empty_19             (speclooptripcount) [ 0000000000000000]
stg_89               (specloopname     ) [ 0000000000000000]
stg_90               (specloopname     ) [ 0000000000000000]
tmp_35               (specregionbegin  ) [ 0000000000000000]
stg_92               (specpipeline     ) [ 0000000000000000]
stg_93               (store            ) [ 0000000000000000]
stg_94               (br               ) [ 0000000000000000]
stg_95               (store            ) [ 0000000000000000]
stg_96               (br               ) [ 0000000000000000]
stg_97               (br               ) [ 0000000000000000]
stg_98               (store            ) [ 0000000000000000]
stg_99               (br               ) [ 0000000000000000]
empty                (specregionend    ) [ 0000000000000000]
stg_101              (br               ) [ 0111111111111110]
stg_102              (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_col_loop_a_row_loop_b_col_lo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_row_loop_b_col_loop_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="sum_mult_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_mult/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="17" slack="0"/>
<pin id="74" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="17" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_a/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="B_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="17" slack="0"/>
<pin id="86" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="17" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_b/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="C_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="20" slack="0"/>
<pin id="98" dir="1" index="3" bw="20" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sum_mult_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="20" slack="0"/>
<pin id="105" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_mult_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="20" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="3" bw="20" slack="9"/>
<pin id="113" dir="0" index="4" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="32" slack="1"/>
<pin id="114" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_mult_load/4 stg_84/13 stg_86/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="20" slack="9"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_85/13 "/>
</bind>
</comp>

<comp id="119" class="1005" name="indvar_flatten1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="26" slack="1"/>
<pin id="121" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="indvar_flatten1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="26" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="Col_assign_2_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="Col_assign_2_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign_2/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="indvar_flatten_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="20" slack="1"/>
<pin id="143" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvar_flatten_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="20" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="Row_assign_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="1"/>
<pin id="154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Row_assign (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="Row_assign_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Row_assign/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="Col_assign_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="Col_assign_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exitcond_flatten1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="26" slack="0"/>
<pin id="186" dir="0" index="1" bw="26" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_next1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="26" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="k_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exitcond_flatten_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="20" slack="0"/>
<pin id="204" dir="0" index="1" bw="20" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="Row_assign_mid_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Row_assign_mid/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_mid1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_mid2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_mid1_20_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1_20/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_mid2_21_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_21/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_i_i_mid2_v_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2_v/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="not_exitcond_flatten_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="exitcond_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond_mid_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="r_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_47_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="Col_assign_mid2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="0"/>
<pin id="297" dir="0" index="2" bw="10" slack="0"/>
<pin id="298" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Col_assign_mid2/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_34_mid2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="0" index="2" bw="10" slack="0"/>
<pin id="306" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34_mid2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="c_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="indvar_flatten_op_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="20" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="indvar_flatten_next_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="20" slack="0"/>
<pin id="325" dir="0" index="2" bw="20" slack="0"/>
<pin id="326" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_i_i_mid2_cast1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_mid2_cast1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_i_i_mid2_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="1"/>
<pin id="335" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_mid2_cast/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_34_mid2_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="1"/>
<pin id="338" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_mid2_cast/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_55_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="17" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55_cast/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_i_i4_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i4_cast/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_57_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="17" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57_cast/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_34_mid2_cast1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="2"/>
<pin id="352" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_mid2_cast1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_i_i4_cast1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="2"/>
<pin id="355" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i4_cast1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_58_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="20" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_cast/4 "/>
</bind>
</comp>

<comp id="361" class="1007" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="11" slack="0"/>
<pin id="364" dir="0" index="2" bw="10" slack="0"/>
<pin id="365" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_50/4 tmp_52/4 "/>
</bind>
</comp>

<comp id="370" class="1007" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="0" index="2" bw="10" slack="0"/>
<pin id="374" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_s/3 tmp_51/3 "/>
</bind>
</comp>

<comp id="379" class="1007" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="0" index="2" bw="7" slack="0"/>
<pin id="383" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_48/3 tmp_49/3 "/>
</bind>
</comp>

<comp id="388" class="1005" name="exitcond_flatten1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="indvar_flatten_next1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="26" slack="0"/>
<pin id="394" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_mid2_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="6"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_mid2_21_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="11"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2_21 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_i_i_mid2_v_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2_v "/>
</bind>
</comp>

<comp id="412" class="1005" name="Col_assign_mid2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="1"/>
<pin id="414" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign_mid2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_34_mid2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_34_mid2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="c_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="430" class="1005" name="indvar_flatten_next_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="20" slack="0"/>
<pin id="432" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="435" class="1005" name="A_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="17" slack="1"/>
<pin id="437" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="B_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="17" slack="1"/>
<pin id="442" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="cast_in_a_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_a "/>
</bind>
</comp>

<comp id="450" class="1005" name="C_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="20" slack="9"/>
<pin id="452" dir="1" index="1" bw="20" slack="9"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="sum_mult_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="20" slack="1"/>
<pin id="457" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="cast_in_b_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_b "/>
</bind>
</comp>

<comp id="466" class="1005" name="mult_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult "/>
</bind>
</comp>

<comp id="472" class="1005" name="sum_mult_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_36_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="77" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="89" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="123" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="123" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="134" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="145" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="156" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="196" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="134" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="202" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="216" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="196" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="134" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="202" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="236" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="242" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="202" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="196" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="134" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="202" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="167" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="208" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="276" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="202" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="167" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="276" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="282" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="208" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="294" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="145" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="202" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="366"><net_src comp="350" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="353" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="361" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="375"><net_src comp="333" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="34" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="343" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="370" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="384"><net_src comp="336" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="330" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="379" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="391"><net_src comp="184" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="190" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="400"><net_src comp="228" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="248" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="256" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="415"><net_src comp="294" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="421"><net_src comp="302" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="428"><net_src comp="310" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="433"><net_src comp="322" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="438"><net_src comp="70" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="443"><net_src comp="82" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="448"><net_src comp="77" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="453"><net_src comp="94" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="458"><net_src comp="101" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="107" pin=3"/></net>

<net id="464"><net_src comp="89" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="469"><net_src comp="178" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="475"><net_src comp="107" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="480"><net_src comp="174" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="115" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: C | {13 14 }
 - Input state : 
	Port: dut_matrix_multiply_alt26 : A | {3 4 }
	Port: dut_matrix_multiply_alt26 : B | {3 4 }
	Port: dut_matrix_multiply_alt26 : C | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_25 : 2
		k : 1
		exitcond_flatten : 1
		Row_assign_mid : 2
		tmp_mid1 : 2
		tmp2 : 1
		tmp_mid2 : 3
		tmp_mid1_20 : 2
		tmp_1 : 1
		tmp_mid2_21 : 3
		tmp_i_i_mid2_v : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		r : 3
		tmp_47 : 2
		Col_assign_mid2 : 2
		tmp_34_mid2 : 2
		stg_43 : 4
		stg_44 : 4
		c : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		tmp_s : 1
		tmp_48 : 1
		tmp_49 : 2
		tmp_55_cast : 3
		A_addr : 4
		cast_in_a : 5
		tmp_51 : 2
		tmp_57_cast : 3
		B_addr : 4
		cast_in_b : 5
	State 4
		tmp_50 : 1
		tmp_52 : 2
		tmp_58_cast : 3
		C_addr : 4
		sum_mult_addr : 4
		mult : 1
		sum_mult_load : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		empty : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_174         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_178         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_190 |    0    |    0    |    26   |
|          |           k_fu_196          |    0    |    0    |    7    |
|    add   |           r_fu_282          |    0    |    0    |    10   |
|          |           c_fu_310          |    0    |    0    |    10   |
|          |   indvar_flatten_op_fu_316  |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |    Row_assign_mid_fu_208    |    0    |    0    |    10   |
|          |       tmp_mid2_fu_228       |    0    |    0    |    1    |
|          |      tmp_mid2_21_fu_248     |    0    |    0    |    1    |
|  select  |    tmp_i_i_mid2_v_fu_256    |    0    |    0    |    7    |
|          |    Col_assign_mid2_fu_294   |    0    |    0    |    10   |
|          |      tmp_34_mid2_fu_302     |    0    |    0    |    10   |
|          |  indvar_flatten_next_fu_322 |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten1_fu_184  |    0    |    0    |    9    |
|          |   exitcond_flatten_fu_202   |    0    |    0    |    7    |
|          |       tmp_mid1_fu_216       |    0    |    0    |    3    |
|   icmp   |         tmp2_fu_222         |    0    |    0    |    3    |
|          |      tmp_mid1_20_fu_236     |    0    |    0    |    3    |
|          |         tmp_1_fu_242        |    0    |    0    |    3    |
|          |       exitcond_fu_270       |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_361         |    1    |    0    |    0    |
|  muladd  |          grp_fu_370         |    1    |    0    |    0    |
|          |          grp_fu_379         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_264 |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |     exitcond_mid_fu_276     |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_47_fu_288        |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |  tmp_i_i_mid2_cast1_fu_330  |    0    |    0    |    0    |
|          |   tmp_i_i_mid2_cast_fu_333  |    0    |    0    |    0    |
|          |   tmp_34_mid2_cast_fu_336   |    0    |    0    |    0    |
|          |      tmp_55_cast_fu_339     |    0    |    0    |    0    |
|   zext   |     tmp_i_i4_cast_fu_343    |    0    |    0    |    0    |
|          |      tmp_57_cast_fu_346     |    0    |    0    |    0    |
|          |   tmp_34_mid2_cast1_fu_350  |    0    |    0    |    0    |
|          |    tmp_i_i4_cast1_fu_353    |    0    |    0    |    0    |
|          |      tmp_58_cast_fu_356     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    8    |   348   |   878   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|sum_mult|  2048  |   64   |    0   |
+--------+--------+--------+--------+
|  Total |  2048  |   64   |    0   |
+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       A_addr_reg_435       |   17   |
|       B_addr_reg_440       |   17   |
|       C_addr_reg_450       |   20   |
|    Col_assign_2_reg_130    |    7   |
|   Col_assign_mid2_reg_412  |   10   |
|     Col_assign_reg_163     |   10   |
|     Row_assign_reg_152     |   10   |
|          c_reg_425         |   10   |
|      cast_in_a_reg_445     |   32   |
|      cast_in_b_reg_461     |   32   |
|  exitcond_flatten1_reg_388 |    1   |
|   indvar_flatten1_reg_119  |   26   |
|indvar_flatten_next1_reg_392|   26   |
| indvar_flatten_next_reg_430|   20   |
|   indvar_flatten_reg_141   |   20   |
|        mult_reg_466        |   32   |
|    sum_mult_addr_reg_455   |   20   |
|    sum_mult_load_reg_472   |   32   |
|     tmp_34_mid2_reg_418    |   10   |
|       tmp_36_reg_477       |   32   |
|   tmp_i_i_mid2_v_reg_405   |    7   |
|     tmp_mid2_21_reg_401    |    1   |
|      tmp_mid2_reg_397      |    1   |
+----------------------------+--------+
|            Total           |   393  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |  17  |   34   ||    17   |
|  grp_access_fu_89 |  p0  |   2  |  17  |   34   ||    17   |
| grp_access_fu_107 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_107 |  p4  |   2  |  32  |   64   ||    32   |
|     grp_fu_178    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_178    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   300  ||  9.426  ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |   348  |   878  |
|   Memory  |  2048  |    -   |    -   |   64   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   150  |
|  Register |    -   |    -   |    -   |   393  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  2048  |    8   |    9   |   805  |  1028  |
+-----------+--------+--------+--------+--------+--------+
