// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/25/2017 03:49:41"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module adc_mic_lcd (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	ADC_CLK_10,
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	MAX10_CLK3_50,
	FPGA_RESET_n,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	AUDIO_BCLK,
	AUDIO_DIN_MFP1,
	AUDIO_DOUT_MFP2,
	AUDIO_GPIO_MFP5,
	AUDIO_MCLK,
	AUDIO_MISO_MFP4,
	AUDIO_RESET_n,
	AUDIO_SCL_SS_n,
	AUDIO_SCLK_MFP3,
	AUDIO_SDA_MOSI,
	AUDIO_SPI_SELECT,
	AUDIO_WCLK,
	DAC_DATA,
	DAC_SCLK,
	DAC_SYNC_n,
	GPIO);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	ADC_CLK_10;
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
input 	MAX10_CLK3_50;
input 	FPGA_RESET_n;
input 	[4:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
inout 	AUDIO_BCLK;
output 	AUDIO_DIN_MFP1;
input 	AUDIO_DOUT_MFP2;
inout 	AUDIO_GPIO_MFP5;
output 	AUDIO_MCLK;
input 	AUDIO_MISO_MFP4;
inout 	AUDIO_RESET_n;
output 	AUDIO_SCL_SS_n;
output 	AUDIO_SCLK_MFP3;
inout 	AUDIO_SDA_MOSI;
output 	AUDIO_SPI_SELECT;
inout 	AUDIO_WCLK;
inout 	DAC_DATA;
output 	DAC_SCLK;
output 	DAC_SYNC_n;
output 	[7:0] GPIO;

// Design Ports Information
// ADC_CLK_10	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK3_50	=>  Location: PIN_N14,	 I/O Standard: 1.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUDIO_DIN_MFP1	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_DOUT_MFP2	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_MCLK	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_MISO_MFP4	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_SCL_SS_n	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_SCLK_MFP3	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_SPI_SELECT	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_SCLK	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_SYNC_n	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUDIO_BCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_GPIO_MFP5	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_RESET_n	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_SDA_MOSI	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_WCLK	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DATA	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[8]	=>  Location: PIN_G19,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_H21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_n	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK2_50	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA21,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[4]	=>  Location: PIN_R22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_U22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_M22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_N21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_L22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_J22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_H22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_J21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_T22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \mem3|Mult1|auto_generated|mac_out4~0 ;
wire \mem3|Mult1|auto_generated|mac_out4~1 ;
wire \mem3|Mult1|auto_generated|mac_out4~2 ;
wire \mem3|Mult1|auto_generated|mac_out4~3 ;
wire \mem3|Mult1|auto_generated|mac_out4~4 ;
wire \mem3|Mult1|auto_generated|mac_out4~5 ;
wire \mem3|Mult1|auto_generated|mac_out4~6 ;
wire \mem3|Mult1|auto_generated|mac_out4~7 ;
wire \mem3|Mult1|auto_generated|mac_out4~8 ;
wire \mem3|Mult1|auto_generated|mac_out4~9 ;
wire \mem3|Mult1|auto_generated|mac_out4~10 ;
wire \mem3|Mult1|auto_generated|mac_out4~11 ;
wire \mem3|Mult1|auto_generated|mac_out4~12 ;
wire \mem3|Mult1|auto_generated|mac_out4~13 ;
wire \mem3|Mult1|auto_generated|mac_out4~14 ;
wire \mem3|Mult1|auto_generated|mac_out4~15 ;
wire \mem3|Mult1|auto_generated|mac_out4~16 ;
wire \mem3|Mult1|auto_generated|mac_out2~0 ;
wire \mem3|Mult1|auto_generated|mac_out2~1 ;
wire \mem3|Mult1|auto_generated|mac_out2~2 ;
wire \mem3|Mult1|auto_generated|mac_out2~3 ;
wire \mem3|Mult1|auto_generated|mac_out2~4 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \mem3|Mult0|auto_generated|mac_out4~0 ;
wire \mem3|Mult0|auto_generated|mac_out4~1 ;
wire \mem3|Mult0|auto_generated|mac_out4~2 ;
wire \mem3|Mult0|auto_generated|mac_out4~3 ;
wire \mem3|Mult0|auto_generated|mac_out4~4 ;
wire \mem3|Mult0|auto_generated|mac_out4~5 ;
wire \mem3|Mult0|auto_generated|mac_out4~6 ;
wire \mem3|Mult0|auto_generated|mac_out4~7 ;
wire \mem3|Mult0|auto_generated|mac_out4~8 ;
wire \mem3|Mult0|auto_generated|mac_out4~9 ;
wire \mem3|Mult0|auto_generated|mac_out4~10 ;
wire \mem3|Mult0|auto_generated|mac_out4~11 ;
wire \mem3|Mult0|auto_generated|mac_out4~12 ;
wire \mem3|Mult0|auto_generated|mac_out4~13 ;
wire \mem3|Mult0|auto_generated|mac_out4~14 ;
wire \mem3|Mult0|auto_generated|mac_out4~15 ;
wire \mem3|Mult0|auto_generated|mac_out4~16 ;
wire \mem3|Mult0|auto_generated|mac_out2~0 ;
wire \mem3|Mult0|auto_generated|mac_out2~1 ;
wire \mem3|Mult0|auto_generated|mac_out2~2 ;
wire \mem3|Mult0|auto_generated|mac_out2~3 ;
wire \mem3|Mult0|auto_generated|mac_out2~4 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \mem4|Mult1|auto_generated|mac_out4~0 ;
wire \mem4|Mult1|auto_generated|mac_out4~1 ;
wire \mem4|Mult1|auto_generated|mac_out4~2 ;
wire \mem4|Mult1|auto_generated|mac_out4~3 ;
wire \mem4|Mult1|auto_generated|mac_out4~4 ;
wire \mem4|Mult1|auto_generated|mac_out4~5 ;
wire \mem4|Mult1|auto_generated|mac_out4~6 ;
wire \mem4|Mult1|auto_generated|mac_out4~7 ;
wire \mem4|Mult1|auto_generated|mac_out4~8 ;
wire \mem4|Mult1|auto_generated|mac_out4~9 ;
wire \mem4|Mult1|auto_generated|mac_out4~10 ;
wire \mem4|Mult1|auto_generated|mac_out4~11 ;
wire \mem4|Mult1|auto_generated|mac_out4~12 ;
wire \mem4|Mult1|auto_generated|mac_out4~13 ;
wire \mem4|Mult1|auto_generated|mac_out4~14 ;
wire \mem4|Mult1|auto_generated|mac_out4~15 ;
wire \mem4|Mult1|auto_generated|mac_out4~16 ;
wire \mem4|Mult1|auto_generated|mac_out2~0 ;
wire \mem4|Mult1|auto_generated|mac_out2~1 ;
wire \mem4|Mult1|auto_generated|mac_out2~2 ;
wire \mem4|Mult1|auto_generated|mac_out2~3 ;
wire \mem4|Mult1|auto_generated|mac_out2~4 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \mem4|Mult0|auto_generated|mac_out4~0 ;
wire \mem4|Mult0|auto_generated|mac_out4~1 ;
wire \mem4|Mult0|auto_generated|mac_out4~2 ;
wire \mem4|Mult0|auto_generated|mac_out4~3 ;
wire \mem4|Mult0|auto_generated|mac_out4~4 ;
wire \mem4|Mult0|auto_generated|mac_out4~5 ;
wire \mem4|Mult0|auto_generated|mac_out4~6 ;
wire \mem4|Mult0|auto_generated|mac_out4~7 ;
wire \mem4|Mult0|auto_generated|mac_out4~8 ;
wire \mem4|Mult0|auto_generated|mac_out4~9 ;
wire \mem4|Mult0|auto_generated|mac_out4~10 ;
wire \mem4|Mult0|auto_generated|mac_out4~11 ;
wire \mem4|Mult0|auto_generated|mac_out4~12 ;
wire \mem4|Mult0|auto_generated|mac_out4~13 ;
wire \mem4|Mult0|auto_generated|mac_out4~14 ;
wire \mem4|Mult0|auto_generated|mac_out4~15 ;
wire \mem4|Mult0|auto_generated|mac_out4~16 ;
wire \mem4|Mult0|auto_generated|mac_out2~0 ;
wire \mem4|Mult0|auto_generated|mac_out2~1 ;
wire \mem4|Mult0|auto_generated|mac_out2~2 ;
wire \mem4|Mult0|auto_generated|mac_out2~3 ;
wire \mem4|Mult0|auto_generated|mac_out2~4 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \mem2|Mult1|auto_generated|mac_out4~0 ;
wire \mem2|Mult1|auto_generated|mac_out4~1 ;
wire \mem2|Mult1|auto_generated|mac_out4~2 ;
wire \mem2|Mult1|auto_generated|mac_out4~3 ;
wire \mem2|Mult1|auto_generated|mac_out4~4 ;
wire \mem2|Mult1|auto_generated|mac_out4~5 ;
wire \mem2|Mult1|auto_generated|mac_out4~6 ;
wire \mem2|Mult1|auto_generated|mac_out4~7 ;
wire \mem2|Mult1|auto_generated|mac_out4~8 ;
wire \mem2|Mult1|auto_generated|mac_out4~9 ;
wire \mem2|Mult1|auto_generated|mac_out4~10 ;
wire \mem2|Mult1|auto_generated|mac_out4~11 ;
wire \mem2|Mult1|auto_generated|mac_out4~12 ;
wire \mem2|Mult1|auto_generated|mac_out4~13 ;
wire \mem2|Mult1|auto_generated|mac_out4~14 ;
wire \mem2|Mult1|auto_generated|mac_out4~15 ;
wire \mem2|Mult1|auto_generated|mac_out4~16 ;
wire \mem2|Mult1|auto_generated|mac_out2~0 ;
wire \mem2|Mult1|auto_generated|mac_out2~1 ;
wire \mem2|Mult1|auto_generated|mac_out2~2 ;
wire \mem2|Mult1|auto_generated|mac_out2~3 ;
wire \mem2|Mult1|auto_generated|mac_out2~4 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \mem2|Mult0|auto_generated|mac_out4~0 ;
wire \mem2|Mult0|auto_generated|mac_out4~1 ;
wire \mem2|Mult0|auto_generated|mac_out4~2 ;
wire \mem2|Mult0|auto_generated|mac_out4~3 ;
wire \mem2|Mult0|auto_generated|mac_out4~4 ;
wire \mem2|Mult0|auto_generated|mac_out4~5 ;
wire \mem2|Mult0|auto_generated|mac_out4~6 ;
wire \mem2|Mult0|auto_generated|mac_out4~7 ;
wire \mem2|Mult0|auto_generated|mac_out4~8 ;
wire \mem2|Mult0|auto_generated|mac_out4~9 ;
wire \mem2|Mult0|auto_generated|mac_out4~10 ;
wire \mem2|Mult0|auto_generated|mac_out4~11 ;
wire \mem2|Mult0|auto_generated|mac_out4~12 ;
wire \mem2|Mult0|auto_generated|mac_out4~13 ;
wire \mem2|Mult0|auto_generated|mac_out4~14 ;
wire \mem2|Mult0|auto_generated|mac_out4~15 ;
wire \mem2|Mult0|auto_generated|mac_out4~16 ;
wire \mem2|Mult0|auto_generated|mac_out2~0 ;
wire \mem2|Mult0|auto_generated|mac_out2~1 ;
wire \mem2|Mult0|auto_generated|mac_out2~2 ;
wire \mem2|Mult0|auto_generated|mac_out2~3 ;
wire \mem2|Mult0|auto_generated|mac_out2~4 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \mem1|Mult1|auto_generated|mac_out4~0 ;
wire \mem1|Mult1|auto_generated|mac_out4~1 ;
wire \mem1|Mult1|auto_generated|mac_out4~2 ;
wire \mem1|Mult1|auto_generated|mac_out4~3 ;
wire \mem1|Mult1|auto_generated|mac_out4~4 ;
wire \mem1|Mult1|auto_generated|mac_out4~5 ;
wire \mem1|Mult1|auto_generated|mac_out4~6 ;
wire \mem1|Mult1|auto_generated|mac_out4~7 ;
wire \mem1|Mult1|auto_generated|mac_out4~8 ;
wire \mem1|Mult1|auto_generated|mac_out4~9 ;
wire \mem1|Mult1|auto_generated|mac_out4~10 ;
wire \mem1|Mult1|auto_generated|mac_out4~11 ;
wire \mem1|Mult1|auto_generated|mac_out4~12 ;
wire \mem1|Mult1|auto_generated|mac_out4~13 ;
wire \mem1|Mult1|auto_generated|mac_out4~14 ;
wire \mem1|Mult1|auto_generated|mac_out4~15 ;
wire \mem1|Mult1|auto_generated|mac_out4~16 ;
wire \mem1|Mult1|auto_generated|mac_out2~0 ;
wire \mem1|Mult1|auto_generated|mac_out2~1 ;
wire \mem1|Mult1|auto_generated|mac_out2~2 ;
wire \mem1|Mult1|auto_generated|mac_out2~3 ;
wire \mem1|Mult1|auto_generated|mac_out2~4 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \mem1|Mult0|auto_generated|mac_out4~0 ;
wire \mem1|Mult0|auto_generated|mac_out4~1 ;
wire \mem1|Mult0|auto_generated|mac_out4~2 ;
wire \mem1|Mult0|auto_generated|mac_out4~3 ;
wire \mem1|Mult0|auto_generated|mac_out4~4 ;
wire \mem1|Mult0|auto_generated|mac_out4~5 ;
wire \mem1|Mult0|auto_generated|mac_out4~6 ;
wire \mem1|Mult0|auto_generated|mac_out4~7 ;
wire \mem1|Mult0|auto_generated|mac_out4~8 ;
wire \mem1|Mult0|auto_generated|mac_out4~9 ;
wire \mem1|Mult0|auto_generated|mac_out4~10 ;
wire \mem1|Mult0|auto_generated|mac_out4~11 ;
wire \mem1|Mult0|auto_generated|mac_out4~12 ;
wire \mem1|Mult0|auto_generated|mac_out4~13 ;
wire \mem1|Mult0|auto_generated|mac_out4~14 ;
wire \mem1|Mult0|auto_generated|mac_out4~15 ;
wire \mem1|Mult0|auto_generated|mac_out4~16 ;
wire \mem1|Mult0|auto_generated|mac_out2~0 ;
wire \mem1|Mult0|auto_generated|mac_out2~1 ;
wire \mem1|Mult0|auto_generated|mac_out2~2 ;
wire \mem1|Mult0|auto_generated|mac_out2~3 ;
wire \mem1|Mult0|auto_generated|mac_out2~4 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \mem0|Mult1|auto_generated|mac_out4~0 ;
wire \mem0|Mult1|auto_generated|mac_out4~1 ;
wire \mem0|Mult1|auto_generated|mac_out4~2 ;
wire \mem0|Mult1|auto_generated|mac_out4~3 ;
wire \mem0|Mult1|auto_generated|mac_out4~4 ;
wire \mem0|Mult1|auto_generated|mac_out4~5 ;
wire \mem0|Mult1|auto_generated|mac_out4~6 ;
wire \mem0|Mult1|auto_generated|mac_out4~7 ;
wire \mem0|Mult1|auto_generated|mac_out4~8 ;
wire \mem0|Mult1|auto_generated|mac_out4~9 ;
wire \mem0|Mult1|auto_generated|mac_out4~10 ;
wire \mem0|Mult1|auto_generated|mac_out4~11 ;
wire \mem0|Mult1|auto_generated|mac_out4~12 ;
wire \mem0|Mult1|auto_generated|mac_out4~13 ;
wire \mem0|Mult1|auto_generated|mac_out4~14 ;
wire \mem0|Mult1|auto_generated|mac_out4~15 ;
wire \mem0|Mult1|auto_generated|mac_out4~16 ;
wire \mem0|Mult1|auto_generated|mac_out2~0 ;
wire \mem0|Mult1|auto_generated|mac_out2~1 ;
wire \mem0|Mult1|auto_generated|mac_out2~2 ;
wire \mem0|Mult1|auto_generated|mac_out2~3 ;
wire \mem0|Mult1|auto_generated|mac_out2~4 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \mem0|Mult0|auto_generated|mac_out4~0 ;
wire \mem0|Mult0|auto_generated|mac_out4~1 ;
wire \mem0|Mult0|auto_generated|mac_out4~2 ;
wire \mem0|Mult0|auto_generated|mac_out4~3 ;
wire \mem0|Mult0|auto_generated|mac_out4~4 ;
wire \mem0|Mult0|auto_generated|mac_out4~5 ;
wire \mem0|Mult0|auto_generated|mac_out4~6 ;
wire \mem0|Mult0|auto_generated|mac_out4~7 ;
wire \mem0|Mult0|auto_generated|mac_out4~8 ;
wire \mem0|Mult0|auto_generated|mac_out4~9 ;
wire \mem0|Mult0|auto_generated|mac_out4~10 ;
wire \mem0|Mult0|auto_generated|mac_out4~11 ;
wire \mem0|Mult0|auto_generated|mac_out4~12 ;
wire \mem0|Mult0|auto_generated|mac_out4~13 ;
wire \mem0|Mult0|auto_generated|mac_out4~14 ;
wire \mem0|Mult0|auto_generated|mac_out4~15 ;
wire \mem0|Mult0|auto_generated|mac_out4~16 ;
wire \mem0|Mult0|auto_generated|mac_out2~0 ;
wire \mem0|Mult0|auto_generated|mac_out2~1 ;
wire \mem0|Mult0|auto_generated|mac_out2~2 ;
wire \mem0|Mult0|auto_generated|mac_out2~3 ;
wire \mem0|Mult0|auto_generated|mac_out2~4 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \ADC_CLK_10~input_o ;
wire \MAX10_CLK3_50~input_o ;
wire \AUDIO_DOUT_MFP2~input_o ;
wire \AUDIO_MISO_MFP4~input_o ;
wire \AUDIO_BCLK~input_o ;
wire \AUDIO_GPIO_MFP5~input_o ;
wire \AUDIO_RESET_n~input_o ;
wire \AUDIO_SDA_MOSI~input_o ;
wire \AUDIO_WCLK~input_o ;
wire \DAC_DATA~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \MAX10_CLK2_50~input_o ;
wire \MAX10_CLK2_50~inputclkctrl_outclk ;
wire \DELAY_CNT[0]~93_combout ;
wire \FPGA_RESET_n~input_o ;
wire \DELAY_CNT[1]~31_combout ;
wire \DELAY_CNT[1]~32 ;
wire \DELAY_CNT[2]~33_combout ;
wire \DELAY_CNT[2]~34 ;
wire \DELAY_CNT[3]~35_combout ;
wire \DELAY_CNT[3]~36 ;
wire \DELAY_CNT[4]~37_combout ;
wire \DELAY_CNT[4]~38 ;
wire \DELAY_CNT[5]~39_combout ;
wire \DELAY_CNT[5]~40 ;
wire \DELAY_CNT[6]~41_combout ;
wire \DELAY_CNT[6]~42 ;
wire \DELAY_CNT[7]~43_combout ;
wire \DELAY_CNT[7]~44 ;
wire \DELAY_CNT[8]~45_combout ;
wire \DELAY_CNT[8]~46 ;
wire \DELAY_CNT[9]~47_combout ;
wire \DELAY_CNT[9]~48 ;
wire \DELAY_CNT[10]~49_combout ;
wire \DELAY_CNT[10]~50 ;
wire \DELAY_CNT[11]~51_combout ;
wire \DELAY_CNT[11]~52 ;
wire \DELAY_CNT[12]~53_combout ;
wire \DELAY_CNT[12]~54 ;
wire \DELAY_CNT[13]~55_combout ;
wire \DELAY_CNT[13]~56 ;
wire \DELAY_CNT[14]~57_combout ;
wire \DELAY_CNT[14]~58 ;
wire \DELAY_CNT[15]~59_combout ;
wire \DELAY_CNT[15]~60 ;
wire \DELAY_CNT[16]~61_combout ;
wire \DELAY_CNT[16]~62 ;
wire \DELAY_CNT[17]~63_combout ;
wire \DELAY_CNT[17]~64 ;
wire \DELAY_CNT[18]~65_combout ;
wire \DELAY_CNT[18]~66 ;
wire \DELAY_CNT[19]~67_combout ;
wire \DELAY_CNT[19]~68 ;
wire \DELAY_CNT[20]~69_combout ;
wire \DELAY_CNT[20]~70 ;
wire \DELAY_CNT[21]~71_combout ;
wire \DELAY_CNT[21]~72 ;
wire \DELAY_CNT[22]~73_combout ;
wire \DELAY_CNT[22]~74 ;
wire \DELAY_CNT[23]~75_combout ;
wire \DELAY_CNT[23]~76 ;
wire \DELAY_CNT[24]~77_combout ;
wire \DELAY_CNT[24]~78 ;
wire \DELAY_CNT[25]~79_combout ;
wire \DELAY_CNT[25]~80 ;
wire \DELAY_CNT[26]~81_combout ;
wire \DELAY_CNT[26]~82 ;
wire \DELAY_CNT[27]~83_combout ;
wire \DELAY_CNT[27]~84 ;
wire \DELAY_CNT[28]~85_combout ;
wire \DELAY_CNT[28]~86 ;
wire \DELAY_CNT[29]~87_combout ;
wire \LessThan0~2_combout ;
wire \DELAY_CNT[29]~88 ;
wire \DELAY_CNT[30]~89_combout ;
wire \LessThan0~1_combout ;
wire \DELAY_CNT[30]~90 ;
wire \DELAY_CNT[31]~91_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~10_combout ;
wire \RESET_DELAY_n~0_combout ;
wire \RESET_DELAY_n~feeder_combout ;
wire \RESET_DELAY_n~q ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \u1|CLK_DELAY[0]~16_combout ;
wire \u1|CLK_DELAY[0]~17 ;
wire \u1|CLK_DELAY[1]~18_combout ;
wire \u1|CLK_DELAY[1]~19 ;
wire \u1|CLK_DELAY[2]~20_combout ;
wire \u1|CLK_DELAY[2]~21 ;
wire \u1|CLK_DELAY[3]~22_combout ;
wire \u1|CLK_DELAY[3]~23 ;
wire \u1|CLK_DELAY[4]~24_combout ;
wire \u1|CLK_DELAY[4]~25 ;
wire \u1|CLK_DELAY[5]~26_combout ;
wire \u1|CLK_DELAY[5]~27 ;
wire \u1|CLK_DELAY[6]~28_combout ;
wire \u1|CLK_DELAY[6]~29 ;
wire \u1|CLK_DELAY[7]~30_combout ;
wire \u1|CLK_DELAY[7]~31 ;
wire \u1|CLK_DELAY[8]~32_combout ;
wire \u1|CLK_DELAY[8]~33 ;
wire \u1|CLK_DELAY[9]~34_combout ;
wire \u1|CLK_DELAY[9]~35 ;
wire \u1|CLK_DELAY[10]~36_combout ;
wire \u1|CLK_DELAY[10]~37 ;
wire \u1|CLK_DELAY[11]~38_combout ;
wire \u1|CLK_DELAY[11]~39 ;
wire \u1|CLK_DELAY[12]~40_combout ;
wire \u1|CLK_DELAY[12]~41 ;
wire \u1|CLK_DELAY[13]~42_combout ;
wire \u1|LessThan0~1_combout ;
wire \u1|CLK_DELAY[13]~43 ;
wire \u1|CLK_DELAY[14]~44_combout ;
wire \u1|CLK_DELAY[14]~45 ;
wire \u1|CLK_DELAY[15]~46_combout ;
wire \u1|LessThan0~2_combout ;
wire \u1|LessThan0~3_combout ;
wire \u1|LessThan0~0_combout ;
wire \u1|LessThan0~4_combout ;
wire \u1|CLK_1M~0_combout ;
wire \u1|CLK_1M~feeder_combout ;
wire \u1|CLK_1M~q ;
wire \u1|CLK_1M~clkctrl_outclk ;
wire \u1|W_REG_DATA[0]~1_combout ;
wire \u1|W_R~0_combout ;
wire \u1|COUNTER[0]~9_combout ;
wire \u1|COUNTER[0]~11_combout ;
wire \u1|ROM_CK~0_combout ;
wire \u1|COUNTER[0]~10 ;
wire \u1|COUNTER[1]~13_combout ;
wire \u1|COUNTER[1]~14 ;
wire \u1|COUNTER[2]~15_combout ;
wire \u1|COUNTER[2]~16 ;
wire \u1|COUNTER[3]~17_combout ;
wire \u1|COUNTER[3]~18 ;
wire \u1|COUNTER[4]~19_combout ;
wire \u1|COUNTER[4]~20 ;
wire \u1|COUNTER[5]~21_combout ;
wire \u1|COUNTER[5]~22 ;
wire \u1|COUNTER[6]~23_combout ;
wire \u1|COUNTER[6]~24 ;
wire \u1|COUNTER[7]~25_combout ;
wire \u1|Equal0~1_combout ;
wire \u1|W_REG_DATA~0_combout ;
wire \u1|COUNTER[7]~8_combout ;
wire \u1|COUNTER[7]~12_combout ;
wire \u1|Equal0~0_combout ;
wire \u1|Equal0~2_combout ;
wire \u1|W_R~1_combout ;
wire \u1|W_R~q ;
wire \u1|Selector4~4_combout ;
wire \u1|WORD_CNT[0]~13_combout ;
wire \RESET_DELAY_n~clkctrl_outclk ;
wire \u1|WORD_CNT[6]~12_combout ;
wire \u1|WORD_CNT[6]~30_combout ;
wire \u1|WORD_CNT[0]~14 ;
wire \u1|WORD_CNT[1]~16_combout ;
wire \u1|WORD_CNT[1]~17 ;
wire \u1|WORD_CNT[2]~18_combout ;
wire \u1|WORD_CNT[2]~19 ;
wire \u1|WORD_CNT[3]~20_combout ;
wire \u1|Equal5~0_combout ;
wire \u1|WORD_CNT[3]~21 ;
wire \u1|WORD_CNT[4]~22_combout ;
wire \u1|WORD_CNT[4]~23 ;
wire \u1|WORD_CNT[5]~24_combout ;
wire \u1|WORD_CNT[5]~25 ;
wire \u1|WORD_CNT[6]~26_combout ;
wire \u1|WORD_CNT[6]~27 ;
wire \u1|WORD_CNT[7]~28_combout ;
wire \u1|Equal5~1_combout ;
wire \u1|Selector4~5_combout ;
wire \u1|ST[2]~0_combout ;
wire \u1|Selector5~0_combout ;
wire \u1|Selector4~0_combout ;
wire \u1|Selector4~1_combout ;
wire \u1|Selector4~2_combout ;
wire \u1|Selector4~3_combout ;
wire \u1|Selector2~0_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~9_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \u1|Selector0~0_combout ;
wire \u1|WORD_CNT[6]~15_combout ;
wire \u1|ROM_CK~1_combout ;
wire \u1|ROM_CK~feeder_combout ;
wire \u1|ROM_CK~q ;
wire \u1|ROM_CK~clkctrl_outclk ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \u1|W_REG_DATA_T[14]~feeder_combout ;
wire \u1|W_REG_DATA_T[14]~0_combout ;
wire \u1|W_REG_DATA_T[14]~1_combout ;
wire \u1|W_REG_DATA_R[15]~0_combout ;
wire \u1|W_REG_DATA_R[15]~1_combout ;
wire \u1|Selector6~0_combout ;
wire \u1|W_REG_DATA_T[13]~feeder_combout ;
wire \u1|W_REG_DATA_R[14]~feeder_combout ;
wire \u1|Selector7~0_combout ;
wire \u1|W_REG_DATA_T[12]~feeder_combout ;
wire \u1|W_REG_DATA_R[13]~feeder_combout ;
wire \u1|Selector8~0_combout ;
wire \u1|W_REG_DATA_T[11]~feeder_combout ;
wire \u1|W_REG_DATA_R[12]~feeder_combout ;
wire \u1|Selector9~0_combout ;
wire \u1|W_REG_DATA_T[10]~feeder_combout ;
wire \u1|W_REG_DATA_R[11]~feeder_combout ;
wire \u1|Selector10~0_combout ;
wire \u1|W_REG_DATA_T[9]~feeder_combout ;
wire \u1|W_REG_DATA_R[10]~feeder_combout ;
wire \u1|Selector11~0_combout ;
wire \u1|W_REG_DATA_T[8]~feeder_combout ;
wire \u1|W_REG_DATA_R[9]~feeder_combout ;
wire \u1|Selector12~0_combout ;
wire \u1|DIN~0_combout ;
wire \u1|W_REG_DATA_T[7]~feeder_combout ;
wire \u1|Selector14~0_combout ;
wire \u1|W_REG_DATA_T[6]~feeder_combout ;
wire \u1|Selector15~0_combout ;
wire \u1|W_REG_DATA_T[5]~feeder_combout ;
wire \u1|Selector16~0_combout ;
wire \u1|W_REG_DATA_T[4]~feeder_combout ;
wire \u1|Selector17~0_combout ;
wire \u1|W_REG_DATA_T[3]~feeder_combout ;
wire \u1|Selector18~0_combout ;
wire \u1|W_REG_DATA_T[2]~feeder_combout ;
wire \u1|Selector19~0_combout ;
wire \u1|W_REG_DATA_T[1]~feeder_combout ;
wire \u1|Selector20~0_combout ;
wire \u1|W_REG_DATA[0]~7_combout ;
wire \u1|W_REG_DATA[0]~8_combout ;
wire \u1|W_REG_DATA[15]~2_combout ;
wire \u1|W_REG_DATA[15]~3_combout ;
wire \u1|W_REG_DATA[8]~5_combout ;
wire \u1|W_REG_DATA[8]~4_combout ;
wire \u1|DIN~1_combout ;
wire \u1|W_REG_DATA[8]~6_combout ;
wire \u1|DIN~2_combout ;
wire \u1|DIN~q ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \dac1|SYS_CLK~0_combout ;
wire \dac1|SYS_CLK~q ;
wire \dac1|SYS_CLK~clkctrl_outclk ;
wire \dac1|DELAY[0]~9_combout ;
wire \dac1|CNT[0]~8_combout ;
wire \dac1|Selector6~1_combout ;
wire \dac1|SCLK~0_combout ;
wire \dac1|CNT[0]~9 ;
wire \dac1|CNT[1]~10_combout ;
wire \dac1|CNT[1]~11 ;
wire \dac1|CNT[2]~12_combout ;
wire \dac1|CNT[2]~13 ;
wire \dac1|CNT[3]~14_combout ;
wire \dac1|Equal0~0_combout ;
wire \dac1|CNT[3]~15 ;
wire \dac1|CNT[4]~16_combout ;
wire \dac1|CNT[4]~17 ;
wire \dac1|CNT[5]~18_combout ;
wire \dac1|CNT[5]~19 ;
wire \dac1|CNT[6]~20_combout ;
wire \dac1|CNT[6]~21 ;
wire \dac1|CNT[7]~22_combout ;
wire \dac1|Equal0~1_combout ;
wire \dac1|ST[2]~2_combout ;
wire \dac1|ST[2]~5_combout ;
wire \dac1|DELAY[0]~15_combout ;
wire \dac1|DELAY[0]~8_combout ;
wire \dac1|DELAY[7]~16_combout ;
wire \dac1|DELAY[0]~10 ;
wire \dac1|DELAY[1]~11_combout ;
wire \dac1|DELAY[1]~12 ;
wire \dac1|DELAY[2]~13_combout ;
wire \dac1|DELAY[2]~14 ;
wire \dac1|DELAY[3]~17_combout ;
wire \dac1|DELAY[3]~18 ;
wire \dac1|DELAY[4]~19_combout ;
wire \dac1|DELAY[4]~20 ;
wire \dac1|DELAY[5]~21_combout ;
wire \dac1|DELAY[5]~22 ;
wire \dac1|DELAY[6]~23_combout ;
wire \dac1|DELAY[6]~24 ;
wire \dac1|DELAY[7]~25_combout ;
wire \dac1|Equal1~1_combout ;
wire \dac1|Equal1~0_combout ;
wire \dac1|Equal1~2_combout ;
wire \ninety6khz|altpll_component|auto_generated|wire_pll1_fbout ;
wire \ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \dac1|ST[0]~3_combout ;
wire \dac1|ST[0]~4_combout ;
wire \dac1|ST[0]~6_combout ;
wire \dac1|ST[0]~8_combout ;
wire \dac1|ST[0]~7_combout ;
wire \mem0|count[0]~12_combout ;
wire \KEY[0]~input_o ;
wire \mem0|trig_sync_0~0_combout ;
wire \mem0|trig_sync_0~q ;
wire \mem0|trig_sync_1~feeder_combout ;
wire \mem0|trig_sync_1~q ;
wire \mem0|trig_cnt~1_combout ;
wire \mem0|trig_cnt~0_combout ;
wire \mem0|trig_now~0_combout ;
wire \mem0|trig_now~q ;
wire \mem0|trig_pulse~0_combout ;
wire \mem0|KP_state~11_combout ;
wire \mem0|KP_state~12_combout ;
wire \mem0|KP_state.001~q ;
wire \mem0|KP_state~13_combout ;
wire \mem0|KP_state~14_combout ;
wire \mem0|KP_state.000~q ;
wire \mem0|count[4]~14_combout ;
wire \mem0|count[4]~15_combout ;
wire \mem0|count[0]~13 ;
wire \mem0|count[1]~16_combout ;
wire \mem0|count[1]~17 ;
wire \mem0|count[2]~18_combout ;
wire \mem0|count[2]~19 ;
wire \mem0|count[3]~20_combout ;
wire \mem0|count[3]~21 ;
wire \mem0|count[4]~22_combout ;
wire \mem0|count[4]~23 ;
wire \mem0|count[5]~24_combout ;
wire \mem0|count[5]~25 ;
wire \mem0|count[6]~26_combout ;
wire \mem0|count[6]~27 ;
wire \mem0|count[7]~28_combout ;
wire \mem0|LessThan1~1_combout ;
wire \mem0|count[7]~29 ;
wire \mem0|count[8]~30_combout ;
wire \mem0|count[8]~31 ;
wire \mem0|count[9]~32_combout ;
wire \mem0|count[9]~33 ;
wire \mem0|count[10]~34_combout ;
wire \mem0|LessThan1~2_combout ;
wire \mem0|count[10]~35 ;
wire \mem0|count[11]~36_combout ;
wire \mem0|LessThan1~0_combout ;
wire \mem0|LessThan1~3_combout ;
wire \mem0|KP_state~9_combout ;
wire \mem0|KP_state~10_combout ;
wire \mem0|KP_state.010~q ;
wire \mem0|rden~0_combout ;
wire \mem0|rden~q ;
wire \mem0|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ;
wire \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \noise|out~16_combout ;
wire \noise|out~17_combout ;
wire \noise|out~18_combout ;
wire \noise|Equal0~5_combout ;
wire \noise|Equal0~7_combout ;
wire \noise|out~22_combout ;
wire \noise|out~23_combout ;
wire \noise|out~24_combout ;
wire \noise|Equal0~6_combout ;
wire \noise|out~0_combout ;
wire \noise|out~20_combout ;
wire \noise|out~21_combout ;
wire \noise|linear_feedback~0_combout ;
wire \noise|out~1_combout ;
wire \noise|out~2_combout ;
wire \noise|out~3_combout ;
wire \noise|out~4_combout ;
wire \noise|out~5_combout ;
wire \noise|out~6_combout ;
wire \noise|out~7_combout ;
wire \noise|out~8_combout ;
wire \noise|out~9_combout ;
wire \noise|out~10_combout ;
wire \noise|out~11_combout ;
wire \noise|out~12_combout ;
wire \noise|out~13_combout ;
wire \noise|out~14_combout ;
wire \noise|out~15_combout ;
wire \noise|Equal0~3_combout ;
wire \noise|Equal0~0_combout ;
wire \noise|Equal0~2_combout ;
wire \noise|Equal0~1_combout ;
wire \noise|Equal0~4_combout ;
wire \noise|out24ref_0[0]~0_combout ;
wire \noise|out~19_combout ;
wire \noise|out24ref_5[18]~feeder_combout ;
wire \noise|out24ref_4[18]~feeder_combout ;
wire \noise|out24ref_3[18]~feeder_combout ;
wire \noise|out24ref_2[18]~feeder_combout ;
wire \noise|out24ref_1[18]~feeder_combout ;
wire \noise|out24ref_0[18]~feeder_combout ;
wire \noise|out24hold_0[18]~feeder_combout ;
wire \noise|out24ref_4[19]~feeder_combout ;
wire \noise|out24ref_3[19]~feeder_combout ;
wire \noise|out24ref_2[19]~feeder_combout ;
wire \noise|out24ref_1[19]~feeder_combout ;
wire \noise|out24ref_0[19]~feeder_combout ;
wire \noise|out24hold_0[19]~feeder_combout ;
wire \noise|out24ref_5[20]~feeder_combout ;
wire \noise|out24ref_4[20]~feeder_combout ;
wire \noise|out24ref_3[20]~feeder_combout ;
wire \noise|out24ref_2[20]~feeder_combout ;
wire \noise|out24ref_1[20]~feeder_combout ;
wire \noise|out24ref_0[20]~feeder_combout ;
wire \noise|out24ref_5[21]~feeder_combout ;
wire \noise|out24ref_4[21]~feeder_combout ;
wire \noise|out24ref_3[21]~feeder_combout ;
wire \noise|out24ref_2[21]~feeder_combout ;
wire \noise|out24ref_1[21]~feeder_combout ;
wire \noise|out24ref_0[21]~feeder_combout ;
wire \noise|out24hold_0[21]~feeder_combout ;
wire \noise|out24ref_5[22]~feeder_combout ;
wire \noise|out24ref_4[22]~feeder_combout ;
wire \noise|out24ref_3[22]~feeder_combout ;
wire \noise|out24ref_2[22]~feeder_combout ;
wire \noise|out24ref_1[22]~feeder_combout ;
wire \noise|out24ref_0[22]~feeder_combout ;
wire \noise|out24hold_0[22]~feeder_combout ;
wire \noise|out24ref_5[23]~feeder_combout ;
wire \noise|out24ref_4[23]~feeder_combout ;
wire \noise|out24ref_3[23]~feeder_combout ;
wire \noise|out24ref_2[23]~feeder_combout ;
wire \noise|out24ref_1[23]~feeder_combout ;
wire \noise|out24ref_0[23]~feeder_combout ;
wire \noise|out24hold_0[23]~feeder_combout ;
wire \mem0|Mult0|auto_generated|mac_mult3~dataout ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem0|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem0|Mult0|auto_generated|mac_mult3~0 ;
wire \mem0|Mult0|auto_generated|mac_mult3~1 ;
wire \mem0|Mult0|auto_generated|mac_mult3~2 ;
wire \mem0|Mult0|auto_generated|mac_mult3~3 ;
wire \mem0|Mult0|auto_generated|mac_mult3~4 ;
wire \mem0|Mult0|auto_generated|mac_mult3~5 ;
wire \mem0|Mult0|auto_generated|mac_mult3~6 ;
wire \mem0|Mult0|auto_generated|mac_mult3~7 ;
wire \mem0|Mult0|auto_generated|mac_mult3~8 ;
wire \mem0|Mult0|auto_generated|mac_mult3~9 ;
wire \mem0|Mult0|auto_generated|mac_mult3~10 ;
wire \mem0|Mult0|auto_generated|mac_mult3~11 ;
wire \mem0|Mult0|auto_generated|mac_mult3~12 ;
wire \mem0|Mult0|auto_generated|mac_mult3~13 ;
wire \mem0|Mult0|auto_generated|mac_mult3~14 ;
wire \mem0|Mult0|auto_generated|mac_mult3~15 ;
wire \mem0|Mult0|auto_generated|mac_mult3~16 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \mem0|Mult0|auto_generated|op_2~1 ;
wire \mem0|Mult0|auto_generated|op_2~3 ;
wire \mem0|Mult0|auto_generated|op_2~5 ;
wire \mem0|Mult0|auto_generated|op_2~7 ;
wire \mem0|Mult0|auto_generated|op_2~8_combout ;
wire \mem0|Mult0|auto_generated|op_2~6_combout ;
wire \mem0|Mult0|auto_generated|op_2~4_combout ;
wire \mem0|Mult0|auto_generated|op_2~2_combout ;
wire \noise|out24ref_5[0]~feeder_combout ;
wire \noise|out24ref_4[0]~feeder_combout ;
wire \noise|out24ref_3[0]~feeder_combout ;
wire \noise|out24ref_2[0]~feeder_combout ;
wire \noise|out24ref_1[0]~feeder_combout ;
wire \noise|out24ref_0[0]~feeder_combout ;
wire \noise|out24hold_0[0]~feeder_combout ;
wire \noise|out24ref_5[1]~feeder_combout ;
wire \noise|out24ref_4[1]~feeder_combout ;
wire \noise|out24ref_3[1]~feeder_combout ;
wire \noise|out24ref_2[1]~feeder_combout ;
wire \noise|out24ref_1[1]~feeder_combout ;
wire \noise|out24ref_0[1]~feeder_combout ;
wire \noise|out24hold_0[1]~feeder_combout ;
wire \noise|out24ref_5[2]~feeder_combout ;
wire \noise|out24ref_4[2]~feeder_combout ;
wire \noise|out24ref_3[2]~feeder_combout ;
wire \noise|out24ref_2[2]~feeder_combout ;
wire \noise|out24ref_1[2]~feeder_combout ;
wire \noise|out24ref_0[2]~feeder_combout ;
wire \noise|out24hold_0[2]~feeder_combout ;
wire \noise|out24ref_5[3]~feeder_combout ;
wire \noise|out24ref_4[3]~feeder_combout ;
wire \noise|out24ref_3[3]~feeder_combout ;
wire \noise|out24ref_2[3]~feeder_combout ;
wire \noise|out24ref_1[3]~feeder_combout ;
wire \noise|out24ref_0[3]~feeder_combout ;
wire \noise|out24hold_0[3]~feeder_combout ;
wire \noise|out24ref_5[4]~feeder_combout ;
wire \noise|out24ref_4[4]~feeder_combout ;
wire \noise|out24ref_3[4]~feeder_combout ;
wire \noise|out24ref_2[4]~feeder_combout ;
wire \noise|out24ref_1[4]~feeder_combout ;
wire \noise|out24ref_0[4]~feeder_combout ;
wire \noise|out24hold_0[4]~feeder_combout ;
wire \noise|out24ref_4[5]~feeder_combout ;
wire \noise|out24ref_3[5]~feeder_combout ;
wire \noise|out24ref_2[5]~feeder_combout ;
wire \noise|out24ref_1[5]~feeder_combout ;
wire \noise|out24ref_0[5]~feeder_combout ;
wire \noise|out24hold_0[5]~feeder_combout ;
wire \noise|out24ref_5[6]~feeder_combout ;
wire \noise|out24ref_4[6]~feeder_combout ;
wire \noise|out24ref_3[6]~feeder_combout ;
wire \noise|out24ref_2[6]~feeder_combout ;
wire \noise|out24ref_1[6]~feeder_combout ;
wire \noise|out24ref_0[6]~feeder_combout ;
wire \noise|out24hold_0[6]~feeder_combout ;
wire \noise|out24ref_5[7]~feeder_combout ;
wire \noise|out24ref_4[7]~feeder_combout ;
wire \noise|out24ref_3[7]~feeder_combout ;
wire \noise|out24ref_2[7]~feeder_combout ;
wire \noise|out24ref_1[7]~feeder_combout ;
wire \noise|out24ref_0[7]~feeder_combout ;
wire \noise|out24hold_0[7]~feeder_combout ;
wire \noise|out24ref_5[8]~feeder_combout ;
wire \noise|out24ref_4[8]~feeder_combout ;
wire \noise|out24ref_3[8]~feeder_combout ;
wire \noise|out24ref_2[8]~feeder_combout ;
wire \noise|out24ref_1[8]~feeder_combout ;
wire \noise|out24ref_0[8]~feeder_combout ;
wire \noise|out24hold_0[8]~feeder_combout ;
wire \noise|out24ref_5[9]~feeder_combout ;
wire \noise|out24ref_4[9]~feeder_combout ;
wire \noise|out24ref_3[9]~feeder_combout ;
wire \noise|out24ref_2[9]~feeder_combout ;
wire \noise|out24ref_1[9]~feeder_combout ;
wire \noise|out24ref_0[9]~feeder_combout ;
wire \noise|out24hold_0[9]~feeder_combout ;
wire \noise|out24ref_5[10]~feeder_combout ;
wire \noise|out24ref_4[10]~feeder_combout ;
wire \noise|out24ref_3[10]~feeder_combout ;
wire \noise|out24ref_2[10]~feeder_combout ;
wire \noise|out24ref_1[10]~feeder_combout ;
wire \noise|out24ref_0[10]~feeder_combout ;
wire \noise|out24hold_0[10]~feeder_combout ;
wire \noise|out24ref_4[11]~feeder_combout ;
wire \noise|out24ref_3[11]~feeder_combout ;
wire \noise|out24ref_2[11]~feeder_combout ;
wire \noise|out24ref_1[11]~feeder_combout ;
wire \noise|out24ref_0[11]~feeder_combout ;
wire \noise|out24hold_0[11]~feeder_combout ;
wire \noise|out24ref_4[12]~feeder_combout ;
wire \noise|out24ref_3[12]~feeder_combout ;
wire \noise|out24ref_2[12]~feeder_combout ;
wire \noise|out24ref_1[12]~feeder_combout ;
wire \noise|out24ref_0[12]~feeder_combout ;
wire \noise|out24hold_0[12]~feeder_combout ;
wire \noise|out24ref_5[13]~feeder_combout ;
wire \noise|out24ref_4[13]~feeder_combout ;
wire \noise|out24ref_3[13]~feeder_combout ;
wire \noise|out24ref_2[13]~feeder_combout ;
wire \noise|out24ref_1[13]~feeder_combout ;
wire \noise|out24ref_0[13]~feeder_combout ;
wire \noise|out24hold_0[13]~feeder_combout ;
wire \noise|out24ref_5[14]~feeder_combout ;
wire \noise|out24ref_4[14]~feeder_combout ;
wire \noise|out24ref_3[14]~feeder_combout ;
wire \noise|out24ref_2[14]~feeder_combout ;
wire \noise|out24ref_1[14]~feeder_combout ;
wire \noise|out24ref_0[14]~feeder_combout ;
wire \noise|out24hold_0[14]~feeder_combout ;
wire \noise|out24ref_5[15]~feeder_combout ;
wire \noise|out24ref_4[15]~feeder_combout ;
wire \noise|out24ref_3[15]~feeder_combout ;
wire \noise|out24ref_2[15]~feeder_combout ;
wire \noise|out24ref_1[15]~feeder_combout ;
wire \noise|out24ref_0[15]~feeder_combout ;
wire \noise|out24hold_0[15]~feeder_combout ;
wire \noise|out24ref_5[16]~feeder_combout ;
wire \noise|out24ref_3[16]~feeder_combout ;
wire \noise|out24ref_2[16]~feeder_combout ;
wire \noise|out24ref_1[16]~feeder_combout ;
wire \noise|out24ref_0[16]~feeder_combout ;
wire \noise|out24hold_0[16]~feeder_combout ;
wire \noise|out24ref_4[17]~feeder_combout ;
wire \noise|out24ref_3[17]~feeder_combout ;
wire \noise|out24ref_2[17]~feeder_combout ;
wire \noise|out24ref_1[17]~feeder_combout ;
wire \noise|out24ref_0[17]~feeder_combout ;
wire \noise|out24hold_0[17]~feeder_combout ;
wire \mem0|Mult0|auto_generated|mac_mult1~dataout ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem0|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem0|Mult0|auto_generated|mac_mult1~0 ;
wire \mem0|Mult0|auto_generated|mac_mult1~1 ;
wire \mem0|Mult0|auto_generated|mac_mult1~2 ;
wire \mem0|Mult0|auto_generated|mac_mult1~3 ;
wire \mem0|Mult0|auto_generated|mac_mult1~4 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \mem0|Mult0|auto_generated|op_2~0_combout ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \mem0|Mult0|auto_generated|mac_out4~dataout ;
wire \mem0|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \mem0|Mult0|auto_generated|op_1~1 ;
wire \mem0|Mult0|auto_generated|op_1~3 ;
wire \mem0|Mult0|auto_generated|op_1~5 ;
wire \mem0|Mult0|auto_generated|op_1~7 ;
wire \mem0|Mult0|auto_generated|op_1~9 ;
wire \mem0|Mult0|auto_generated|op_1~11 ;
wire \mem0|Mult0|auto_generated|op_1~13 ;
wire \mem0|Mult0|auto_generated|op_1~15 ;
wire \mem0|Mult0|auto_generated|op_1~17 ;
wire \mem0|Mult0|auto_generated|op_1~19 ;
wire \mem0|Mult0|auto_generated|op_1~21 ;
wire \mem0|Mult0|auto_generated|op_1~23 ;
wire \mem0|Mult0|auto_generated|op_1~25 ;
wire \mem0|Mult0|auto_generated|op_1~27 ;
wire \mem0|Mult0|auto_generated|op_1~29 ;
wire \mem0|Mult0|auto_generated|op_1~31 ;
wire \mem0|Mult0|auto_generated|op_1~32_combout ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \mem0|Mult0|auto_generated|op_1~24_combout ;
wire \mem0|wr_ptr[0]~feeder_combout ;
wire \mem0|wr_ptr[1]~feeder_combout ;
wire \mem0|wr_ptr[2]~feeder_combout ;
wire \mem0|wr_ptr[3]~feeder_combout ;
wire \mem0|wr_ptr[4]~feeder_combout ;
wire \mem0|wr_ptr[5]~feeder_combout ;
wire \mem0|wr_ptr[6]~feeder_combout ;
wire \mem0|wr_ptr[7]~feeder_combout ;
wire \mem0|wr_ptr[8]~feeder_combout ;
wire \mem0|wr_ptr[9]~feeder_combout ;
wire \mem0|wr_ptr[10]~feeder_combout ;
wire \mem0|wr_ptr[11]~feeder_combout ;
wire \mem0|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \mem0|Mult0|auto_generated|op_2~9 ;
wire \mem0|Mult0|auto_generated|op_2~10_combout ;
wire \mem0|Mult0|auto_generated|op_1~33 ;
wire \mem0|Mult0|auto_generated|op_1~34_combout ;
wire \mem0|filt0|del~3_combout ;
wire \mem0|filt0|del[1][22]~q ;
wire \mem0|filt0|del~19_combout ;
wire \mem0|filt0|del[2][22]~q ;
wire \mem0|filt0|del~29_combout ;
wire \mem0|filt0|del[3][22]~q ;
wire \mem0|filt0|del~40_combout ;
wire \mem0|filt0|del[4][22]~q ;
wire \mem0|filt0|del~52_combout ;
wire \mem0|filt0|del[5][22]~q ;
wire \mem0|filt0|del~65_combout ;
wire \mem0|filt0|del[6][22]~q ;
wire \mem0|filt0|del~79_combout ;
wire \mem0|filt0|del[7][22]~q ;
wire \mem0|filt0|del~94_combout ;
wire \mem0|filt0|del[8][22]~q ;
wire \mem0|filt0|del~110_combout ;
wire \mem0|filt0|del[9][22]~q ;
wire \mem0|filt0|del~127_combout ;
wire \mem0|filt0|del[10][22]~q ;
wire \mem0|filt0|del~145_combout ;
wire \mem0|filt0|del[11][22]~q ;
wire \mem0|filt0|del~164_combout ;
wire \mem0|filt0|del[12][22]~q ;
wire \mem0|filt0|del~184_combout ;
wire \mem0|filt0|del[13][22]~q ;
wire \mem0|filt0|del~205_combout ;
wire \mem0|filt0|del[14][22]~q ;
wire \mem0|filt0|del~227_combout ;
wire \mem0|filt0|del[15][22]~q ;
wire \mem0|filt0|Add55~18_combout ;
wire \mem0|filt0|Add55~16_combout ;
wire \mem0|Mult0|auto_generated|op_1~30_combout ;
wire \mem0|filt0|del~226_combout ;
wire \mem0|filt0|del[15][23]~q ;
wire \mem0|filt0|Add65~36_combout ;
wire \mem0|filt0|Add63~32_combout ;
wire \mem0|filt0|Add61~28_combout ;
wire \mem0|filt0|Add59~24_combout ;
wire \mem0|filt0|Add57~20_combout ;
wire \mem0|filt0|Add56~16_combout ;
wire \mem0|filt0|del~21_combout ;
wire \mem0|filt0|del[2][20]~q ;
wire \mem0|filt0|del~31_combout ;
wire \mem0|filt0|del[3][20]~q ;
wire \mem0|filt0|Add55~12_combout ;
wire \mem0|Mult0|auto_generated|op_1~26_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem0|Mult1|auto_generated|mac_mult3~0 ;
wire \mem0|Mult1|auto_generated|mac_mult3~1 ;
wire \mem0|Mult1|auto_generated|mac_mult3~2 ;
wire \mem0|Mult1|auto_generated|mac_mult3~3 ;
wire \mem0|Mult1|auto_generated|mac_mult3~4 ;
wire \mem0|Mult1|auto_generated|mac_mult3~5 ;
wire \mem0|Mult1|auto_generated|mac_mult3~6 ;
wire \mem0|Mult1|auto_generated|mac_mult3~7 ;
wire \mem0|Mult1|auto_generated|mac_mult3~8 ;
wire \mem0|Mult1|auto_generated|mac_mult3~9 ;
wire \mem0|Mult1|auto_generated|mac_mult3~10 ;
wire \mem0|Mult1|auto_generated|mac_mult3~11 ;
wire \mem0|Mult1|auto_generated|mac_mult3~12 ;
wire \mem0|Mult1|auto_generated|mac_mult3~13 ;
wire \mem0|Mult1|auto_generated|mac_mult3~14 ;
wire \mem0|Mult1|auto_generated|mac_mult3~15 ;
wire \mem0|Mult1|auto_generated|mac_mult3~16 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \mem0|Mult1|auto_generated|op_2~1 ;
wire \mem0|Mult1|auto_generated|op_2~2_combout ;
wire \mem0|Mult0|auto_generated|op_1~0_combout ;
wire \mem0|Mult0|auto_generated|op_1~2_combout ;
wire \mem0|filt0|del~220_combout ;
wire \mem0|filt0|del[14][7]~q ;
wire \mem0|Mult0|auto_generated|op_1~4_combout ;
wire \mem0|filt0|del~242_combout ;
wire \mem0|filt0|del[15][7]~q ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \mem0|filt0|del~219_combout ;
wire \mem0|filt0|del[14][8]~q ;
wire \mem0|filt0|del~241_combout ;
wire \mem0|filt0|del[15][8]~q ;
wire \mem0|Mult0|auto_generated|op_1~6_combout ;
wire \mem0|filt0|del~196_combout ;
wire \mem0|filt0|del[13][10]~q ;
wire \mem0|filt0|del~217_combout ;
wire \mem0|filt0|del[14][10]~q ;
wire \mem0|Mult0|auto_generated|op_1~16_combout ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \mem0|filt0|del~239_combout ;
wire \mem0|filt0|del[15][10]~q ;
wire \mem0|Mult0|auto_generated|op_1~12_combout ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \mem0|Mult0|auto_generated|op_1~10_combout ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \mem0|filt0|del~236_combout ;
wire \mem0|filt0|del[15][13]~q ;
wire \mem0|Mult0|auto_generated|op_1~18_combout ;
wire \mem0|filt0|del~153_combout ;
wire \mem0|filt0|del[11][14]~q ;
wire \mem0|filt0|del~172_combout ;
wire \mem0|filt0|del[12][14]~q ;
wire \mem0|filt0|del~192_combout ;
wire \mem0|filt0|del[13][14]~q ;
wire \mem0|filt0|del~213_combout ;
wire \mem0|filt0|del[14][14]~q ;
wire \mem0|filt0|del~235_combout ;
wire \mem0|filt0|del[15][14]~q ;
wire \mem0|Mult0|auto_generated|op_1~20_combout ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \mem0|filt0|del~212_combout ;
wire \mem0|filt0|del[14][15]~q ;
wire \mem0|filt0|del~234_combout ;
wire \mem0|filt0|del[15][15]~q ;
wire \mem0|filt0|del~23_combout ;
wire \mem0|filt0|del[2][18]~q ;
wire \mem0|filt0|del~33_combout ;
wire \mem0|filt0|del[3][18]~q ;
wire \mem0|filt0|del~44_combout ;
wire \mem0|filt0|del[4][18]~q ;
wire \mem0|filt0|del~56_combout ;
wire \mem0|filt0|del[5][18]~q ;
wire \mem0|filt0|del~69_combout ;
wire \mem0|filt0|del[6][18]~q ;
wire \mem0|filt0|del~83_combout ;
wire \mem0|filt0|del[7][18]~q ;
wire \mem0|filt0|del~98_combout ;
wire \mem0|filt0|del[8][18]~q ;
wire \mem0|filt0|del~114_combout ;
wire \mem0|filt0|del[9][18]~q ;
wire \mem0|filt0|del~131_combout ;
wire \mem0|filt0|del[10][18]~q ;
wire \mem0|filt0|del~149_combout ;
wire \mem0|filt0|del[11][18]~q ;
wire \mem0|filt0|del~168_combout ;
wire \mem0|filt0|del[12][18]~q ;
wire \mem0|filt0|del~42_combout ;
wire \mem0|filt0|del[4][20]~q ;
wire \mem0|filt0|del~54_combout ;
wire \mem0|filt0|del[5][20]~q ;
wire \mem0|filt0|del~67_combout ;
wire \mem0|filt0|del[6][20]~q ;
wire \mem0|filt0|del~81_combout ;
wire \mem0|filt0|del[7][20]~q ;
wire \mem0|filt0|del~96_combout ;
wire \mem0|filt0|del[8][20]~q ;
wire \mem0|filt0|Add57~16_combout ;
wire \mem0|filt0|Add56~12_combout ;
wire \mem0|filt0|Add55~8_combout ;
wire \mem0|Mult0|auto_generated|op_1~22_combout ;
wire \mem0|filt0|del~24_combout ;
wire \mem0|filt0|del[2][17]~q ;
wire \mem0|filt0|del~34_combout ;
wire \mem0|filt0|del[3][17]~q ;
wire \mem0|filt0|del~45_combout ;
wire \mem0|filt0|del[4][17]~q ;
wire \mem0|filt0|del~57_combout ;
wire \mem0|filt0|del[5][17]~q ;
wire \mem0|filt0|del~70_combout ;
wire \mem0|filt0|del[6][17]~q ;
wire \mem0|filt0|del~84_combout ;
wire \mem0|filt0|del[7][17]~q ;
wire \mem0|filt0|del~99_combout ;
wire \mem0|filt0|del[8][17]~q ;
wire \mem0|filt0|del~115_combout ;
wire \mem0|filt0|del[9][17]~q ;
wire \mem0|filt0|del~132_combout ;
wire \mem0|filt0|del[10][17]~q ;
wire \mem0|filt0|del~150_combout ;
wire \mem0|filt0|del[11][17]~q ;
wire \mem0|filt0|del~169_combout ;
wire \mem0|filt0|del[12][17]~q ;
wire \mem0|filt0|del~189_combout ;
wire \mem0|filt0|del[13][17]~q ;
wire \mem0|filt0|del~210_combout ;
wire \mem0|filt0|del[14][17]~q ;
wire \mem0|filt0|del~112_combout ;
wire \mem0|filt0|del[9][20]~q ;
wire \mem0|filt0|del~129_combout ;
wire \mem0|filt0|del[10][20]~q ;
wire \mem0|filt0|del~147_combout ;
wire \mem0|filt0|del[11][20]~q ;
wire \mem0|filt0|Add58~16_combout ;
wire \mem0|filt0|Add57~12_combout ;
wire \mem0|filt0|Add56~8_combout ;
wire \mem0|filt0|Add55~1 ;
wire \mem0|filt0|Add55~3 ;
wire \mem0|filt0|Add55~4_combout ;
wire \mem0|filt0|Add55~2_combout ;
wire \mem0|filt0|Add55~0_combout ;
wire \mem0|filt0|Add56~1 ;
wire \mem0|filt0|Add56~3 ;
wire \mem0|filt0|Add56~5 ;
wire \mem0|filt0|Add56~6_combout ;
wire \mem0|filt0|Add56~4_combout ;
wire \mem0|filt0|Add56~2_combout ;
wire \mem0|filt0|Add56~0_combout ;
wire \mem0|filt0|Add57~1 ;
wire \mem0|filt0|Add57~3 ;
wire \mem0|filt0|Add57~5 ;
wire \mem0|filt0|Add57~7 ;
wire \mem0|filt0|Add57~9 ;
wire \mem0|filt0|Add57~10_combout ;
wire \mem0|filt0|Add57~8_combout ;
wire \mem0|filt0|Add57~6_combout ;
wire \mem0|filt0|Add57~4_combout ;
wire \mem0|filt0|Add57~2_combout ;
wire \mem0|filt0|Add57~0_combout ;
wire \mem0|filt0|Add58~1 ;
wire \mem0|filt0|Add58~3 ;
wire \mem0|filt0|Add58~5 ;
wire \mem0|filt0|Add58~7 ;
wire \mem0|filt0|Add58~9 ;
wire \mem0|filt0|Add58~11 ;
wire \mem0|filt0|Add58~13 ;
wire \mem0|filt0|Add58~14_combout ;
wire \mem0|filt0|Add58~12_combout ;
wire \mem0|filt0|Add58~10_combout ;
wire \mem0|filt0|Add58~8_combout ;
wire \mem0|filt0|Add58~6_combout ;
wire \mem0|filt0|Add58~4_combout ;
wire \mem0|filt0|Add58~2_combout ;
wire \mem0|filt0|Add58~0_combout ;
wire \mem0|filt0|Add59~1 ;
wire \mem0|filt0|Add59~3 ;
wire \mem0|filt0|Add59~5 ;
wire \mem0|filt0|Add59~7 ;
wire \mem0|filt0|Add59~9 ;
wire \mem0|filt0|Add59~11 ;
wire \mem0|filt0|Add59~13 ;
wire \mem0|filt0|Add59~15 ;
wire \mem0|filt0|Add59~17 ;
wire \mem0|filt0|Add59~18_combout ;
wire \mem0|filt0|Add59~16_combout ;
wire \mem0|filt0|Add59~14_combout ;
wire \mem0|filt0|Add59~12_combout ;
wire \mem0|filt0|Add59~10_combout ;
wire \mem0|filt0|Add59~8_combout ;
wire \mem0|filt0|Add59~6_combout ;
wire \mem0|filt0|Add59~4_combout ;
wire \mem0|filt0|Add59~2_combout ;
wire \mem0|filt0|Add59~0_combout ;
wire \mem0|filt0|Add60~1 ;
wire \mem0|filt0|Add60~3 ;
wire \mem0|filt0|Add60~5 ;
wire \mem0|filt0|Add60~7 ;
wire \mem0|filt0|Add60~9 ;
wire \mem0|filt0|Add60~11 ;
wire \mem0|filt0|Add60~13 ;
wire \mem0|filt0|Add60~15 ;
wire \mem0|filt0|Add60~17 ;
wire \mem0|filt0|Add60~19 ;
wire \mem0|filt0|Add60~20_combout ;
wire \mem0|filt0|Add60~18_combout ;
wire \mem0|filt0|Add60~16_combout ;
wire \mem0|filt0|Add60~14_combout ;
wire \mem0|filt0|Add60~12_combout ;
wire \mem0|filt0|Add60~10_combout ;
wire \mem0|filt0|Add60~8_combout ;
wire \mem0|filt0|Add60~6_combout ;
wire \mem0|filt0|Add60~4_combout ;
wire \mem0|filt0|Add60~2_combout ;
wire \mem0|filt0|Add60~0_combout ;
wire \mem0|filt0|Add61~1 ;
wire \mem0|filt0|Add61~3 ;
wire \mem0|filt0|Add61~5 ;
wire \mem0|filt0|Add61~7 ;
wire \mem0|filt0|Add61~9 ;
wire \mem0|filt0|Add61~11 ;
wire \mem0|filt0|Add61~13 ;
wire \mem0|filt0|Add61~15 ;
wire \mem0|filt0|Add61~17 ;
wire \mem0|filt0|Add61~19 ;
wire \mem0|filt0|Add61~21 ;
wire \mem0|filt0|Add61~22_combout ;
wire \mem0|filt0|Add61~20_combout ;
wire \mem0|filt0|Add61~18_combout ;
wire \mem0|filt0|Add61~16_combout ;
wire \mem0|filt0|Add61~14_combout ;
wire \mem0|filt0|Add61~12_combout ;
wire \mem0|filt0|Add61~10_combout ;
wire \mem0|filt0|Add61~8_combout ;
wire \mem0|filt0|Add61~6_combout ;
wire \mem0|filt0|Add61~4_combout ;
wire \mem0|filt0|Add61~2_combout ;
wire \mem0|filt0|Add61~0_combout ;
wire \mem0|filt0|Add62~1 ;
wire \mem0|filt0|Add62~3 ;
wire \mem0|filt0|Add62~5 ;
wire \mem0|filt0|Add62~7 ;
wire \mem0|filt0|Add62~9 ;
wire \mem0|filt0|Add62~11 ;
wire \mem0|filt0|Add62~13 ;
wire \mem0|filt0|Add62~15 ;
wire \mem0|filt0|Add62~17 ;
wire \mem0|filt0|Add62~19 ;
wire \mem0|filt0|Add62~21 ;
wire \mem0|filt0|Add62~23 ;
wire \mem0|filt0|Add62~24_combout ;
wire \mem0|filt0|Add62~22_combout ;
wire \mem0|filt0|Add62~20_combout ;
wire \mem0|filt0|Add62~18_combout ;
wire \mem0|filt0|Add62~16_combout ;
wire \mem0|filt0|Add62~14_combout ;
wire \mem0|filt0|Add62~12_combout ;
wire \mem0|filt0|Add62~10_combout ;
wire \mem0|filt0|Add62~8_combout ;
wire \mem0|filt0|Add62~6_combout ;
wire \mem0|filt0|Add62~4_combout ;
wire \mem0|filt0|Add62~2_combout ;
wire \mem0|filt0|Add62~0_combout ;
wire \mem0|filt0|Add63~1 ;
wire \mem0|filt0|Add63~3 ;
wire \mem0|filt0|Add63~5 ;
wire \mem0|filt0|Add63~7 ;
wire \mem0|filt0|Add63~9 ;
wire \mem0|filt0|Add63~11 ;
wire \mem0|filt0|Add63~13 ;
wire \mem0|filt0|Add63~15 ;
wire \mem0|filt0|Add63~17 ;
wire \mem0|filt0|Add63~19 ;
wire \mem0|filt0|Add63~21 ;
wire \mem0|filt0|Add63~23 ;
wire \mem0|filt0|Add63~25 ;
wire \mem0|filt0|Add63~26_combout ;
wire \mem0|filt0|Add63~24_combout ;
wire \mem0|filt0|Add63~22_combout ;
wire \mem0|filt0|Add63~20_combout ;
wire \mem0|filt0|Add63~18_combout ;
wire \mem0|filt0|Add63~16_combout ;
wire \mem0|filt0|Add63~14_combout ;
wire \mem0|filt0|Add63~12_combout ;
wire \mem0|filt0|Add63~10_combout ;
wire \mem0|filt0|Add63~8_combout ;
wire \mem0|filt0|Add63~6_combout ;
wire \mem0|filt0|Add63~4_combout ;
wire \mem0|filt0|Add63~2_combout ;
wire \mem0|filt0|Add63~0_combout ;
wire \mem0|filt0|Add64~1 ;
wire \mem0|filt0|Add64~3 ;
wire \mem0|filt0|Add64~5 ;
wire \mem0|filt0|Add64~7 ;
wire \mem0|filt0|Add64~9 ;
wire \mem0|filt0|Add64~11 ;
wire \mem0|filt0|Add64~13 ;
wire \mem0|filt0|Add64~15 ;
wire \mem0|filt0|Add64~17 ;
wire \mem0|filt0|Add64~19 ;
wire \mem0|filt0|Add64~21 ;
wire \mem0|filt0|Add64~23 ;
wire \mem0|filt0|Add64~25 ;
wire \mem0|filt0|Add64~27 ;
wire \mem0|filt0|Add64~29 ;
wire \mem0|filt0|Add64~30_combout ;
wire \mem0|filt0|Add64~26_combout ;
wire \mem0|filt0|Add64~24_combout ;
wire \mem0|filt0|Add64~22_combout ;
wire \mem0|filt0|Add64~20_combout ;
wire \mem0|filt0|Add64~18_combout ;
wire \mem0|filt0|Add64~14_combout ;
wire \mem0|filt0|Add64~12_combout ;
wire \mem0|filt0|Add64~10_combout ;
wire \mem0|filt0|Add64~8_combout ;
wire \mem0|filt0|Add64~6_combout ;
wire \mem0|filt0|Add64~4_combout ;
wire \mem0|filt0|Add64~2_combout ;
wire \mem0|filt0|Add64~0_combout ;
wire \mem0|filt0|Add65~1 ;
wire \mem0|filt0|Add65~3 ;
wire \mem0|filt0|Add65~5 ;
wire \mem0|filt0|Add65~7 ;
wire \mem0|filt0|Add65~9 ;
wire \mem0|filt0|Add65~11 ;
wire \mem0|filt0|Add65~13 ;
wire \mem0|filt0|Add65~15 ;
wire \mem0|filt0|Add65~17 ;
wire \mem0|filt0|Add65~19 ;
wire \mem0|filt0|Add65~21 ;
wire \mem0|filt0|Add65~23 ;
wire \mem0|filt0|Add65~25 ;
wire \mem0|filt0|Add65~27 ;
wire \mem0|filt0|Add65~29 ;
wire \mem0|filt0|Add65~30_combout ;
wire \mem0|filt0|Add65~26_combout ;
wire \mem0|filt0|Add65~24_combout ;
wire \mem0|filt0|Add65~22_combout ;
wire \mem0|filt0|Add65~20_combout ;
wire \mem0|filt0|Add65~18_combout ;
wire \mem0|filt0|Add65~14_combout ;
wire \mem0|filt0|Add65~12_combout ;
wire \mem0|filt0|Add65~10_combout ;
wire \mem0|filt0|Add65~8_combout ;
wire \mem0|filt0|Add65~6_combout ;
wire \mem0|filt0|Add65~4_combout ;
wire \mem0|filt0|Add65~2_combout ;
wire \mem0|filt0|Add65~31 ;
wire \mem0|filt0|Add65~32_combout ;
wire \mem0|filt0|del~166_combout ;
wire \mem0|filt0|del[12][20]~q ;
wire \mem0|filt0|Add66~31 ;
wire \mem0|filt0|Add66~32_combout ;
wire \mem0|filt0|del~188_combout ;
wire \mem0|filt0|del[13][18]~q ;
wire \mem0|filt0|Add66~26_combout ;
wire \mem0|filt0|Add66~24_combout ;
wire \mem0|filt0|Add66~22_combout ;
wire \mem0|filt0|Add66~20_combout ;
wire \mem0|filt0|Add66~18_combout ;
wire \mem0|filt0|Add66~14_combout ;
wire \mem0|filt0|Add66~10_combout ;
wire \mem0|filt0|Add66~8_combout ;
wire \mem0|filt0|Add66~6_combout ;
wire \mem0|filt0|Add66~4_combout ;
wire \mem0|filt0|del~201_combout ;
wire \mem0|filt0|del[13][5]~q ;
wire \mem0|filt0|del~202_combout ;
wire \mem0|filt0|del[13][4]~q ;
wire \mem0|filt0|Add65~0_combout ;
wire \mem0|filt0|Add66~0_combout ;
wire \mem0|filt0|Add67~1 ;
wire \mem0|filt0|Add67~3 ;
wire \mem0|filt0|Add67~5 ;
wire \mem0|filt0|Add67~7 ;
wire \mem0|filt0|Add67~9 ;
wire \mem0|filt0|Add67~11 ;
wire \mem0|filt0|Add67~13 ;
wire \mem0|filt0|Add67~15 ;
wire \mem0|filt0|Add67~17 ;
wire \mem0|filt0|Add67~19 ;
wire \mem0|filt0|Add67~21 ;
wire \mem0|filt0|Add67~23 ;
wire \mem0|filt0|Add67~25 ;
wire \mem0|filt0|Add67~27 ;
wire \mem0|filt0|Add67~29 ;
wire \mem0|filt0|Add67~31 ;
wire \mem0|filt0|Add67~32_combout ;
wire \mem0|filt0|del~209_combout ;
wire \mem0|filt0|del[14][18]~q ;
wire \mem0|filt0|del~211_combout ;
wire \mem0|filt0|del[14][16]~q ;
wire \mem0|filt0|Add67~22_combout ;
wire \mem0|filt0|del~215_combout ;
wire \mem0|filt0|del[14][12]~q ;
wire \mem0|filt0|Add67~20_combout ;
wire \mem0|filt0|Add67~14_combout ;
wire \mem0|filt0|del~221_combout ;
wire \mem0|filt0|del[14][6]~q ;
wire \mem0|filt0|del~222_combout ;
wire \mem0|filt0|del[14][5]~q ;
wire \mem0|filt0|del~223_combout ;
wire \mem0|filt0|del[14][4]~q ;
wire \mem0|filt0|Add67~4_combout ;
wire \mem0|filt0|Add67~0_combout ;
wire \mem0|filt0|Add68~1 ;
wire \mem0|filt0|Add68~3 ;
wire \mem0|filt0|Add68~5 ;
wire \mem0|filt0|Add68~7 ;
wire \mem0|filt0|Add68~9 ;
wire \mem0|filt0|Add68~11 ;
wire \mem0|filt0|Add68~13 ;
wire \mem0|filt0|Add68~15 ;
wire \mem0|filt0|Add68~17 ;
wire \mem0|filt0|Add68~19 ;
wire \mem0|filt0|Add68~21 ;
wire \mem0|filt0|Add68~23 ;
wire \mem0|filt0|Add68~25 ;
wire \mem0|filt0|Add68~27 ;
wire \mem0|filt0|Add68~29 ;
wire \mem0|filt0|Add68~31 ;
wire \mem0|filt0|Add68~32_combout ;
wire \mem0|filt0|del~232_combout ;
wire \mem0|filt0|del[15][17]~q ;
wire \mem0|filt0|del~233_combout ;
wire \mem0|filt0|del[15][16]~q ;
wire \mem0|filt0|del~237_combout ;
wire \mem0|filt0|del[15][12]~q ;
wire \mem0|filt0|Add68~20_combout ;
wire \mem0|filt0|del~240_combout ;
wire \mem0|filt0|del[15][9]~q ;
wire \mem0|filt0|del~243_combout ;
wire \mem0|filt0|del[15][6]~q ;
wire \mem0|filt0|del~244_combout ;
wire \mem0|filt0|del[15][5]~q ;
wire \mem0|filt0|del~245_combout ;
wire \mem0|filt0|del[15][4]~q ;
wire \mem0|filt0|Add68~4_combout ;
wire \mem0|filt0|del~247_combout ;
wire \mem0|filt0|del[15][2]~q ;
wire \mem0|filt0|Add66~33 ;
wire \mem0|filt0|Add66~34_combout ;
wire \mem0|filt0|del~186_combout ;
wire \mem0|filt0|del[13][20]~q ;
wire \mem0|filt0|Add67~33 ;
wire \mem0|filt0|Add67~34_combout ;
wire \mem0|filt0|Add68~33 ;
wire \mem0|filt0|Add68~34_combout ;
wire \mem0|filt0|del~231_combout ;
wire \mem0|filt0|del[15][18]~q ;
wire \mem0|filt0|regq[16]~57 ;
wire \mem0|filt0|regq[17]~58_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem0|Mult1|auto_generated|mac_mult1~0 ;
wire \mem0|Mult1|auto_generated|mac_mult1~1 ;
wire \mem0|Mult1|auto_generated|mac_mult1~2 ;
wire \mem0|Mult1|auto_generated|mac_mult1~3 ;
wire \mem0|Mult1|auto_generated|mac_mult1~4 ;
wire \mem0|d~22_combout ;
wire \mem0|filt0|del~367_combout ;
wire \mem0|filt0|del[0][1]~q ;
wire \mem0|filt0|del~366_combout ;
wire \mem0|filt0|del[1][1]~q ;
wire \mem0|filt0|del~364_combout ;
wire \mem0|filt0|del[2][1]~q ;
wire \mem0|filt0|del~361_combout ;
wire \mem0|filt0|del[3][1]~q ;
wire \mem0|filt0|del~357_combout ;
wire \mem0|filt0|del[4][1]~q ;
wire \mem0|filt0|del~352_combout ;
wire \mem0|filt0|del[5][1]~q ;
wire \mem0|filt0|del~346_combout ;
wire \mem0|filt0|del[6][1]~q ;
wire \mem0|filt0|del~339_combout ;
wire \mem0|filt0|del[7][1]~q ;
wire \mem0|filt0|del~331_combout ;
wire \mem0|filt0|del[8][1]~q ;
wire \mem0|filt0|del~322_combout ;
wire \mem0|filt0|del[9][1]~q ;
wire \mem0|filt0|del~312_combout ;
wire \mem0|filt0|del[10][1]~q ;
wire \mem0|filt0|del~301_combout ;
wire \mem0|filt0|del[11][1]~q ;
wire \mem0|filt0|del~289_combout ;
wire \mem0|filt0|del[12][1]~q ;
wire \mem0|filt0|del~276_combout ;
wire \mem0|filt0|del[13][1]~q ;
wire \mem0|filt0|del~262_combout ;
wire \mem0|filt0|del[14][1]~q ;
wire \mem0|filt0|del~248_combout ;
wire \mem0|filt0|del[15][1]~q ;
wire \mem0|filt0|regq[0]~25 ;
wire \mem0|filt0|regq[1]~27 ;
wire \mem0|filt0|regq[2]~29 ;
wire \mem0|filt0|regq[3]~31 ;
wire \mem0|filt0|regq[4]~33 ;
wire \mem0|filt0|regq[5]~35 ;
wire \mem0|filt0|regq[6]~37 ;
wire \mem0|filt0|regq[7]~39 ;
wire \mem0|filt0|regq[8]~41 ;
wire \mem0|filt0|regq[9]~43 ;
wire \mem0|filt0|regq[10]~45 ;
wire \mem0|filt0|regq[11]~47 ;
wire \mem0|filt0|regq[12]~49 ;
wire \mem0|filt0|regq[13]~51 ;
wire \mem0|filt0|regq[14]~53 ;
wire \mem0|filt0|regq[15]~55 ;
wire \mem0|filt0|regq[16]~56_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem0|d~18_combout ;
wire \mem0|filt0|del~358_combout ;
wire \mem0|filt0|del[0][4]~q ;
wire \mem0|filt0|del~354_combout ;
wire \mem0|filt0|del[1][4]~q ;
wire \mem0|filt0|del~349_combout ;
wire \mem0|filt0|del[2][4]~q ;
wire \mem0|filt0|del~343_combout ;
wire \mem0|filt0|del[3][4]~q ;
wire \mem0|filt0|del~336_combout ;
wire \mem0|filt0|del[4][4]~q ;
wire \mem0|filt0|del~328_combout ;
wire \mem0|filt0|del[5][4]~q ;
wire \mem0|filt0|del~319_combout ;
wire \mem0|filt0|del[6][4]~q ;
wire \mem0|filt0|del~309_combout ;
wire \mem0|filt0|del[7][4]~q ;
wire \mem0|filt0|del~298_combout ;
wire \mem0|filt0|del[8][4]~q ;
wire \mem0|filt0|del~286_combout ;
wire \mem0|filt0|del[9][4]~q ;
wire \mem0|filt0|del~273_combout ;
wire \mem0|filt0|del[10][4]~q ;
wire \mem0|filt0|del~259_combout ;
wire \mem0|filt0|del[11][4]~q ;
wire \mem0|filt0|del~182_combout ;
wire \mem0|filt0|del[12][4]~q ;
wire \mem0|filt0|Add66~1 ;
wire \mem0|filt0|Add66~3 ;
wire \mem0|filt0|Add66~5 ;
wire \mem0|filt0|Add66~7 ;
wire \mem0|filt0|Add66~9 ;
wire \mem0|filt0|Add66~11 ;
wire \mem0|filt0|Add66~13 ;
wire \mem0|filt0|Add66~15 ;
wire \mem0|filt0|Add66~17 ;
wire \mem0|filt0|Add66~19 ;
wire \mem0|filt0|Add66~21 ;
wire \mem0|filt0|Add66~23 ;
wire \mem0|filt0|Add66~25 ;
wire \mem0|filt0|Add66~27 ;
wire \mem0|filt0|Add66~29 ;
wire \mem0|filt0|Add66~30_combout ;
wire \mem0|filt0|Add67~30_combout ;
wire \mem0|filt0|Add68~30_combout ;
wire \mem0|filt0|regq[15]~54_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \mem0|Mult1|auto_generated|mac_out4~dataout ;
wire \mem0|Mult1|auto_generated|op_1~1 ;
wire \mem0|Mult1|auto_generated|op_1~3 ;
wire \mem0|Mult1|auto_generated|op_1~5 ;
wire \mem0|Mult1|auto_generated|op_1~7 ;
wire \mem0|Mult1|auto_generated|op_1~9 ;
wire \mem0|Mult1|auto_generated|op_1~11 ;
wire \mem0|Mult1|auto_generated|op_1~13 ;
wire \mem0|Mult1|auto_generated|op_1~15 ;
wire \mem0|Mult1|auto_generated|op_1~17 ;
wire \mem0|Mult1|auto_generated|op_1~19 ;
wire \mem0|Mult1|auto_generated|op_1~21 ;
wire \mem0|Mult1|auto_generated|op_1~22_combout ;
wire \mem0|d~6_combout ;
wire \mem0|filt0|del~12_combout ;
wire \mem0|filt0|del[0][17]~q ;
wire \mem0|filt0|del~13_combout ;
wire \mem0|filt0|del[1][17]~q ;
wire \mem0|filt0|Add55~5 ;
wire \mem0|filt0|Add55~6_combout ;
wire \mem0|filt0|Add56~7 ;
wire \mem0|filt0|Add56~9 ;
wire \mem0|filt0|Add56~10_combout ;
wire \mem0|filt0|Add57~11 ;
wire \mem0|filt0|Add57~13 ;
wire \mem0|filt0|Add57~14_combout ;
wire \mem0|filt0|Add58~15 ;
wire \mem0|filt0|Add58~17 ;
wire \mem0|filt0|Add58~18_combout ;
wire \mem0|filt0|Add59~19 ;
wire \mem0|filt0|Add59~20_combout ;
wire \mem0|filt0|Add60~21 ;
wire \mem0|filt0|Add60~22_combout ;
wire \mem0|filt0|Add61~23 ;
wire \mem0|filt0|Add61~24_combout ;
wire \mem0|filt0|Add62~25 ;
wire \mem0|filt0|Add62~26_combout ;
wire \mem0|filt0|Add63~27 ;
wire \mem0|filt0|Add63~28_combout ;
wire \mem0|filt0|Add64~28_combout ;
wire \mem0|filt0|Add65~28_combout ;
wire \mem0|filt0|Add66~28_combout ;
wire \mem0|filt0|Add67~28_combout ;
wire \mem0|filt0|Add68~28_combout ;
wire \mem0|filt0|regq[14]~52_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \mem0|Mult1|auto_generated|op_1~20_combout ;
wire \mem0|d~7_combout ;
wire \mem0|filt0|del~14_combout ;
wire \mem0|filt0|del[0][16]~q ;
wire \mem0|filt0|del~15_combout ;
wire \mem0|filt0|del[1][16]~q ;
wire \mem0|filt0|del~25_combout ;
wire \mem0|filt0|del[2][16]~q ;
wire \mem0|filt0|del~35_combout ;
wire \mem0|filt0|del[3][16]~q ;
wire \mem0|filt0|del~46_combout ;
wire \mem0|filt0|del[4][16]~q ;
wire \mem0|filt0|del~58_combout ;
wire \mem0|filt0|del[5][16]~q ;
wire \mem0|filt0|del~71_combout ;
wire \mem0|filt0|del[6][16]~q ;
wire \mem0|filt0|del~85_combout ;
wire \mem0|filt0|del[7][16]~q ;
wire \mem0|filt0|del~100_combout ;
wire \mem0|filt0|del[8][16]~q ;
wire \mem0|filt0|del~116_combout ;
wire \mem0|filt0|del[9][16]~q ;
wire \mem0|filt0|del~133_combout ;
wire \mem0|filt0|del[10][16]~q ;
wire \mem0|filt0|del~151_combout ;
wire \mem0|filt0|del[11][16]~q ;
wire \mem0|filt0|del~170_combout ;
wire \mem0|filt0|del[12][16]~q ;
wire \mem0|filt0|del~190_combout ;
wire \mem0|filt0|del[13][16]~q ;
wire \mem0|filt0|Add67~26_combout ;
wire \mem0|filt0|Add68~26_combout ;
wire \mem0|filt0|regq[13]~50_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \mem0|Mult1|auto_generated|op_1~18_combout ;
wire \mem0|d~8_combout ;
wire \mem0|filt0|del~16_combout ;
wire \mem0|filt0|del[0][15]~q ;
wire \mem0|filt0|del~17_combout ;
wire \mem0|filt0|del[1][15]~q ;
wire \mem0|filt0|del~26_combout ;
wire \mem0|filt0|del[2][15]~q ;
wire \mem0|filt0|del~36_combout ;
wire \mem0|filt0|del[3][15]~q ;
wire \mem0|filt0|del~47_combout ;
wire \mem0|filt0|del[4][15]~q ;
wire \mem0|filt0|del~59_combout ;
wire \mem0|filt0|del[5][15]~q ;
wire \mem0|filt0|del~72_combout ;
wire \mem0|filt0|del[6][15]~q ;
wire \mem0|filt0|del~86_combout ;
wire \mem0|filt0|del[7][15]~q ;
wire \mem0|filt0|del~101_combout ;
wire \mem0|filt0|del[8][15]~q ;
wire \mem0|filt0|del~117_combout ;
wire \mem0|filt0|del[9][15]~q ;
wire \mem0|filt0|del~134_combout ;
wire \mem0|filt0|del[10][15]~q ;
wire \mem0|filt0|del~152_combout ;
wire \mem0|filt0|del[11][15]~q ;
wire \mem0|filt0|del~171_combout ;
wire \mem0|filt0|del[12][15]~q ;
wire \mem0|filt0|del~191_combout ;
wire \mem0|filt0|del[13][15]~q ;
wire \mem0|filt0|Add67~24_combout ;
wire \mem0|filt0|Add68~24_combout ;
wire \mem0|filt0|regq[12]~48_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \mem0|Mult1|auto_generated|op_1~14_combout ;
wire \mem0|Mult0|auto_generated|op_1~14_combout ;
wire \mem0|d~10_combout ;
wire \mem0|filt0|del~277_combout ;
wire \mem0|filt0|del[0][13]~q ;
wire \mem0|filt0|del~264_combout ;
wire \mem0|filt0|del[1][13]~q ;
wire \mem0|filt0|del~250_combout ;
wire \mem0|filt0|del[2][13]~q ;
wire \mem0|filt0|del~38_combout ;
wire \mem0|filt0|del[3][13]~q ;
wire \mem0|filt0|del~49_combout ;
wire \mem0|filt0|del[4][13]~q ;
wire \mem0|filt0|del~61_combout ;
wire \mem0|filt0|del[5][13]~q ;
wire \mem0|filt0|del~74_combout ;
wire \mem0|filt0|del[6][13]~q ;
wire \mem0|filt0|del~88_combout ;
wire \mem0|filt0|del[7][13]~q ;
wire \mem0|filt0|del~103_combout ;
wire \mem0|filt0|del[8][13]~q ;
wire \mem0|filt0|del~119_combout ;
wire \mem0|filt0|del[9][13]~q ;
wire \mem0|filt0|del~136_combout ;
wire \mem0|filt0|del[10][13]~q ;
wire \mem0|filt0|del~154_combout ;
wire \mem0|filt0|del[11][13]~q ;
wire \mem0|filt0|del~173_combout ;
wire \mem0|filt0|del[12][13]~q ;
wire \mem0|filt0|del~193_combout ;
wire \mem0|filt0|del[13][13]~q ;
wire \mem0|filt0|del~214_combout ;
wire \mem0|filt0|del[14][13]~q ;
wire \mem0|filt0|Add68~22_combout ;
wire \mem0|filt0|regq[11]~46_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \mem0|Mult1|auto_generated|op_1~10_combout ;
wire \mem0|d~12_combout ;
wire \mem0|filt0|del~302_combout ;
wire \mem0|filt0|del[0][11]~q ;
wire \mem0|filt0|del~291_combout ;
wire \mem0|filt0|del[1][11]~q ;
wire \mem0|filt0|del~279_combout ;
wire \mem0|filt0|del[2][11]~q ;
wire \mem0|filt0|del~266_combout ;
wire \mem0|filt0|del[3][11]~q ;
wire \mem0|filt0|del~252_combout ;
wire \mem0|filt0|del[4][11]~q ;
wire \mem0|filt0|del~63_combout ;
wire \mem0|filt0|del[5][11]~q ;
wire \mem0|filt0|del~76_combout ;
wire \mem0|filt0|del[6][11]~q ;
wire \mem0|filt0|del~90_combout ;
wire \mem0|filt0|del[7][11]~q ;
wire \mem0|filt0|del~105_combout ;
wire \mem0|filt0|del[8][11]~q ;
wire \mem0|filt0|del~121_combout ;
wire \mem0|filt0|del[9][11]~q ;
wire \mem0|filt0|del~138_combout ;
wire \mem0|filt0|del[10][11]~q ;
wire \mem0|filt0|del~156_combout ;
wire \mem0|filt0|del[11][11]~q ;
wire \mem0|filt0|del~175_combout ;
wire \mem0|filt0|del[12][11]~q ;
wire \mem0|filt0|del~195_combout ;
wire \mem0|filt0|del[13][11]~q ;
wire \mem0|filt0|del~216_combout ;
wire \mem0|filt0|del[14][11]~q ;
wire \mem0|filt0|del~238_combout ;
wire \mem0|filt0|del[15][11]~q ;
wire \mem0|filt0|regq[10]~44_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \mem0|Mult1|auto_generated|op_1~12_combout ;
wire \mem0|d~11_combout ;
wire \mem0|filt0|del~290_combout ;
wire \mem0|filt0|del[0][12]~q ;
wire \mem0|filt0|del~278_combout ;
wire \mem0|filt0|del[1][12]~q ;
wire \mem0|filt0|del~265_combout ;
wire \mem0|filt0|del[2][12]~q ;
wire \mem0|filt0|del~251_combout ;
wire \mem0|filt0|del[3][12]~q ;
wire \mem0|filt0|del~50_combout ;
wire \mem0|filt0|del[4][12]~q ;
wire \mem0|filt0|del~62_combout ;
wire \mem0|filt0|del[5][12]~q ;
wire \mem0|filt0|del~75_combout ;
wire \mem0|filt0|del[6][12]~q ;
wire \mem0|filt0|del~89_combout ;
wire \mem0|filt0|del[7][12]~q ;
wire \mem0|filt0|del~104_combout ;
wire \mem0|filt0|del[8][12]~q ;
wire \mem0|filt0|del~120_combout ;
wire \mem0|filt0|del[9][12]~q ;
wire \mem0|filt0|del~137_combout ;
wire \mem0|filt0|del[10][12]~q ;
wire \mem0|filt0|del~155_combout ;
wire \mem0|filt0|del[11][12]~q ;
wire \mem0|filt0|del~174_combout ;
wire \mem0|filt0|del[12][12]~q ;
wire \mem0|filt0|del~194_combout ;
wire \mem0|filt0|del[13][12]~q ;
wire \mem0|filt0|Add67~18_combout ;
wire \mem0|filt0|Add68~18_combout ;
wire \mem0|filt0|regq[9]~42_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \mem0|Mult1|auto_generated|op_1~16_combout ;
wire \mem0|d~9_combout ;
wire \mem0|filt0|del~263_combout ;
wire \mem0|filt0|del[0][14]~q ;
wire \mem0|filt0|del~249_combout ;
wire \mem0|filt0|del[1][14]~q ;
wire \mem0|filt0|del~27_combout ;
wire \mem0|filt0|del[2][14]~q ;
wire \mem0|filt0|del~37_combout ;
wire \mem0|filt0|del[3][14]~q ;
wire \mem0|filt0|del~48_combout ;
wire \mem0|filt0|del[4][14]~q ;
wire \mem0|filt0|del~60_combout ;
wire \mem0|filt0|del[5][14]~q ;
wire \mem0|filt0|del~73_combout ;
wire \mem0|filt0|del[6][14]~q ;
wire \mem0|filt0|del~87_combout ;
wire \mem0|filt0|del[7][14]~q ;
wire \mem0|filt0|del~102_combout ;
wire \mem0|filt0|del[8][14]~q ;
wire \mem0|filt0|del~118_combout ;
wire \mem0|filt0|del[9][14]~q ;
wire \mem0|filt0|del~135_combout ;
wire \mem0|filt0|del[10][14]~q ;
wire \mem0|filt0|Add64~16_combout ;
wire \mem0|filt0|Add65~16_combout ;
wire \mem0|filt0|Add66~16_combout ;
wire \mem0|filt0|Add67~16_combout ;
wire \mem0|filt0|Add68~16_combout ;
wire \mem0|filt0|regq[8]~40_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \mem0|Mult1|auto_generated|op_1~6_combout ;
wire \mem0|d~14_combout ;
wire \mem0|filt0|del~323_combout ;
wire \mem0|filt0|del[0][9]~q ;
wire \mem0|filt0|del~314_combout ;
wire \mem0|filt0|del[1][9]~q ;
wire \mem0|filt0|del~304_combout ;
wire \mem0|filt0|del[2][9]~q ;
wire \mem0|filt0|del~293_combout ;
wire \mem0|filt0|del[3][9]~q ;
wire \mem0|filt0|del~281_combout ;
wire \mem0|filt0|del[4][9]~q ;
wire \mem0|filt0|del~268_combout ;
wire \mem0|filt0|del[5][9]~q ;
wire \mem0|filt0|del~254_combout ;
wire \mem0|filt0|del[6][9]~q ;
wire \mem0|filt0|del~92_combout ;
wire \mem0|filt0|del[7][9]~q ;
wire \mem0|filt0|del~107_combout ;
wire \mem0|filt0|del[8][9]~q ;
wire \mem0|filt0|del~123_combout ;
wire \mem0|filt0|del[9][9]~q ;
wire \mem0|filt0|del~140_combout ;
wire \mem0|filt0|del[10][9]~q ;
wire \mem0|filt0|del~158_combout ;
wire \mem0|filt0|del[11][9]~q ;
wire \mem0|filt0|del~177_combout ;
wire \mem0|filt0|del[12][9]~q ;
wire \mem0|filt0|del~197_combout ;
wire \mem0|filt0|del[13][9]~q ;
wire \mem0|filt0|del~218_combout ;
wire \mem0|filt0|del[14][9]~q ;
wire \mem0|filt0|Add68~14_combout ;
wire \mem0|filt0|regq[7]~38_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \mem0|Mult1|auto_generated|op_1~8_combout ;
wire \mem0|Mult0|auto_generated|op_1~8_combout ;
wire \mem0|d~13_combout ;
wire \mem0|filt0|del~313_combout ;
wire \mem0|filt0|del[0][10]~q ;
wire \mem0|filt0|del~303_combout ;
wire \mem0|filt0|del[1][10]~q ;
wire \mem0|filt0|del~292_combout ;
wire \mem0|filt0|del[2][10]~q ;
wire \mem0|filt0|del~280_combout ;
wire \mem0|filt0|del[3][10]~q ;
wire \mem0|filt0|del~267_combout ;
wire \mem0|filt0|del[4][10]~q ;
wire \mem0|filt0|del~253_combout ;
wire \mem0|filt0|del[5][10]~q ;
wire \mem0|filt0|del~77_combout ;
wire \mem0|filt0|del[6][10]~q ;
wire \mem0|filt0|del~91_combout ;
wire \mem0|filt0|del[7][10]~q ;
wire \mem0|filt0|del~106_combout ;
wire \mem0|filt0|del[8][10]~q ;
wire \mem0|filt0|del~122_combout ;
wire \mem0|filt0|del[9][10]~q ;
wire \mem0|filt0|del~139_combout ;
wire \mem0|filt0|del[10][10]~q ;
wire \mem0|filt0|del~157_combout ;
wire \mem0|filt0|del[11][10]~q ;
wire \mem0|filt0|del~176_combout ;
wire \mem0|filt0|del[12][10]~q ;
wire \mem0|filt0|Add66~12_combout ;
wire \mem0|filt0|Add67~12_combout ;
wire \mem0|filt0|Add68~12_combout ;
wire \mem0|filt0|regq[6]~36_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \mem0|Mult1|auto_generated|op_1~4_combout ;
wire \mem0|d~15_combout ;
wire \mem0|filt0|del~332_combout ;
wire \mem0|filt0|del[0][8]~q ;
wire \mem0|filt0|del~324_combout ;
wire \mem0|filt0|del[1][8]~q ;
wire \mem0|filt0|del~315_combout ;
wire \mem0|filt0|del[2][8]~q ;
wire \mem0|filt0|del~305_combout ;
wire \mem0|filt0|del[3][8]~q ;
wire \mem0|filt0|del~294_combout ;
wire \mem0|filt0|del[4][8]~q ;
wire \mem0|filt0|del~282_combout ;
wire \mem0|filt0|del[5][8]~q ;
wire \mem0|filt0|del~269_combout ;
wire \mem0|filt0|del[6][8]~q ;
wire \mem0|filt0|del~255_combout ;
wire \mem0|filt0|del[7][8]~q ;
wire \mem0|filt0|del~108_combout ;
wire \mem0|filt0|del[8][8]~q ;
wire \mem0|filt0|del~124_combout ;
wire \mem0|filt0|del[9][8]~q ;
wire \mem0|filt0|del~141_combout ;
wire \mem0|filt0|del[10][8]~q ;
wire \mem0|filt0|del~159_combout ;
wire \mem0|filt0|del[11][8]~q ;
wire \mem0|filt0|del~178_combout ;
wire \mem0|filt0|del[12][8]~q ;
wire \mem0|filt0|del~198_combout ;
wire \mem0|filt0|del[13][8]~q ;
wire \mem0|filt0|Add67~10_combout ;
wire \mem0|filt0|Add68~10_combout ;
wire \mem0|filt0|regq[5]~34_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \mem0|Mult1|auto_generated|op_1~2_combout ;
wire \mem0|d~16_combout ;
wire \mem0|filt0|del~340_combout ;
wire \mem0|filt0|del[0][7]~q ;
wire \mem0|filt0|del~333_combout ;
wire \mem0|filt0|del[1][7]~q ;
wire \mem0|filt0|del~325_combout ;
wire \mem0|filt0|del[2][7]~q ;
wire \mem0|filt0|del~316_combout ;
wire \mem0|filt0|del[3][7]~q ;
wire \mem0|filt0|del~306_combout ;
wire \mem0|filt0|del[4][7]~q ;
wire \mem0|filt0|del~295_combout ;
wire \mem0|filt0|del[5][7]~q ;
wire \mem0|filt0|del~283_combout ;
wire \mem0|filt0|del[6][7]~q ;
wire \mem0|filt0|del~270_combout ;
wire \mem0|filt0|del[7][7]~q ;
wire \mem0|filt0|del~256_combout ;
wire \mem0|filt0|del[8][7]~q ;
wire \mem0|filt0|del~125_combout ;
wire \mem0|filt0|del[9][7]~q ;
wire \mem0|filt0|del~142_combout ;
wire \mem0|filt0|del[10][7]~q ;
wire \mem0|filt0|del~160_combout ;
wire \mem0|filt0|del[11][7]~q ;
wire \mem0|filt0|del~179_combout ;
wire \mem0|filt0|del[12][7]~q ;
wire \mem0|filt0|del~199_combout ;
wire \mem0|filt0|del[13][7]~q ;
wire \mem0|filt0|Add67~8_combout ;
wire \mem0|filt0|Add68~8_combout ;
wire \mem0|filt0|regq[4]~32_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \mem0|Mult1|auto_generated|op_1~0_combout ;
wire \mem0|d~17_combout ;
wire \mem0|filt0|del~347_combout ;
wire \mem0|filt0|del[0][6]~q ;
wire \mem0|filt0|del~341_combout ;
wire \mem0|filt0|del[1][6]~q ;
wire \mem0|filt0|del~334_combout ;
wire \mem0|filt0|del[2][6]~q ;
wire \mem0|filt0|del~326_combout ;
wire \mem0|filt0|del[3][6]~q ;
wire \mem0|filt0|del~317_combout ;
wire \mem0|filt0|del[4][6]~q ;
wire \mem0|filt0|del~307_combout ;
wire \mem0|filt0|del[5][6]~q ;
wire \mem0|filt0|del~296_combout ;
wire \mem0|filt0|del[6][6]~q ;
wire \mem0|filt0|del~284_combout ;
wire \mem0|filt0|del[7][6]~q ;
wire \mem0|filt0|del~271_combout ;
wire \mem0|filt0|del[8][6]~q ;
wire \mem0|filt0|del~257_combout ;
wire \mem0|filt0|del[9][6]~q ;
wire \mem0|filt0|del~143_combout ;
wire \mem0|filt0|del[10][6]~q ;
wire \mem0|filt0|del~161_combout ;
wire \mem0|filt0|del[11][6]~q ;
wire \mem0|filt0|del~180_combout ;
wire \mem0|filt0|del[12][6]~q ;
wire \mem0|filt0|del~200_combout ;
wire \mem0|filt0|del[13][6]~q ;
wire \mem0|filt0|Add67~6_combout ;
wire \mem0|filt0|Add68~6_combout ;
wire \mem0|filt0|regq[3]~30_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem0|d~20_combout ;
wire \mem0|filt0|del~362_combout ;
wire \mem0|filt0|del[0][3]~q ;
wire \mem0|filt0|del~359_combout ;
wire \mem0|filt0|del[1][3]~q ;
wire \mem0|filt0|del~355_combout ;
wire \mem0|filt0|del[2][3]~q ;
wire \mem0|filt0|del~350_combout ;
wire \mem0|filt0|del[3][3]~q ;
wire \mem0|filt0|del~344_combout ;
wire \mem0|filt0|del[4][3]~q ;
wire \mem0|filt0|del~337_combout ;
wire \mem0|filt0|del[5][3]~q ;
wire \mem0|filt0|del~329_combout ;
wire \mem0|filt0|del[6][3]~q ;
wire \mem0|filt0|del~320_combout ;
wire \mem0|filt0|del[7][3]~q ;
wire \mem0|filt0|del~310_combout ;
wire \mem0|filt0|del[8][3]~q ;
wire \mem0|filt0|del~299_combout ;
wire \mem0|filt0|del[9][3]~q ;
wire \mem0|filt0|del~287_combout ;
wire \mem0|filt0|del[10][3]~q ;
wire \mem0|filt0|del~274_combout ;
wire \mem0|filt0|del[11][3]~q ;
wire \mem0|filt0|del~260_combout ;
wire \mem0|filt0|del[12][3]~q ;
wire \mem0|filt0|del~203_combout ;
wire \mem0|filt0|del[13][3]~q ;
wire \mem0|filt0|del~224_combout ;
wire \mem0|filt0|del[14][3]~q ;
wire \mem0|filt0|del~246_combout ;
wire \mem0|filt0|del[15][3]~q ;
wire \mem0|filt0|regq[2]~28_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem0|d~19_combout ;
wire \mem0|filt0|del~353_combout ;
wire \mem0|filt0|del[0][5]~q ;
wire \mem0|filt0|del~348_combout ;
wire \mem0|filt0|del[1][5]~q ;
wire \mem0|filt0|del~342_combout ;
wire \mem0|filt0|del[2][5]~q ;
wire \mem0|filt0|del~335_combout ;
wire \mem0|filt0|del[3][5]~q ;
wire \mem0|filt0|del~327_combout ;
wire \mem0|filt0|del[4][5]~q ;
wire \mem0|filt0|del~318_combout ;
wire \mem0|filt0|del[5][5]~q ;
wire \mem0|filt0|del~308_combout ;
wire \mem0|filt0|del[6][5]~q ;
wire \mem0|filt0|del~297_combout ;
wire \mem0|filt0|del[7][5]~q ;
wire \mem0|filt0|del~285_combout ;
wire \mem0|filt0|del[8][5]~q ;
wire \mem0|filt0|del~272_combout ;
wire \mem0|filt0|del[9][5]~q ;
wire \mem0|filt0|del~258_combout ;
wire \mem0|filt0|del[10][5]~q ;
wire \mem0|filt0|del~162_combout ;
wire \mem0|filt0|del[11][5]~q ;
wire \mem0|filt0|del~181_combout ;
wire \mem0|filt0|del[12][5]~q ;
wire \mem0|filt0|Add66~2_combout ;
wire \mem0|filt0|Add67~2_combout ;
wire \mem0|filt0|Add68~2_combout ;
wire \mem0|filt0|regq[1]~26_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem0|d~21_combout ;
wire \mem0|filt0|del~365_combout ;
wire \mem0|filt0|del[0][2]~q ;
wire \mem0|filt0|del~363_combout ;
wire \mem0|filt0|del[1][2]~q ;
wire \mem0|filt0|del~360_combout ;
wire \mem0|filt0|del[2][2]~q ;
wire \mem0|filt0|del~356_combout ;
wire \mem0|filt0|del[3][2]~q ;
wire \mem0|filt0|del~351_combout ;
wire \mem0|filt0|del[4][2]~q ;
wire \mem0|filt0|del~345_combout ;
wire \mem0|filt0|del[5][2]~q ;
wire \mem0|filt0|del~338_combout ;
wire \mem0|filt0|del[6][2]~q ;
wire \mem0|filt0|del~330_combout ;
wire \mem0|filt0|del[7][2]~q ;
wire \mem0|filt0|del~321_combout ;
wire \mem0|filt0|del[8][2]~q ;
wire \mem0|filt0|del~311_combout ;
wire \mem0|filt0|del[9][2]~q ;
wire \mem0|filt0|del~300_combout ;
wire \mem0|filt0|del[10][2]~q ;
wire \mem0|filt0|del~288_combout ;
wire \mem0|filt0|del[11][2]~q ;
wire \mem0|filt0|del~275_combout ;
wire \mem0|filt0|del[12][2]~q ;
wire \mem0|filt0|del~261_combout ;
wire \mem0|filt0|del[13][2]~q ;
wire \mem0|filt0|del~225_combout ;
wire \mem0|filt0|del[14][2]~q ;
wire \mem0|filt0|Add68~0_combout ;
wire \mem0|filt0|regq[0]~24_combout ;
wire \mem0|Mult1|auto_generated|mac_mult1~dataout ;
wire \mem0|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \mem0|Mult1|auto_generated|op_1~23 ;
wire \mem0|Mult1|auto_generated|op_1~25 ;
wire \mem0|Mult1|auto_generated|op_1~26_combout ;
wire \mem0|d~4_combout ;
wire \mem0|filt0|del~10_combout ;
wire \mem0|filt0|del[0][18]~q ;
wire \mem0|filt0|del~11_combout ;
wire \mem0|filt0|del[1][18]~q ;
wire \mem0|filt0|Add55~7 ;
wire \mem0|filt0|Add55~9 ;
wire \mem0|filt0|Add55~10_combout ;
wire \mem0|filt0|Add56~11 ;
wire \mem0|filt0|Add56~13 ;
wire \mem0|filt0|Add56~14_combout ;
wire \mem0|filt0|Add57~15 ;
wire \mem0|filt0|Add57~17 ;
wire \mem0|filt0|Add57~18_combout ;
wire \mem0|filt0|Add58~19 ;
wire \mem0|filt0|Add58~20_combout ;
wire \mem0|filt0|Add59~21 ;
wire \mem0|filt0|Add59~22_combout ;
wire \mem0|filt0|Add60~23 ;
wire \mem0|filt0|Add60~24_combout ;
wire \mem0|filt0|Add61~25 ;
wire \mem0|filt0|Add61~26_combout ;
wire \mem0|filt0|Add62~27 ;
wire \mem0|filt0|Add62~28_combout ;
wire \mem0|filt0|Add63~29 ;
wire \mem0|filt0|Add63~30_combout ;
wire \mem0|filt0|Add64~31 ;
wire \mem0|filt0|Add64~32_combout ;
wire \mem0|filt0|Add65~33 ;
wire \mem0|filt0|Add65~34_combout ;
wire \mem0|filt0|Add66~35 ;
wire \mem0|filt0|Add66~36_combout ;
wire \mem0|filt0|Add67~35 ;
wire \mem0|filt0|Add67~37 ;
wire \mem0|filt0|Add67~39 ;
wire \mem0|filt0|Add67~40_combout ;
wire \mem0|filt0|Add67~36_combout ;
wire \mem0|filt0|del~207_combout ;
wire \mem0|filt0|del[14][20]~q ;
wire \mem0|filt0|Add68~35 ;
wire \mem0|filt0|Add68~37 ;
wire \mem0|filt0|Add68~39 ;
wire \mem0|filt0|Add68~40_combout ;
wire \mem0|filt0|del~229_combout ;
wire \mem0|filt0|del[15][20]~q ;
wire \mem0|filt0|Add68~36_combout ;
wire \mem0|filt0|regq[17]~59 ;
wire \mem0|filt0|regq[18]~61 ;
wire \mem0|filt0|regq[19]~63 ;
wire \mem0|filt0|regq[20]~65 ;
wire \mem0|filt0|regq[21]~67 ;
wire \mem0|filt0|regq[22]~68_combout ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \mem0|Mult1|auto_generated|op_2~3 ;
wire \mem0|Mult1|auto_generated|op_2~5 ;
wire \mem0|Mult1|auto_generated|op_2~6_combout ;
wire \mem0|Mult1|auto_generated|op_1~27 ;
wire \mem0|Mult1|auto_generated|op_1~29 ;
wire \mem0|Mult1|auto_generated|op_1~30_combout ;
wire \mem0|d~2_combout ;
wire \mem0|filt0|del~6_combout ;
wire \mem0|filt0|del[0][20]~q ;
wire \mem0|filt0|del~7_combout ;
wire \mem0|filt0|del[1][20]~q ;
wire \mem0|filt0|Add55~11 ;
wire \mem0|filt0|Add55~13 ;
wire \mem0|filt0|Add55~14_combout ;
wire \mem0|filt0|Add56~15 ;
wire \mem0|filt0|Add56~17 ;
wire \mem0|filt0|Add56~18_combout ;
wire \mem0|filt0|Add57~19 ;
wire \mem0|filt0|Add57~21 ;
wire \mem0|filt0|Add57~22_combout ;
wire \mem0|filt0|Add58~21 ;
wire \mem0|filt0|Add58~22_combout ;
wire \mem0|filt0|Add59~23 ;
wire \mem0|filt0|Add59~25 ;
wire \mem0|filt0|Add59~26_combout ;
wire \mem0|filt0|Add60~25 ;
wire \mem0|filt0|Add60~26_combout ;
wire \mem0|filt0|Add61~27 ;
wire \mem0|filt0|Add61~29 ;
wire \mem0|filt0|Add61~30_combout ;
wire \mem0|filt0|Add62~29 ;
wire \mem0|filt0|Add62~30_combout ;
wire \mem0|filt0|Add63~31 ;
wire \mem0|filt0|Add63~33 ;
wire \mem0|filt0|Add63~34_combout ;
wire \mem0|filt0|Add64~33 ;
wire \mem0|filt0|Add64~34_combout ;
wire \mem0|filt0|Add65~35 ;
wire \mem0|filt0|Add65~37 ;
wire \mem0|filt0|Add65~39 ;
wire \mem0|filt0|Add65~40_combout ;
wire \mem0|filt0|Add66~37 ;
wire \mem0|filt0|Add66~39 ;
wire \mem0|filt0|Add66~40_combout ;
wire \mem0|filt0|Add67~41 ;
wire \mem0|filt0|Add67~42_combout ;
wire \mem0|filt0|Add68~41 ;
wire \mem0|filt0|Add68~42_combout ;
wire \mem0|filt0|regq[21]~66_combout ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \mem0|Mult1|auto_generated|op_2~4_combout ;
wire \mem0|Mult1|auto_generated|op_1~28_combout ;
wire \mem0|Mult0|auto_generated|op_1~28_combout ;
wire \mem0|d~3_combout ;
wire \mem0|filt0|del~4_combout ;
wire \mem0|filt0|del[0][21]~q ;
wire \mem0|filt0|del~5_combout ;
wire \mem0|filt0|del[1][21]~q ;
wire \mem0|filt0|del~20_combout ;
wire \mem0|filt0|del[2][21]~q ;
wire \mem0|filt0|del~30_combout ;
wire \mem0|filt0|del[3][21]~q ;
wire \mem0|filt0|del~41_combout ;
wire \mem0|filt0|del[4][21]~q ;
wire \mem0|filt0|del~53_combout ;
wire \mem0|filt0|del[5][21]~q ;
wire \mem0|filt0|del~66_combout ;
wire \mem0|filt0|del[6][21]~q ;
wire \mem0|filt0|del~80_combout ;
wire \mem0|filt0|del[7][21]~q ;
wire \mem0|filt0|del~95_combout ;
wire \mem0|filt0|del[8][21]~q ;
wire \mem0|filt0|del~111_combout ;
wire \mem0|filt0|del[9][21]~q ;
wire \mem0|filt0|del~128_combout ;
wire \mem0|filt0|del[10][21]~q ;
wire \mem0|filt0|del~146_combout ;
wire \mem0|filt0|del[11][21]~q ;
wire \mem0|filt0|del~165_combout ;
wire \mem0|filt0|del[12][21]~q ;
wire \mem0|filt0|del~185_combout ;
wire \mem0|filt0|del[13][21]~q ;
wire \mem0|filt0|del~206_combout ;
wire \mem0|filt0|del[14][21]~q ;
wire \mem0|filt0|del~228_combout ;
wire \mem0|filt0|del[15][21]~q ;
wire \mem0|filt0|regq[20]~64_combout ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \mem0|Mult1|auto_generated|op_2~7 ;
wire \mem0|Mult1|auto_generated|op_2~9 ;
wire \mem0|Mult1|auto_generated|op_2~10_combout ;
wire \mem0|Mult1|auto_generated|op_1~31 ;
wire \mem0|Mult1|auto_generated|op_1~33 ;
wire \mem0|Mult1|auto_generated|op_1~34_combout ;
wire \mem0|d~0_combout ;
wire \mem0|d[23]~feeder_combout ;
wire \mem0|filt0|del~2_combout ;
wire \mem0|filt0|del[0][22]~q ;
wire \mem0|filt0|Add55~15 ;
wire \mem0|filt0|Add55~17 ;
wire \mem0|filt0|Add55~19 ;
wire \mem0|filt0|Add55~20_combout ;
wire \mem0|filt0|Add56~19 ;
wire \mem0|filt0|Add56~20_combout ;
wire \mem0|filt0|Add57~23 ;
wire \mem0|filt0|Add57~24_combout ;
wire \mem0|filt0|Add58~23 ;
wire \mem0|filt0|Add58~24_combout ;
wire \mem0|filt0|Add59~27 ;
wire \mem0|filt0|Add59~28_combout ;
wire \mem0|filt0|Add60~27 ;
wire \mem0|filt0|Add60~28_combout ;
wire \mem0|filt0|Add61~31 ;
wire \mem0|filt0|Add61~32_combout ;
wire \mem0|filt0|Add62~31 ;
wire \mem0|filt0|Add62~32_combout ;
wire \mem0|filt0|Add63~35 ;
wire \mem0|filt0|Add63~36_combout ;
wire \mem0|filt0|Add64~35 ;
wire \mem0|filt0|Add64~36_combout ;
wire \mem0|filt0|Add65~38_combout ;
wire \mem0|filt0|Add66~38_combout ;
wire \mem0|filt0|Add67~38_combout ;
wire \mem0|filt0|Add68~38_combout ;
wire \mem0|filt0|regq[19]~62_combout ;
wire \mem0|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \mem0|Mult1|auto_generated|op_2~0_combout ;
wire \mem0|Mult1|auto_generated|op_1~24_combout ;
wire \mem0|d~5_combout ;
wire \mem0|d[18]~feeder_combout ;
wire \mem0|filt0|del~8_combout ;
wire \mem0|filt0|del[0][19]~q ;
wire \mem0|filt0|del~9_combout ;
wire \mem0|filt0|del[1][19]~q ;
wire \mem0|filt0|del~22_combout ;
wire \mem0|filt0|del[2][19]~q ;
wire \mem0|filt0|del~32_combout ;
wire \mem0|filt0|del[3][19]~q ;
wire \mem0|filt0|del~43_combout ;
wire \mem0|filt0|del[4][19]~q ;
wire \mem0|filt0|del~55_combout ;
wire \mem0|filt0|del[5][19]~q ;
wire \mem0|filt0|del~68_combout ;
wire \mem0|filt0|del[6][19]~q ;
wire \mem0|filt0|del~82_combout ;
wire \mem0|filt0|del[7][19]~q ;
wire \mem0|filt0|del~97_combout ;
wire \mem0|filt0|del[8][19]~q ;
wire \mem0|filt0|del~113_combout ;
wire \mem0|filt0|del[9][19]~q ;
wire \mem0|filt0|del~130_combout ;
wire \mem0|filt0|del[10][19]~q ;
wire \mem0|filt0|del~148_combout ;
wire \mem0|filt0|del[11][19]~q ;
wire \mem0|filt0|del~167_combout ;
wire \mem0|filt0|del[12][19]~q ;
wire \mem0|filt0|del~187_combout ;
wire \mem0|filt0|del[13][19]~q ;
wire \mem0|filt0|del~208_combout ;
wire \mem0|filt0|del[14][19]~q ;
wire \mem0|filt0|del~230_combout ;
wire \mem0|filt0|del[15][19]~q ;
wire \mem0|filt0|regq[18]~60_combout ;
wire \mem0|Mult1|auto_generated|mac_mult3~dataout ;
wire \mem0|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \mem0|Mult1|auto_generated|op_2~8_combout ;
wire \mem0|Mult1|auto_generated|op_1~32_combout ;
wire \mem0|d~1_combout ;
wire \mem0|d[22]~feeder_combout ;
wire \mem0|filt0|del~0_combout ;
wire \mem0|filt0|del[0][23]~q ;
wire \mem0|filt0|del~1_combout ;
wire \mem0|filt0|del[1][23]~q ;
wire \mem0|filt0|del~18_combout ;
wire \mem0|filt0|del[2][23]~q ;
wire \mem0|filt0|del~28_combout ;
wire \mem0|filt0|del[3][23]~q ;
wire \mem0|filt0|del~39_combout ;
wire \mem0|filt0|del[4][23]~q ;
wire \mem0|filt0|del~51_combout ;
wire \mem0|filt0|del[5][23]~q ;
wire \mem0|filt0|del~64_combout ;
wire \mem0|filt0|del[6][23]~q ;
wire \mem0|filt0|del~78_combout ;
wire \mem0|filt0|del[7][23]~q ;
wire \mem0|filt0|del~93_combout ;
wire \mem0|filt0|del[8][23]~q ;
wire \mem0|filt0|del~109_combout ;
wire \mem0|filt0|del[9][23]~q ;
wire \mem0|filt0|del~126_combout ;
wire \mem0|filt0|del[10][23]~q ;
wire \mem0|filt0|del~144_combout ;
wire \mem0|filt0|del[11][23]~q ;
wire \mem0|filt0|del~163_combout ;
wire \mem0|filt0|del[12][23]~q ;
wire \mem0|filt0|del~183_combout ;
wire \mem0|filt0|del[13][23]~q ;
wire \mem0|filt0|del~204_combout ;
wire \mem0|filt0|del[14][23]~q ;
wire \mem0|filt0|Add67~43 ;
wire \mem0|filt0|Add67~44_combout ;
wire \mem0|filt0|Add68~43 ;
wire \mem0|filt0|Add68~44_combout ;
wire \mem0|filt0|regq[22]~69 ;
wire \mem0|filt0|regq[23]~70_combout ;
wire \mem0|filt0|regq[23]~_Duplicate_1_q ;
wire \mem1|count[0]~12_combout ;
wire \KEY[1]~input_o ;
wire \mem1|trig_sync_0~0_combout ;
wire \mem1|trig_sync_0~q ;
wire \mem1|trig_sync_1~feeder_combout ;
wire \mem1|trig_sync_1~q ;
wire \mem1|trig_now~0_combout ;
wire \mem1|trig_now~q ;
wire \mem1|trig_cnt~1_combout ;
wire \mem1|trig_cnt~0_combout ;
wire \mem1|trig_pulse~0_combout ;
wire \mem1|LessThan1~1_combout ;
wire \mem1|LessThan1~0_combout ;
wire \mem1|LessThan1~2_combout ;
wire \mem1|KP_state~16_combout ;
wire \mem1|KP_state~17_combout ;
wire \mem1|KP_state.000~q ;
wire \mem1|KP_state~14_combout ;
wire \mem1|count[10]~36 ;
wire \mem1|count[11]~37_combout ;
wire \mem1|LessThan1~3_combout ;
wire \mem1|KP_state~13_combout ;
wire \mem1|KP_state~15_combout ;
wire \mem1|KP_state.001~q ;
wire \mem1|count[3]~14_combout ;
wire \mem1|count[3]~15_combout ;
wire \mem1|count[3]~16_combout ;
wire \mem1|count[0]~13 ;
wire \mem1|count[1]~17_combout ;
wire \mem1|count[1]~18 ;
wire \mem1|count[2]~19_combout ;
wire \mem1|count[2]~20 ;
wire \mem1|count[3]~21_combout ;
wire \mem1|count[3]~22 ;
wire \mem1|count[4]~23_combout ;
wire \mem1|count[4]~24 ;
wire \mem1|count[5]~25_combout ;
wire \mem1|count[5]~26 ;
wire \mem1|count[6]~27_combout ;
wire \mem1|count[6]~28 ;
wire \mem1|count[7]~29_combout ;
wire \mem1|count[7]~30 ;
wire \mem1|count[8]~31_combout ;
wire \mem1|count[8]~32 ;
wire \mem1|count[9]~33_combout ;
wire \mem1|count[9]~34 ;
wire \mem1|count[10]~35_combout ;
wire \mem1|KP_state~18_combout ;
wire \mem1|KP_state~11_combout ;
wire \mem1|KP_state~12_combout ;
wire \mem1|KP_state.010~q ;
wire \mem1|rden~0_combout ;
wire \mem1|rden~q ;
wire \mem1|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ;
wire \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \mem1|wr_ptr[0]~feeder_combout ;
wire \mem1|wr_ptr[1]~feeder_combout ;
wire \mem1|wr_ptr[2]~feeder_combout ;
wire \mem1|wr_ptr[3]~feeder_combout ;
wire \mem1|wr_ptr[4]~feeder_combout ;
wire \mem1|wr_ptr[5]~feeder_combout ;
wire \mem1|wr_ptr[6]~feeder_combout ;
wire \mem1|wr_ptr[7]~feeder_combout ;
wire \mem1|wr_ptr[8]~feeder_combout ;
wire \mem1|wr_ptr[9]~feeder_combout ;
wire \mem1|wr_ptr[10]~feeder_combout ;
wire \mem1|wr_ptr[11]~feeder_combout ;
wire \noise|out24hold_1[18]~feeder_combout ;
wire \noise|out24hold_1[19]~feeder_combout ;
wire \noise|out24hold_1[20]~feeder_combout ;
wire \noise|out24hold_1[21]~feeder_combout ;
wire \noise|out24hold_1[22]~feeder_combout ;
wire \noise|out24hold_1[23]~feeder_combout ;
wire \mem1|Mult0|auto_generated|mac_mult3~dataout ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem1|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem1|Mult0|auto_generated|mac_mult3~0 ;
wire \mem1|Mult0|auto_generated|mac_mult3~1 ;
wire \mem1|Mult0|auto_generated|mac_mult3~2 ;
wire \mem1|Mult0|auto_generated|mac_mult3~3 ;
wire \mem1|Mult0|auto_generated|mac_mult3~4 ;
wire \mem1|Mult0|auto_generated|mac_mult3~5 ;
wire \mem1|Mult0|auto_generated|mac_mult3~6 ;
wire \mem1|Mult0|auto_generated|mac_mult3~7 ;
wire \mem1|Mult0|auto_generated|mac_mult3~8 ;
wire \mem1|Mult0|auto_generated|mac_mult3~9 ;
wire \mem1|Mult0|auto_generated|mac_mult3~10 ;
wire \mem1|Mult0|auto_generated|mac_mult3~11 ;
wire \mem1|Mult0|auto_generated|mac_mult3~12 ;
wire \mem1|Mult0|auto_generated|mac_mult3~13 ;
wire \mem1|Mult0|auto_generated|mac_mult3~14 ;
wire \mem1|Mult0|auto_generated|mac_mult3~15 ;
wire \mem1|Mult0|auto_generated|mac_mult3~16 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \mem1|Mult0|auto_generated|op_2~1 ;
wire \mem1|Mult0|auto_generated|op_2~3 ;
wire \mem1|Mult0|auto_generated|op_2~5 ;
wire \mem1|Mult0|auto_generated|op_2~6_combout ;
wire \mem1|Mult0|auto_generated|op_2~4_combout ;
wire \mem1|Mult0|auto_generated|op_2~2_combout ;
wire \noise|out24hold_1[0]~feeder_combout ;
wire \noise|out24hold_1[1]~feeder_combout ;
wire \noise|out24hold_1[2]~feeder_combout ;
wire \noise|out24hold_1[3]~feeder_combout ;
wire \noise|out24hold_1[4]~feeder_combout ;
wire \noise|out24hold_1[5]~feeder_combout ;
wire \noise|out24hold_1[6]~feeder_combout ;
wire \noise|out24hold_1[7]~feeder_combout ;
wire \noise|out24hold_1[8]~feeder_combout ;
wire \noise|out24hold_1[9]~feeder_combout ;
wire \noise|out24hold_1[10]~feeder_combout ;
wire \noise|out24hold_1[11]~feeder_combout ;
wire \noise|out24hold_1[12]~feeder_combout ;
wire \noise|out24hold_1[13]~feeder_combout ;
wire \noise|out24hold_1[14]~feeder_combout ;
wire \noise|out24hold_1[15]~feeder_combout ;
wire \noise|out24hold_1[16]~feeder_combout ;
wire \noise|out24hold_1[17]~feeder_combout ;
wire \mem1|Mult0|auto_generated|mac_mult1~dataout ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem1|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem1|Mult0|auto_generated|mac_mult1~0 ;
wire \mem1|Mult0|auto_generated|mac_mult1~1 ;
wire \mem1|Mult0|auto_generated|mac_mult1~2 ;
wire \mem1|Mult0|auto_generated|mac_mult1~3 ;
wire \mem1|Mult0|auto_generated|mac_mult1~4 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \mem1|Mult0|auto_generated|op_2~0_combout ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \mem1|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \mem1|Mult0|auto_generated|mac_out4~dataout ;
wire \mem1|Mult0|auto_generated|op_1~1 ;
wire \mem1|Mult0|auto_generated|op_1~3 ;
wire \mem1|Mult0|auto_generated|op_1~5 ;
wire \mem1|Mult0|auto_generated|op_1~7 ;
wire \mem1|Mult0|auto_generated|op_1~9 ;
wire \mem1|Mult0|auto_generated|op_1~11 ;
wire \mem1|Mult0|auto_generated|op_1~13 ;
wire \mem1|Mult0|auto_generated|op_1~15 ;
wire \mem1|Mult0|auto_generated|op_1~17 ;
wire \mem1|Mult0|auto_generated|op_1~19 ;
wire \mem1|Mult0|auto_generated|op_1~21 ;
wire \mem1|Mult0|auto_generated|op_1~23 ;
wire \mem1|Mult0|auto_generated|op_1~25 ;
wire \mem1|Mult0|auto_generated|op_1~27 ;
wire \mem1|Mult0|auto_generated|op_1~29 ;
wire \mem1|Mult0|auto_generated|op_1~30_combout ;
wire \mem1|filt0|del~66_combout ;
wire \mem1|filt0|del[0][23]~q ;
wire \mem1|filt0|del~0_combout ;
wire \mem1|filt0|del[1][23]~q ;
wire \mem1|filt0|del~23_combout ;
wire \mem1|filt0|del[2][23]~q ;
wire \mem1|filt0|del~22_combout ;
wire \mem1|filt0|del[3][23]~q ;
wire \mem1|filt0|del~25_combout ;
wire \mem1|filt0|del[2][22]~q ;
wire \mem1|filt0|del~24_combout ;
wire \mem1|filt0|del[3][22]~q ;
wire \mem1|filt0|del~68_combout ;
wire \mem1|filt0|del[0][21]~q ;
wire \mem1|filt0|del~2_combout ;
wire \mem1|filt0|del[1][21]~q ;
wire \mem1|filt0|del~26_combout ;
wire \mem1|filt0|del[2][21]~q ;
wire \mem1|filt0|del~27_combout ;
wire \mem1|filt0|del[3][21]~q ;
wire \mem1|filt0|del~69_combout ;
wire \mem1|filt0|del[0][20]~q ;
wire \mem1|filt0|del~3_combout ;
wire \mem1|filt0|del[1][20]~q ;
wire \mem1|filt0|del~28_combout ;
wire \mem1|filt0|del[2][20]~q ;
wire \mem1|filt0|del~29_combout ;
wire \mem1|filt0|del[3][20]~q ;
wire \mem1|Mult0|auto_generated|op_1~24_combout ;
wire \mem1|Mult0|auto_generated|op_1~26_combout ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem1|Mult1|auto_generated|mac_mult3~0 ;
wire \mem1|Mult1|auto_generated|mac_mult3~1 ;
wire \mem1|Mult1|auto_generated|mac_mult3~2 ;
wire \mem1|Mult1|auto_generated|mac_mult3~3 ;
wire \mem1|Mult1|auto_generated|mac_mult3~4 ;
wire \mem1|Mult1|auto_generated|mac_mult3~5 ;
wire \mem1|Mult1|auto_generated|mac_mult3~6 ;
wire \mem1|Mult1|auto_generated|mac_mult3~7 ;
wire \mem1|Mult1|auto_generated|mac_mult3~8 ;
wire \mem1|Mult1|auto_generated|mac_mult3~9 ;
wire \mem1|Mult1|auto_generated|mac_mult3~10 ;
wire \mem1|Mult1|auto_generated|mac_mult3~11 ;
wire \mem1|Mult1|auto_generated|mac_mult3~12 ;
wire \mem1|Mult1|auto_generated|mac_mult3~13 ;
wire \mem1|Mult1|auto_generated|mac_mult3~14 ;
wire \mem1|Mult1|auto_generated|mac_mult3~15 ;
wire \mem1|Mult1|auto_generated|mac_mult3~16 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \mem1|Mult1|auto_generated|op_2~1 ;
wire \mem1|Mult1|auto_generated|op_2~2_combout ;
wire \mem1|Mult0|auto_generated|op_1~0_combout ;
wire \mem1|Mult0|auto_generated|op_1~2_combout ;
wire \mem1|Mult0|auto_generated|op_1~4_combout ;
wire \mem1|Mult0|auto_generated|op_1~6_combout ;
wire \mem1|Mult0|auto_generated|op_1~8_combout ;
wire \mem1|Mult0|auto_generated|op_1~10_combout ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \mem1|Mult0|auto_generated|op_1~12_combout ;
wire \mem1|Mult0|auto_generated|op_1~14_combout ;
wire \mem1|Mult0|auto_generated|op_1~16_combout ;
wire \mem1|Mult0|auto_generated|op_1~18_combout ;
wire \mem1|Mult0|auto_generated|op_1~20_combout ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \mem1|Mult0|auto_generated|op_1~22_combout ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \mem1|filt0|del~83_combout ;
wire \mem1|filt0|del[0][6]~q ;
wire \mem1|filt0|del~17_combout ;
wire \mem1|filt0|del[1][6]~q ;
wire \mem1|filt0|del~84_combout ;
wire \mem1|filt0|del[0][5]~q ;
wire \mem1|filt0|del~18_combout ;
wire \mem1|filt0|del[1][5]~q ;
wire \mem1|filt0|del~86_combout ;
wire \mem1|filt0|del[0][3]~q ;
wire \mem1|filt0|del~20_combout ;
wire \mem1|filt0|del[1][3]~q ;
wire \mem1|filt0|Add1~1 ;
wire \mem1|filt0|Add1~3 ;
wire \mem1|filt0|Add1~5 ;
wire \mem1|filt0|Add1~7 ;
wire \mem1|filt0|Add1~9 ;
wire \mem1|filt0|Add1~11 ;
wire \mem1|filt0|Add1~13 ;
wire \mem1|filt0|Add1~15 ;
wire \mem1|filt0|Add1~17 ;
wire \mem1|filt0|Add1~19 ;
wire \mem1|filt0|Add1~21 ;
wire \mem1|filt0|Add1~23 ;
wire \mem1|filt0|Add1~25 ;
wire \mem1|filt0|Add1~27 ;
wire \mem1|filt0|Add1~29 ;
wire \mem1|filt0|Add1~31 ;
wire \mem1|filt0|Add1~32_combout ;
wire \mem1|filt0|del~32_combout ;
wire \mem1|filt0|del[2][18]~q ;
wire \mem1|filt0|del~33_combout ;
wire \mem1|filt0|del[3][18]~q ;
wire \mem1|filt0|del~34_combout ;
wire \mem1|filt0|del[2][17]~q ;
wire \mem1|filt0|del~35_combout ;
wire \mem1|filt0|del[3][17]~q ;
wire \mem1|filt0|del~38_combout ;
wire \mem1|filt0|del[2][15]~q ;
wire \mem1|filt0|del~39_combout ;
wire \mem1|filt0|del[3][15]~q ;
wire \mem1|filt0|del~40_combout ;
wire \mem1|filt0|del[2][14]~q ;
wire \mem1|filt0|del~41_combout ;
wire \mem1|filt0|del[3][14]~q ;
wire \mem1|filt0|del~43_combout ;
wire \mem1|filt0|del[3][13]~q ;
wire \mem1|filt0|del~45_combout ;
wire \mem1|filt0|del[3][12]~q ;
wire \mem1|filt0|del~46_combout ;
wire \mem1|filt0|del[2][11]~q ;
wire \mem1|filt0|del~47_combout ;
wire \mem1|filt0|del[3][11]~q ;
wire \mem1|filt0|del~48_combout ;
wire \mem1|filt0|del[2][10]~q ;
wire \mem1|filt0|del~49_combout ;
wire \mem1|filt0|del[3][10]~q ;
wire \mem1|filt0|del~50_combout ;
wire \mem1|filt0|del[2][9]~q ;
wire \mem1|filt0|del~51_combout ;
wire \mem1|filt0|del[3][9]~q ;
wire \mem1|filt0|del~55_combout ;
wire \mem1|filt0|del[3][7]~q ;
wire \mem1|filt0|del~56_combout ;
wire \mem1|filt0|del[2][6]~q ;
wire \mem1|filt0|del~57_combout ;
wire \mem1|filt0|del[3][6]~q ;
wire \mem1|filt0|del~58_combout ;
wire \mem1|filt0|del[2][5]~q ;
wire \mem1|filt0|del~59_combout ;
wire \mem1|filt0|del[3][5]~q ;
wire \mem1|filt0|del~60_combout ;
wire \mem1|filt0|del[2][4]~q ;
wire \mem1|filt0|del~61_combout ;
wire \mem1|filt0|del[3][4]~q ;
wire \mem1|filt0|del~62_combout ;
wire \mem1|filt0|del[2][3]~q ;
wire \mem1|filt0|del~63_combout ;
wire \mem1|filt0|del[3][3]~q ;
wire \mem1|filt0|del~64_combout ;
wire \mem1|filt0|del[2][2]~q ;
wire \mem1|filt0|del~65_combout ;
wire \mem1|filt0|del[3][2]~q ;
wire \mem1|filt0|Add2~1 ;
wire \mem1|filt0|Add2~3 ;
wire \mem1|filt0|Add2~5 ;
wire \mem1|filt0|Add2~7 ;
wire \mem1|filt0|Add2~9 ;
wire \mem1|filt0|Add2~11 ;
wire \mem1|filt0|Add2~13 ;
wire \mem1|filt0|Add2~15 ;
wire \mem1|filt0|Add2~17 ;
wire \mem1|filt0|Add2~19 ;
wire \mem1|filt0|Add2~21 ;
wire \mem1|filt0|Add2~23 ;
wire \mem1|filt0|Add2~25 ;
wire \mem1|filt0|Add2~27 ;
wire \mem1|filt0|Add2~29 ;
wire \mem1|filt0|Add2~31 ;
wire \mem1|filt0|Add2~32_combout ;
wire \mem1|filt0|Add2~30_combout ;
wire \mem1|filt0|Add1~28_combout ;
wire \mem1|filt0|Add2~26_combout ;
wire \mem1|filt0|Add2~24_combout ;
wire \mem1|filt0|Add1~22_combout ;
wire \mem1|filt0|Add1~20_combout ;
wire \mem1|filt0|Add2~18_combout ;
wire \mem1|filt0|Add2~16_combout ;
wire \mem1|filt0|Add2~14_combout ;
wire \mem1|filt0|Add1~12_combout ;
wire \mem1|filt0|Add1~10_combout ;
wire \mem1|filt0|Add2~8_combout ;
wire \mem1|filt0|Add2~6_combout ;
wire \mem1|filt0|Add2~4_combout ;
wire \mem1|filt0|Add2~2_combout ;
wire \mem1|filt0|Add2~0_combout ;
wire \mem1|filt0|regq[0]~25 ;
wire \mem1|filt0|regq[1]~27 ;
wire \mem1|filt0|regq[2]~29 ;
wire \mem1|filt0|regq[3]~31 ;
wire \mem1|filt0|regq[4]~33 ;
wire \mem1|filt0|regq[5]~35 ;
wire \mem1|filt0|regq[6]~37 ;
wire \mem1|filt0|regq[7]~39 ;
wire \mem1|filt0|regq[8]~41 ;
wire \mem1|filt0|regq[9]~43 ;
wire \mem1|filt0|regq[10]~45 ;
wire \mem1|filt0|regq[11]~47 ;
wire \mem1|filt0|regq[12]~49 ;
wire \mem1|filt0|regq[13]~51 ;
wire \mem1|filt0|regq[14]~53 ;
wire \mem1|filt0|regq[15]~55 ;
wire \mem1|filt0|regq[16]~56_combout ;
wire \mem1|filt0|Add1~34_combout ;
wire \mem1|filt0|Add2~33 ;
wire \mem1|filt0|Add2~34_combout ;
wire \mem1|filt0|regq[16]~57 ;
wire \mem1|filt0|regq[17]~58_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem1|Mult1|auto_generated|mac_mult1~0 ;
wire \mem1|Mult1|auto_generated|mac_mult1~1 ;
wire \mem1|Mult1|auto_generated|mac_mult1~2 ;
wire \mem1|Mult1|auto_generated|mac_mult1~3 ;
wire \mem1|Mult1|auto_generated|mac_mult1~4 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \mem1|Mult1|auto_generated|mac_out4~dataout ;
wire \mem1|Mult1|auto_generated|op_1~1 ;
wire \mem1|Mult1|auto_generated|op_1~3 ;
wire \mem1|Mult1|auto_generated|op_1~5 ;
wire \mem1|Mult1|auto_generated|op_1~7 ;
wire \mem1|Mult1|auto_generated|op_1~9 ;
wire \mem1|Mult1|auto_generated|op_1~11 ;
wire \mem1|Mult1|auto_generated|op_1~13 ;
wire \mem1|Mult1|auto_generated|op_1~15 ;
wire \mem1|Mult1|auto_generated|op_1~17 ;
wire \mem1|Mult1|auto_generated|op_1~19 ;
wire \mem1|Mult1|auto_generated|op_1~21 ;
wire \mem1|Mult1|auto_generated|op_1~22_combout ;
wire \mem1|d~6_combout ;
wire \mem1|filt0|del~72_combout ;
wire \mem1|filt0|del[0][17]~q ;
wire \mem1|filt0|del~6_combout ;
wire \mem1|filt0|del[1][17]~q ;
wire \mem1|filt0|Add1~30_combout ;
wire \mem1|filt0|regq[15]~54_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \mem1|Mult1|auto_generated|op_1~20_combout ;
wire \mem1|d~7_combout ;
wire \mem1|filt0|del~73_combout ;
wire \mem1|filt0|del[0][16]~q ;
wire \mem1|filt0|del~7_combout ;
wire \mem1|filt0|del[1][16]~q ;
wire \mem1|filt0|del~36_combout ;
wire \mem1|filt0|del[2][16]~q ;
wire \mem1|filt0|del~37_combout ;
wire \mem1|filt0|del[3][16]~q ;
wire \mem1|filt0|Add2~28_combout ;
wire \mem1|filt0|regq[14]~52_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \mem1|Mult1|auto_generated|op_1~18_combout ;
wire \mem1|d~8_combout ;
wire \mem1|filt0|del~74_combout ;
wire \mem1|filt0|del[0][15]~q ;
wire \mem1|filt0|del~8_combout ;
wire \mem1|filt0|del[1][15]~q ;
wire \mem1|filt0|Add1~26_combout ;
wire \mem1|filt0|regq[13]~50_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \mem1|Mult1|auto_generated|op_1~16_combout ;
wire \mem1|d~9_combout ;
wire \mem1|filt0|del~75_combout ;
wire \mem1|filt0|del[0][14]~q ;
wire \mem1|filt0|del~9_combout ;
wire \mem1|filt0|del[1][14]~q ;
wire \mem1|filt0|Add1~24_combout ;
wire \mem1|filt0|regq[12]~48_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \mem1|Mult1|auto_generated|op_1~14_combout ;
wire \mem1|d~10_combout ;
wire \mem1|filt0|del~76_combout ;
wire \mem1|filt0|del[0][13]~q ;
wire \mem1|filt0|del~10_combout ;
wire \mem1|filt0|del[1][13]~q ;
wire \mem1|filt0|del~42_combout ;
wire \mem1|filt0|del[2][13]~q ;
wire \mem1|filt0|Add2~22_combout ;
wire \mem1|filt0|regq[11]~46_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \mem1|Mult1|auto_generated|op_1~12_combout ;
wire \mem1|d~11_combout ;
wire \mem1|filt0|del~77_combout ;
wire \mem1|filt0|del[0][12]~q ;
wire \mem1|filt0|del~11_combout ;
wire \mem1|filt0|del[1][12]~q ;
wire \mem1|filt0|del~44_combout ;
wire \mem1|filt0|del[2][12]~q ;
wire \mem1|filt0|Add2~20_combout ;
wire \mem1|filt0|regq[10]~44_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \mem1|Mult1|auto_generated|op_1~10_combout ;
wire \mem1|d~12_combout ;
wire \mem1|filt0|del~78_combout ;
wire \mem1|filt0|del[0][11]~q ;
wire \mem1|filt0|del~12_combout ;
wire \mem1|filt0|del[1][11]~q ;
wire \mem1|filt0|Add1~18_combout ;
wire \mem1|filt0|regq[9]~42_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \mem1|Mult1|auto_generated|op_1~8_combout ;
wire \mem1|d~13_combout ;
wire \mem1|filt0|del~79_combout ;
wire \mem1|filt0|del[0][10]~q ;
wire \mem1|filt0|del~13_combout ;
wire \mem1|filt0|del[1][10]~q ;
wire \mem1|filt0|Add1~16_combout ;
wire \mem1|filt0|regq[8]~40_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \mem1|Mult1|auto_generated|op_1~6_combout ;
wire \mem1|d~14_combout ;
wire \mem1|filt0|del~80_combout ;
wire \mem1|filt0|del[0][9]~q ;
wire \mem1|filt0|del~14_combout ;
wire \mem1|filt0|del[1][9]~q ;
wire \mem1|filt0|Add1~14_combout ;
wire \mem1|filt0|regq[7]~38_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \mem1|Mult1|auto_generated|op_1~4_combout ;
wire \mem1|d~15_combout ;
wire \mem1|filt0|del~81_combout ;
wire \mem1|filt0|del[0][8]~q ;
wire \mem1|filt0|del~15_combout ;
wire \mem1|filt0|del[1][8]~q ;
wire \mem1|filt0|del~52_combout ;
wire \mem1|filt0|del[2][8]~q ;
wire \mem1|filt0|del~53_combout ;
wire \mem1|filt0|del[3][8]~q ;
wire \mem1|filt0|Add2~12_combout ;
wire \mem1|filt0|regq[6]~36_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \mem1|Mult1|auto_generated|op_1~2_combout ;
wire \mem1|d~16_combout ;
wire \mem1|filt0|del~82_combout ;
wire \mem1|filt0|del[0][7]~q ;
wire \mem1|filt0|del~16_combout ;
wire \mem1|filt0|del[1][7]~q ;
wire \mem1|filt0|del~54_combout ;
wire \mem1|filt0|del[2][7]~q ;
wire \mem1|filt0|Add2~10_combout ;
wire \mem1|filt0|regq[5]~34_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \mem1|Mult1|auto_generated|op_1~0_combout ;
wire \mem1|d~17_combout ;
wire \mem1|filt0|Add1~8_combout ;
wire \mem1|filt0|regq[4]~32_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem1|d~18_combout ;
wire \mem1|filt0|Add1~6_combout ;
wire \mem1|filt0|regq[3]~30_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem1|d~19_combout ;
wire \mem1|filt0|del~85_combout ;
wire \mem1|filt0|del[0][4]~q ;
wire \mem1|filt0|del~19_combout ;
wire \mem1|filt0|del[1][4]~q ;
wire \mem1|filt0|Add1~4_combout ;
wire \mem1|filt0|regq[2]~28_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem1|d~20_combout ;
wire \mem1|filt0|Add1~2_combout ;
wire \mem1|filt0|regq[1]~26_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem1|d~21_combout ;
wire \mem1|filt0|del~87_combout ;
wire \mem1|filt0|del[0][2]~q ;
wire \mem1|filt0|del~21_combout ;
wire \mem1|filt0|del[1][2]~q ;
wire \mem1|filt0|Add1~0_combout ;
wire \mem1|filt0|regq[0]~24_combout ;
wire \mem1|Mult1|auto_generated|mac_mult1~dataout ;
wire \mem1|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \mem1|Mult1|auto_generated|op_1~23 ;
wire \mem1|Mult1|auto_generated|op_1~25 ;
wire \mem1|Mult1|auto_generated|op_1~26_combout ;
wire \mem1|d~4_combout ;
wire \mem1|filt0|del~71_combout ;
wire \mem1|filt0|del[0][18]~q ;
wire \mem1|filt0|del~5_combout ;
wire \mem1|filt0|del[1][18]~q ;
wire \mem1|filt0|Add1~33 ;
wire \mem1|filt0|Add1~35 ;
wire \mem1|filt0|Add1~37 ;
wire \mem1|filt0|Add1~39 ;
wire \mem1|filt0|Add1~41 ;
wire \mem1|filt0|Add1~43 ;
wire \mem1|filt0|Add1~44_combout ;
wire \mem1|filt0|Add2~43 ;
wire \mem1|filt0|Add2~44_combout ;
wire \mem1|filt0|Add1~42_combout ;
wire \mem1|filt0|Add2~40_combout ;
wire \mem1|filt0|Add2~38_combout ;
wire \mem1|filt0|Add2~36_combout ;
wire \mem1|filt0|regq[17]~59 ;
wire \mem1|filt0|regq[18]~61 ;
wire \mem1|filt0|regq[19]~63 ;
wire \mem1|filt0|regq[20]~65 ;
wire \mem1|filt0|regq[21]~67 ;
wire \mem1|filt0|regq[22]~68_combout ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \mem1|Mult1|auto_generated|op_2~0_combout ;
wire \mem1|Mult1|auto_generated|op_1~24_combout ;
wire \mem1|d~5_combout ;
wire \mem1|filt0|del~70_combout ;
wire \mem1|filt0|del[0][19]~q ;
wire \mem1|filt0|del~4_combout ;
wire \mem1|filt0|del[1][19]~q ;
wire \mem1|filt0|del~30_combout ;
wire \mem1|filt0|del[2][19]~q ;
wire \mem1|filt0|del~31_combout ;
wire \mem1|filt0|del[3][19]~q ;
wire \mem1|filt0|Add2~35 ;
wire \mem1|filt0|Add2~37 ;
wire \mem1|filt0|Add2~39 ;
wire \mem1|filt0|Add2~41 ;
wire \mem1|filt0|Add2~42_combout ;
wire \mem1|filt0|regq[21]~66_combout ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \mem1|Mult1|auto_generated|op_2~3 ;
wire \mem1|Mult1|auto_generated|op_2~5 ;
wire \mem1|Mult1|auto_generated|op_2~7 ;
wire \mem1|Mult1|auto_generated|op_2~9 ;
wire \mem1|Mult1|auto_generated|op_2~10_combout ;
wire \mem1|Mult1|auto_generated|op_1~27 ;
wire \mem1|Mult1|auto_generated|op_1~29 ;
wire \mem1|Mult1|auto_generated|op_1~31 ;
wire \mem1|Mult1|auto_generated|op_1~33 ;
wire \mem1|Mult1|auto_generated|op_1~34_combout ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \mem1|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \mem1|Mult0|auto_generated|op_2~7 ;
wire \mem1|Mult0|auto_generated|op_2~9 ;
wire \mem1|Mult0|auto_generated|op_2~10_combout ;
wire \mem1|Mult0|auto_generated|op_2~8_combout ;
wire \mem1|Mult0|auto_generated|op_1~31 ;
wire \mem1|Mult0|auto_generated|op_1~33 ;
wire \mem1|Mult0|auto_generated|op_1~34_combout ;
wire \mem1|d~0_combout ;
wire \mem1|filt0|del~67_combout ;
wire \mem1|filt0|del[0][22]~q ;
wire \mem1|filt0|del~1_combout ;
wire \mem1|filt0|del[1][22]~q ;
wire \mem1|filt0|Add1~40_combout ;
wire \mem1|filt0|regq[20]~64_combout ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \mem1|Mult1|auto_generated|op_2~6_combout ;
wire \mem1|Mult1|auto_generated|op_1~30_combout ;
wire \mem1|d~2_combout ;
wire \mem1|filt0|Add1~38_combout ;
wire \mem1|filt0|regq[19]~62_combout ;
wire \mem1|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \mem1|Mult1|auto_generated|op_2~4_combout ;
wire \mem1|Mult1|auto_generated|op_1~28_combout ;
wire \mem1|Mult0|auto_generated|op_1~28_combout ;
wire \mem1|d~3_combout ;
wire \mem1|filt0|Add1~36_combout ;
wire \mem1|filt0|regq[18]~60_combout ;
wire \mem1|Mult1|auto_generated|mac_mult3~dataout ;
wire \mem1|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \mem1|Mult1|auto_generated|op_2~8_combout ;
wire \mem1|Mult1|auto_generated|op_1~32_combout ;
wire \mem1|Mult0|auto_generated|op_1~32_combout ;
wire \mem1|d~1_combout ;
wire \mem1|filt0|Add1~45 ;
wire \mem1|filt0|Add1~46_combout ;
wire \mem1|filt0|regq[22]~69 ;
wire \mem1|filt0|regq[23]~70_combout ;
wire \mem1|filt0|regq[23]~_Duplicate_1_q ;
wire \KEY[2]~input_o ;
wire \mem2|trig_sync_0~0_combout ;
wire \mem2|trig_sync_0~q ;
wire \mem2|trig_sync_1~feeder_combout ;
wire \mem2|trig_sync_1~q ;
wire \mem2|trig_now~0_combout ;
wire \mem2|trig_now~q ;
wire \mem2|trig_cnt~1_combout ;
wire \mem2|trig_cnt~0_combout ;
wire \mem2|trig_pulse~0_combout ;
wire \mem2|count[0]~12_combout ;
wire \mem2|KP_state~13_combout ;
wire \mem2|KP_state~14_combout ;
wire \mem2|KP_state.000~q ;
wire \mem2|count[8]~14_combout ;
wire \mem2|count[8]~15_combout ;
wire \mem2|count[0]~13 ;
wire \mem2|count[1]~16_combout ;
wire \mem2|count[1]~17 ;
wire \mem2|count[2]~18_combout ;
wire \mem2|count[2]~19 ;
wire \mem2|count[3]~20_combout ;
wire \mem2|LessThan1~1_combout ;
wire \mem2|count[3]~21 ;
wire \mem2|count[4]~22_combout ;
wire \mem2|count[4]~23 ;
wire \mem2|count[5]~24_combout ;
wire \mem2|count[5]~25 ;
wire \mem2|count[6]~26_combout ;
wire \mem2|count[6]~27 ;
wire \mem2|count[7]~28_combout ;
wire \mem2|LessThan1~2_combout ;
wire \mem2|count[7]~29 ;
wire \mem2|count[8]~30_combout ;
wire \mem2|count[8]~31 ;
wire \mem2|count[9]~32_combout ;
wire \mem2|count[9]~33 ;
wire \mem2|count[10]~34_combout ;
wire \mem2|count[10]~35 ;
wire \mem2|count[11]~36_combout ;
wire \mem2|LessThan1~0_combout ;
wire \mem2|LessThan1~3_combout ;
wire \mem2|KP_state~11_combout ;
wire \mem2|KP_state~12_combout ;
wire \mem2|KP_state.001~q ;
wire \mem2|KP_state~9_combout ;
wire \mem2|KP_state~10_combout ;
wire \mem2|KP_state.010~q ;
wire \mem2|rden~0_combout ;
wire \mem2|rden~q ;
wire \mem2|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ;
wire \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \noise|out24hold_2[18]~feeder_combout ;
wire \noise|out24hold_2[20]~feeder_combout ;
wire \noise|out24hold_2[21]~feeder_combout ;
wire \noise|out24hold_2[22]~feeder_combout ;
wire \noise|out24hold_2[23]~feeder_combout ;
wire \mem2|Mult0|auto_generated|mac_mult3~dataout ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem2|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem2|Mult0|auto_generated|mac_mult3~0 ;
wire \mem2|Mult0|auto_generated|mac_mult3~1 ;
wire \mem2|Mult0|auto_generated|mac_mult3~2 ;
wire \mem2|Mult0|auto_generated|mac_mult3~3 ;
wire \mem2|Mult0|auto_generated|mac_mult3~4 ;
wire \mem2|Mult0|auto_generated|mac_mult3~5 ;
wire \mem2|Mult0|auto_generated|mac_mult3~6 ;
wire \mem2|Mult0|auto_generated|mac_mult3~7 ;
wire \mem2|Mult0|auto_generated|mac_mult3~8 ;
wire \mem2|Mult0|auto_generated|mac_mult3~9 ;
wire \mem2|Mult0|auto_generated|mac_mult3~10 ;
wire \mem2|Mult0|auto_generated|mac_mult3~11 ;
wire \mem2|Mult0|auto_generated|mac_mult3~12 ;
wire \mem2|Mult0|auto_generated|mac_mult3~13 ;
wire \mem2|Mult0|auto_generated|mac_mult3~14 ;
wire \mem2|Mult0|auto_generated|mac_mult3~15 ;
wire \mem2|Mult0|auto_generated|mac_mult3~16 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \mem2|Mult0|auto_generated|op_2~1 ;
wire \mem2|Mult0|auto_generated|op_2~3 ;
wire \mem2|Mult0|auto_generated|op_2~5 ;
wire \mem2|Mult0|auto_generated|op_2~7 ;
wire \mem2|Mult0|auto_generated|op_2~8_combout ;
wire \mem2|Mult0|auto_generated|op_2~6_combout ;
wire \mem2|Mult0|auto_generated|op_2~4_combout ;
wire \mem2|Mult0|auto_generated|op_2~2_combout ;
wire \noise|out24hold_2[0]~feeder_combout ;
wire \noise|out24hold_2[1]~feeder_combout ;
wire \noise|out24hold_2[2]~feeder_combout ;
wire \noise|out24hold_2[3]~feeder_combout ;
wire \noise|out24hold_2[4]~feeder_combout ;
wire \noise|out24hold_2[5]~feeder_combout ;
wire \noise|out24hold_2[6]~feeder_combout ;
wire \noise|out24hold_2[7]~feeder_combout ;
wire \noise|out24hold_2[8]~feeder_combout ;
wire \noise|out24hold_2[9]~feeder_combout ;
wire \noise|out24hold_2[10]~feeder_combout ;
wire \noise|out24hold_2[11]~feeder_combout ;
wire \noise|out24hold_2[12]~feeder_combout ;
wire \noise|out24hold_2[13]~feeder_combout ;
wire \noise|out24hold_2[14]~feeder_combout ;
wire \noise|out24hold_2[15]~feeder_combout ;
wire \noise|out24hold_2[16]~feeder_combout ;
wire \noise|out24hold_2[17]~feeder_combout ;
wire \mem2|Mult0|auto_generated|mac_mult1~dataout ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem2|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem2|Mult0|auto_generated|mac_mult1~0 ;
wire \mem2|Mult0|auto_generated|mac_mult1~1 ;
wire \mem2|Mult0|auto_generated|mac_mult1~2 ;
wire \mem2|Mult0|auto_generated|mac_mult1~3 ;
wire \mem2|Mult0|auto_generated|mac_mult1~4 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \mem2|Mult0|auto_generated|op_2~0_combout ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \mem2|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \mem2|Mult0|auto_generated|mac_out4~dataout ;
wire \mem2|Mult0|auto_generated|op_1~1 ;
wire \mem2|Mult0|auto_generated|op_1~3 ;
wire \mem2|Mult0|auto_generated|op_1~5 ;
wire \mem2|Mult0|auto_generated|op_1~7 ;
wire \mem2|Mult0|auto_generated|op_1~9 ;
wire \mem2|Mult0|auto_generated|op_1~11 ;
wire \mem2|Mult0|auto_generated|op_1~13 ;
wire \mem2|Mult0|auto_generated|op_1~15 ;
wire \mem2|Mult0|auto_generated|op_1~17 ;
wire \mem2|Mult0|auto_generated|op_1~19 ;
wire \mem2|Mult0|auto_generated|op_1~21 ;
wire \mem2|Mult0|auto_generated|op_1~23 ;
wire \mem2|Mult0|auto_generated|op_1~25 ;
wire \mem2|Mult0|auto_generated|op_1~27 ;
wire \mem2|Mult0|auto_generated|op_1~29 ;
wire \mem2|Mult0|auto_generated|op_1~31 ;
wire \mem2|Mult0|auto_generated|op_1~32_combout ;
wire \mem2|wr_ptr[0]~feeder_combout ;
wire \mem2|wr_ptr[1]~feeder_combout ;
wire \mem2|wr_ptr[2]~feeder_combout ;
wire \mem2|wr_ptr[3]~feeder_combout ;
wire \mem2|wr_ptr[4]~feeder_combout ;
wire \mem2|wr_ptr[5]~feeder_combout ;
wire \mem2|wr_ptr[6]~feeder_combout ;
wire \mem2|wr_ptr[7]~feeder_combout ;
wire \mem2|wr_ptr[8]~feeder_combout ;
wire \mem2|wr_ptr[9]~feeder_combout ;
wire \mem2|wr_ptr[10]~feeder_combout ;
wire \mem2|wr_ptr[11]~feeder_combout ;
wire \mem2|Mult0|auto_generated|op_1~30_combout ;
wire \mem2|filt0|del~67_combout ;
wire \mem2|filt0|del[0][22]~q ;
wire \mem2|filt0|del~1_combout ;
wire \mem2|filt0|del[1][22]~q ;
wire \mem2|Mult0|auto_generated|op_1~2_combout ;
wire \mem2|Mult0|auto_generated|op_1~6_combout ;
wire \mem2|Mult0|auto_generated|op_1~10_combout ;
wire \mem2|Mult0|auto_generated|op_1~12_combout ;
wire \mem2|Mult0|auto_generated|op_1~14_combout ;
wire \mem2|filt0|Add1~43 ;
wire \mem2|filt0|Add1~44_combout ;
wire \mem2|filt0|del~23_combout ;
wire \mem2|filt0|del[2][23]~q ;
wire \mem2|filt0|del~22_combout ;
wire \mem2|filt0|del[3][23]~q ;
wire \mem2|filt0|del~25_combout ;
wire \mem2|filt0|del[2][22]~q ;
wire \mem2|filt0|del~24_combout ;
wire \mem2|filt0|del[3][22]~q ;
wire \mem2|filt0|del~27_combout ;
wire \mem2|filt0|del[3][21]~q ;
wire \mem2|filt0|del~70_combout ;
wire \mem2|filt0|del[0][19]~q ;
wire \mem2|filt0|del~4_combout ;
wire \mem2|filt0|del[1][19]~q ;
wire \mem2|filt0|del~30_combout ;
wire \mem2|filt0|del[2][19]~q ;
wire \mem2|filt0|del~31_combout ;
wire \mem2|filt0|del[3][19]~q ;
wire \mem2|Mult0|auto_generated|op_1~26_combout ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem2|Mult1|auto_generated|mac_mult3~0 ;
wire \mem2|Mult1|auto_generated|mac_mult3~1 ;
wire \mem2|Mult1|auto_generated|mac_mult3~2 ;
wire \mem2|Mult1|auto_generated|mac_mult3~3 ;
wire \mem2|Mult1|auto_generated|mac_mult3~4 ;
wire \mem2|Mult1|auto_generated|mac_mult3~5 ;
wire \mem2|Mult1|auto_generated|mac_mult3~6 ;
wire \mem2|Mult1|auto_generated|mac_mult3~7 ;
wire \mem2|Mult1|auto_generated|mac_mult3~8 ;
wire \mem2|Mult1|auto_generated|mac_mult3~9 ;
wire \mem2|Mult1|auto_generated|mac_mult3~10 ;
wire \mem2|Mult1|auto_generated|mac_mult3~11 ;
wire \mem2|Mult1|auto_generated|mac_mult3~12 ;
wire \mem2|Mult1|auto_generated|mac_mult3~13 ;
wire \mem2|Mult1|auto_generated|mac_mult3~14 ;
wire \mem2|Mult1|auto_generated|mac_mult3~15 ;
wire \mem2|Mult1|auto_generated|mac_mult3~16 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \mem2|Mult1|auto_generated|op_2~1 ;
wire \mem2|Mult1|auto_generated|op_2~2_combout ;
wire \mem2|Mult1|auto_generated|op_2~0_combout ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \mem2|Mult0|auto_generated|op_1~20_combout ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \mem2|Mult0|auto_generated|op_1~22_combout ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \mem2|filt0|del~72_combout ;
wire \mem2|filt0|del[0][17]~q ;
wire \mem2|filt0|del~6_combout ;
wire \mem2|filt0|del[1][17]~q ;
wire \mem2|filt0|del~34_combout ;
wire \mem2|filt0|del[2][17]~q ;
wire \mem2|filt0|del~35_combout ;
wire \mem2|filt0|del[3][17]~q ;
wire \mem2|filt0|del~36_combout ;
wire \mem2|filt0|del[2][16]~q ;
wire \mem2|filt0|del~37_combout ;
wire \mem2|filt0|del[3][16]~q ;
wire \mem2|filt0|del~74_combout ;
wire \mem2|filt0|del[0][15]~q ;
wire \mem2|filt0|del~8_combout ;
wire \mem2|filt0|del[1][15]~q ;
wire \mem2|filt0|del~38_combout ;
wire \mem2|filt0|del[2][15]~q ;
wire \mem2|filt0|del~39_combout ;
wire \mem2|filt0|del[3][15]~q ;
wire \mem2|filt0|del~41_combout ;
wire \mem2|filt0|del[3][14]~q ;
wire \mem2|filt0|del~76_combout ;
wire \mem2|filt0|del[0][13]~q ;
wire \mem2|filt0|del~10_combout ;
wire \mem2|filt0|del[1][13]~q ;
wire \mem2|filt0|del~42_combout ;
wire \mem2|filt0|del[2][13]~q ;
wire \mem2|filt0|del~43_combout ;
wire \mem2|filt0|del[3][13]~q ;
wire \mem2|filt0|del~77_combout ;
wire \mem2|filt0|del[0][12]~q ;
wire \mem2|filt0|del~11_combout ;
wire \mem2|filt0|del[1][12]~q ;
wire \mem2|filt0|del~44_combout ;
wire \mem2|filt0|del[2][12]~q ;
wire \mem2|filt0|del~45_combout ;
wire \mem2|filt0|del[3][12]~q ;
wire \mem2|filt0|del~78_combout ;
wire \mem2|filt0|del[0][11]~q ;
wire \mem2|filt0|del~12_combout ;
wire \mem2|filt0|del[1][11]~q ;
wire \mem2|filt0|del~46_combout ;
wire \mem2|filt0|del[2][11]~q ;
wire \mem2|filt0|del~47_combout ;
wire \mem2|filt0|del[3][11]~q ;
wire \mem2|filt0|del~49_combout ;
wire \mem2|filt0|del[3][10]~q ;
wire \mem2|filt0|del~80_combout ;
wire \mem2|filt0|del[0][9]~q ;
wire \mem2|filt0|del~14_combout ;
wire \mem2|filt0|del[1][9]~q ;
wire \mem2|filt0|del~50_combout ;
wire \mem2|filt0|del[2][9]~q ;
wire \mem2|filt0|del~51_combout ;
wire \mem2|filt0|del[3][9]~q ;
wire \mem2|filt0|del~52_combout ;
wire \mem2|filt0|del[2][8]~q ;
wire \mem2|filt0|del~53_combout ;
wire \mem2|filt0|del[3][8]~q ;
wire \mem2|filt0|del~54_combout ;
wire \mem2|filt0|del[2][7]~q ;
wire \mem2|filt0|del~55_combout ;
wire \mem2|filt0|del[3][7]~q ;
wire \mem2|filt0|del~56_combout ;
wire \mem2|filt0|del[2][6]~q ;
wire \mem2|filt0|del~57_combout ;
wire \mem2|filt0|del[3][6]~q ;
wire \mem2|filt0|del~61_combout ;
wire \mem2|filt0|del[3][4]~q ;
wire \mem2|filt0|del~65_combout ;
wire \mem2|filt0|del[3][2]~q ;
wire \mem2|filt0|Add2~1 ;
wire \mem2|filt0|Add2~3 ;
wire \mem2|filt0|Add2~5 ;
wire \mem2|filt0|Add2~7 ;
wire \mem2|filt0|Add2~9 ;
wire \mem2|filt0|Add2~11 ;
wire \mem2|filt0|Add2~13 ;
wire \mem2|filt0|Add2~15 ;
wire \mem2|filt0|Add2~17 ;
wire \mem2|filt0|Add2~19 ;
wire \mem2|filt0|Add2~21 ;
wire \mem2|filt0|Add2~23 ;
wire \mem2|filt0|Add2~25 ;
wire \mem2|filt0|Add2~27 ;
wire \mem2|filt0|Add2~29 ;
wire \mem2|filt0|Add2~31 ;
wire \mem2|filt0|Add2~32_combout ;
wire \mem2|filt0|Add1~1 ;
wire \mem2|filt0|Add1~3 ;
wire \mem2|filt0|Add1~5 ;
wire \mem2|filt0|Add1~7 ;
wire \mem2|filt0|Add1~9 ;
wire \mem2|filt0|Add1~11 ;
wire \mem2|filt0|Add1~13 ;
wire \mem2|filt0|Add1~15 ;
wire \mem2|filt0|Add1~17 ;
wire \mem2|filt0|Add1~19 ;
wire \mem2|filt0|Add1~21 ;
wire \mem2|filt0|Add1~23 ;
wire \mem2|filt0|Add1~25 ;
wire \mem2|filt0|Add1~27 ;
wire \mem2|filt0|Add1~29 ;
wire \mem2|filt0|Add1~31 ;
wire \mem2|filt0|Add1~32_combout ;
wire \mem2|filt0|Add2~30_combout ;
wire \mem2|filt0|Add2~28_combout ;
wire \mem2|filt0|Add2~26_combout ;
wire \mem2|filt0|Add1~24_combout ;
wire \mem2|filt0|Add2~22_combout ;
wire \mem2|filt0|Add2~20_combout ;
wire \mem2|filt0|Add2~18_combout ;
wire \mem2|filt0|Add1~16_combout ;
wire \mem2|filt0|Add2~14_combout ;
wire \mem2|filt0|Add2~12_combout ;
wire \mem2|filt0|Add2~10_combout ;
wire \mem2|filt0|Add2~8_combout ;
wire \mem2|filt0|Add1~6_combout ;
wire \mem2|filt0|Add1~4_combout ;
wire \mem2|filt0|Add1~2_combout ;
wire \mem2|filt0|Add1~0_combout ;
wire \mem2|filt0|regq[0]~25 ;
wire \mem2|filt0|regq[1]~27 ;
wire \mem2|filt0|regq[2]~29 ;
wire \mem2|filt0|regq[3]~31 ;
wire \mem2|filt0|regq[4]~33 ;
wire \mem2|filt0|regq[5]~35 ;
wire \mem2|filt0|regq[6]~37 ;
wire \mem2|filt0|regq[7]~39 ;
wire \mem2|filt0|regq[8]~41 ;
wire \mem2|filt0|regq[9]~43 ;
wire \mem2|filt0|regq[10]~45 ;
wire \mem2|filt0|regq[11]~47 ;
wire \mem2|filt0|regq[12]~49 ;
wire \mem2|filt0|regq[13]~51 ;
wire \mem2|filt0|regq[14]~53 ;
wire \mem2|filt0|regq[15]~55 ;
wire \mem2|filt0|regq[16]~56_combout ;
wire \mem2|filt0|Add2~34_combout ;
wire \mem2|filt0|Add1~33 ;
wire \mem2|filt0|Add1~34_combout ;
wire \mem2|filt0|regq[16]~57 ;
wire \mem2|filt0|regq[17]~58_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem2|Mult1|auto_generated|mac_mult1~0 ;
wire \mem2|Mult1|auto_generated|mac_mult1~1 ;
wire \mem2|Mult1|auto_generated|mac_mult1~2 ;
wire \mem2|Mult1|auto_generated|mac_mult1~3 ;
wire \mem2|Mult1|auto_generated|mac_mult1~4 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \mem2|Mult1|auto_generated|mac_out4~dataout ;
wire \mem2|Mult1|auto_generated|op_1~1 ;
wire \mem2|Mult1|auto_generated|op_1~3 ;
wire \mem2|Mult1|auto_generated|op_1~5 ;
wire \mem2|Mult1|auto_generated|op_1~7 ;
wire \mem2|Mult1|auto_generated|op_1~9 ;
wire \mem2|Mult1|auto_generated|op_1~11 ;
wire \mem2|Mult1|auto_generated|op_1~13 ;
wire \mem2|Mult1|auto_generated|op_1~15 ;
wire \mem2|Mult1|auto_generated|op_1~17 ;
wire \mem2|Mult1|auto_generated|op_1~19 ;
wire \mem2|Mult1|auto_generated|op_1~21 ;
wire \mem2|Mult1|auto_generated|op_1~22_combout ;
wire \mem2|d~6_combout ;
wire \mem2|filt0|Add1~30_combout ;
wire \mem2|filt0|regq[15]~54_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \mem2|Mult1|auto_generated|op_1~20_combout ;
wire \mem2|d~7_combout ;
wire \mem2|filt0|del~73_combout ;
wire \mem2|filt0|del[0][16]~q ;
wire \mem2|filt0|del~7_combout ;
wire \mem2|filt0|del[1][16]~q ;
wire \mem2|filt0|Add1~28_combout ;
wire \mem2|filt0|regq[14]~52_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \mem2|Mult1|auto_generated|op_1~18_combout ;
wire \mem2|Mult0|auto_generated|op_1~18_combout ;
wire \mem2|d~8_combout ;
wire \mem2|filt0|Add1~26_combout ;
wire \mem2|filt0|regq[13]~50_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \mem2|Mult1|auto_generated|op_1~16_combout ;
wire \mem2|Mult0|auto_generated|op_1~16_combout ;
wire \mem2|d~9_combout ;
wire \mem2|filt0|del~75_combout ;
wire \mem2|filt0|del[0][14]~q ;
wire \mem2|filt0|del~9_combout ;
wire \mem2|filt0|del[1][14]~q ;
wire \mem2|filt0|del~40_combout ;
wire \mem2|filt0|del[2][14]~q ;
wire \mem2|filt0|Add2~24_combout ;
wire \mem2|filt0|regq[12]~48_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \mem2|Mult1|auto_generated|op_1~23 ;
wire \mem2|Mult1|auto_generated|op_1~25 ;
wire \mem2|Mult1|auto_generated|op_1~26_combout ;
wire \mem2|d~4_combout ;
wire \mem2|filt0|del~71_combout ;
wire \mem2|filt0|del[0][18]~q ;
wire \mem2|filt0|del~5_combout ;
wire \mem2|filt0|del[1][18]~q ;
wire \mem2|filt0|del~32_combout ;
wire \mem2|filt0|del[2][18]~q ;
wire \mem2|filt0|del~33_combout ;
wire \mem2|filt0|del[3][18]~q ;
wire \mem2|filt0|Add2~33 ;
wire \mem2|filt0|Add2~35 ;
wire \mem2|filt0|Add2~37 ;
wire \mem2|filt0|Add2~39 ;
wire \mem2|filt0|Add2~41 ;
wire \mem2|filt0|Add2~43 ;
wire \mem2|filt0|Add2~44_combout ;
wire \mem2|filt0|Add2~42_combout ;
wire \mem2|filt0|Add2~40_combout ;
wire \mem2|filt0|Add1~38_combout ;
wire \mem2|filt0|Add1~36_combout ;
wire \mem2|filt0|regq[17]~59 ;
wire \mem2|filt0|regq[18]~61 ;
wire \mem2|filt0|regq[19]~63 ;
wire \mem2|filt0|regq[20]~65 ;
wire \mem2|filt0|regq[21]~67 ;
wire \mem2|filt0|regq[22]~68_combout ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \mem2|Mult1|auto_generated|op_1~14_combout ;
wire \mem2|d~10_combout ;
wire \mem2|filt0|Add1~22_combout ;
wire \mem2|filt0|regq[11]~46_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \mem2|Mult1|auto_generated|op_1~12_combout ;
wire \mem2|d~11_combout ;
wire \mem2|filt0|Add1~20_combout ;
wire \mem2|filt0|regq[10]~44_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \mem2|Mult1|auto_generated|op_1~10_combout ;
wire \mem2|d~12_combout ;
wire \mem2|filt0|Add1~18_combout ;
wire \mem2|filt0|regq[9]~42_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \mem2|Mult1|auto_generated|op_1~8_combout ;
wire \mem2|Mult0|auto_generated|op_1~8_combout ;
wire \mem2|d~13_combout ;
wire \mem2|filt0|del~79_combout ;
wire \mem2|filt0|del[0][10]~q ;
wire \mem2|filt0|del~13_combout ;
wire \mem2|filt0|del[1][10]~q ;
wire \mem2|filt0|del~48_combout ;
wire \mem2|filt0|del[2][10]~q ;
wire \mem2|filt0|Add2~16_combout ;
wire \mem2|filt0|regq[8]~40_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \mem2|Mult1|auto_generated|op_1~6_combout ;
wire \mem2|d~14_combout ;
wire \mem2|filt0|Add1~14_combout ;
wire \mem2|filt0|regq[7]~38_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \mem2|Mult1|auto_generated|op_1~4_combout ;
wire \mem2|Mult0|auto_generated|op_1~4_combout ;
wire \mem2|d~15_combout ;
wire \mem2|filt0|del~81_combout ;
wire \mem2|filt0|del[0][8]~q ;
wire \mem2|filt0|del~15_combout ;
wire \mem2|filt0|del[1][8]~q ;
wire \mem2|filt0|Add1~12_combout ;
wire \mem2|filt0|regq[6]~36_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \mem2|Mult1|auto_generated|op_1~2_combout ;
wire \mem2|d~16_combout ;
wire \mem2|filt0|del~82_combout ;
wire \mem2|filt0|del[0][7]~q ;
wire \mem2|filt0|del~16_combout ;
wire \mem2|filt0|del[1][7]~q ;
wire \mem2|filt0|Add1~10_combout ;
wire \mem2|filt0|regq[5]~34_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \mem2|Mult1|auto_generated|op_1~0_combout ;
wire \mem2|Mult0|auto_generated|op_1~0_combout ;
wire \mem2|d~17_combout ;
wire \mem2|filt0|del~83_combout ;
wire \mem2|filt0|del[0][6]~q ;
wire \mem2|filt0|del~17_combout ;
wire \mem2|filt0|del[1][6]~q ;
wire \mem2|filt0|Add1~8_combout ;
wire \mem2|filt0|regq[4]~32_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem2|d~18_combout ;
wire \mem2|filt0|del~84_combout ;
wire \mem2|filt0|del[0][5]~q ;
wire \mem2|filt0|del~18_combout ;
wire \mem2|filt0|del[1][5]~q ;
wire \mem2|filt0|del~58_combout ;
wire \mem2|filt0|del[2][5]~q ;
wire \mem2|filt0|del~59_combout ;
wire \mem2|filt0|del[3][5]~q ;
wire \mem2|filt0|Add2~6_combout ;
wire \mem2|filt0|regq[3]~30_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem2|d~19_combout ;
wire \mem2|filt0|del~85_combout ;
wire \mem2|filt0|del[0][4]~q ;
wire \mem2|filt0|del~19_combout ;
wire \mem2|filt0|del[1][4]~q ;
wire \mem2|filt0|del~60_combout ;
wire \mem2|filt0|del[2][4]~q ;
wire \mem2|filt0|Add2~4_combout ;
wire \mem2|filt0|regq[2]~28_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem2|d~20_combout ;
wire \mem2|filt0|del~86_combout ;
wire \mem2|filt0|del[0][3]~q ;
wire \mem2|filt0|del~20_combout ;
wire \mem2|filt0|del[1][3]~q ;
wire \mem2|filt0|del~62_combout ;
wire \mem2|filt0|del[2][3]~q ;
wire \mem2|filt0|del~63_combout ;
wire \mem2|filt0|del[3][3]~q ;
wire \mem2|filt0|Add2~2_combout ;
wire \mem2|filt0|regq[1]~26_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem2|d~21_combout ;
wire \mem2|filt0|del~87_combout ;
wire \mem2|filt0|del[0][2]~q ;
wire \mem2|filt0|del~21_combout ;
wire \mem2|filt0|del[1][2]~q ;
wire \mem2|filt0|del~64_combout ;
wire \mem2|filt0|del[2][2]~q ;
wire \mem2|filt0|Add2~0_combout ;
wire \mem2|filt0|regq[0]~24_combout ;
wire \mem2|Mult1|auto_generated|mac_mult1~dataout ;
wire \mem2|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \mem2|Mult1|auto_generated|op_1~24_combout ;
wire \mem2|Mult0|auto_generated|op_1~24_combout ;
wire \mem2|d~5_combout ;
wire \mem2|filt0|Add1~35 ;
wire \mem2|filt0|Add1~37 ;
wire \mem2|filt0|Add1~39 ;
wire \mem2|filt0|Add1~41 ;
wire \mem2|filt0|Add1~42_combout ;
wire \mem2|filt0|regq[21]~66_combout ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \mem2|Mult1|auto_generated|op_2~3 ;
wire \mem2|Mult1|auto_generated|op_2~5 ;
wire \mem2|Mult1|auto_generated|op_2~7 ;
wire \mem2|Mult1|auto_generated|op_2~9 ;
wire \mem2|Mult1|auto_generated|op_2~10_combout ;
wire \mem2|Mult1|auto_generated|op_1~27 ;
wire \mem2|Mult1|auto_generated|op_1~29 ;
wire \mem2|Mult1|auto_generated|op_1~31 ;
wire \mem2|Mult1|auto_generated|op_1~33 ;
wire \mem2|Mult1|auto_generated|op_1~34_combout ;
wire \mem2|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \mem2|Mult0|auto_generated|op_2~9 ;
wire \mem2|Mult0|auto_generated|op_2~10_combout ;
wire \mem2|Mult0|auto_generated|op_1~33 ;
wire \mem2|Mult0|auto_generated|op_1~34_combout ;
wire \mem2|d~0_combout ;
wire \mem2|filt0|Add1~40_combout ;
wire \mem2|filt0|regq[20]~64_combout ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \mem2|Mult1|auto_generated|op_2~6_combout ;
wire \mem2|Mult1|auto_generated|op_1~30_combout ;
wire \mem2|d~2_combout ;
wire \mem2|filt0|del~68_combout ;
wire \mem2|filt0|del[0][21]~q ;
wire \mem2|filt0|del~2_combout ;
wire \mem2|filt0|del[1][21]~q ;
wire \mem2|filt0|del~26_combout ;
wire \mem2|filt0|del[2][21]~q ;
wire \mem2|filt0|Add2~38_combout ;
wire \mem2|filt0|regq[19]~62_combout ;
wire \mem2|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \mem2|Mult1|auto_generated|op_2~4_combout ;
wire \mem2|Mult1|auto_generated|op_1~28_combout ;
wire \mem2|Mult0|auto_generated|op_1~28_combout ;
wire \mem2|d~3_combout ;
wire \mem2|filt0|del~69_combout ;
wire \mem2|filt0|del[0][20]~q ;
wire \mem2|filt0|del~3_combout ;
wire \mem2|filt0|del[1][20]~q ;
wire \mem2|filt0|del~28_combout ;
wire \mem2|filt0|del[2][20]~q ;
wire \mem2|filt0|del~29_combout ;
wire \mem2|filt0|del[3][20]~q ;
wire \mem2|filt0|Add2~36_combout ;
wire \mem2|filt0|regq[18]~60_combout ;
wire \mem2|Mult1|auto_generated|mac_mult3~dataout ;
wire \mem2|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \mem2|Mult1|auto_generated|op_2~8_combout ;
wire \mem2|Mult1|auto_generated|op_1~32_combout ;
wire \mem2|d~1_combout ;
wire \mem2|filt0|del~66_combout ;
wire \mem2|filt0|del[0][23]~q ;
wire \mem2|filt0|del~0_combout ;
wire \mem2|filt0|del[1][23]~q ;
wire \mem2|filt0|Add1~45 ;
wire \mem2|filt0|Add1~46_combout ;
wire \mem2|filt0|regq[22]~69 ;
wire \mem2|filt0|regq[23]~70_combout ;
wire \mem2|filt0|regq[23]~_Duplicate_1feeder_combout ;
wire \mem2|filt0|regq[23]~_Duplicate_1_q ;
wire \KEY[3]~input_o ;
wire \mem3|trig_sync_0~0_combout ;
wire \mem3|trig_sync_0~q ;
wire \mem3|trig_sync_1~feeder_combout ;
wire \mem3|trig_sync_1~q ;
wire \mem3|trig_cnt~1_combout ;
wire \mem3|trig_cnt~0_combout ;
wire \mem3|trig_now~0_combout ;
wire \mem3|trig_now~q ;
wire \mem3|trig_pulse~0_combout ;
wire \mem3|KP_state~14_combout ;
wire \mem3|KP_state~15_combout ;
wire \mem3|KP_state.000~q ;
wire \mem3|count[0]~12_combout ;
wire \mem3|count[5]~25 ;
wire \mem3|count[6]~26_combout ;
wire \mem3|count[6]~27 ;
wire \mem3|count[7]~28_combout ;
wire \mem3|count[7]~29 ;
wire \mem3|count[8]~30_combout ;
wire \mem3|count[8]~31 ;
wire \mem3|count[9]~32_combout ;
wire \mem3|count[9]~33 ;
wire \mem3|count[10]~34_combout ;
wire \mem3|count[10]~35 ;
wire \mem3|count[11]~36_combout ;
wire \mem3|LessThan1~0_combout ;
wire \mem3|LessThan1~1_combout ;
wire \mem3|LessThan1~3_combout ;
wire \mem3|count[2]~14_combout ;
wire \mem3|count[2]~15_combout ;
wire \mem3|count[0]~13 ;
wire \mem3|count[1]~16_combout ;
wire \mem3|count[1]~17 ;
wire \mem3|count[2]~18_combout ;
wire \mem3|count[2]~19 ;
wire \mem3|count[3]~20_combout ;
wire \mem3|count[3]~21 ;
wire \mem3|count[4]~22_combout ;
wire \mem3|count[4]~23 ;
wire \mem3|count[5]~24_combout ;
wire \mem3|LessThan1~2_combout ;
wire \mem3|KP_state~11_combout ;
wire \mem3|KP_state~12_combout ;
wire \mem3|KP_state~13_combout ;
wire \mem3|KP_state.001~q ;
wire \mem3|KP_state~9_combout ;
wire \mem3|KP_state~10_combout ;
wire \mem3|KP_state.010~q ;
wire \mem3|rden~0_combout ;
wire \mem3|rden~q ;
wire \mem3|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ;
wire \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \noise|out24hold_3[18]~feeder_combout ;
wire \noise|out24hold_3[19]~feeder_combout ;
wire \noise|out24hold_3[20]~feeder_combout ;
wire \noise|out24hold_3[21]~feeder_combout ;
wire \noise|out24hold_3[22]~feeder_combout ;
wire \noise|out24hold_3[23]~feeder_combout ;
wire \mem3|Mult0|auto_generated|mac_mult3~dataout ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem3|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem3|Mult0|auto_generated|mac_mult3~0 ;
wire \mem3|Mult0|auto_generated|mac_mult3~1 ;
wire \mem3|Mult0|auto_generated|mac_mult3~2 ;
wire \mem3|Mult0|auto_generated|mac_mult3~3 ;
wire \mem3|Mult0|auto_generated|mac_mult3~4 ;
wire \mem3|Mult0|auto_generated|mac_mult3~5 ;
wire \mem3|Mult0|auto_generated|mac_mult3~6 ;
wire \mem3|Mult0|auto_generated|mac_mult3~7 ;
wire \mem3|Mult0|auto_generated|mac_mult3~8 ;
wire \mem3|Mult0|auto_generated|mac_mult3~9 ;
wire \mem3|Mult0|auto_generated|mac_mult3~10 ;
wire \mem3|Mult0|auto_generated|mac_mult3~11 ;
wire \mem3|Mult0|auto_generated|mac_mult3~12 ;
wire \mem3|Mult0|auto_generated|mac_mult3~13 ;
wire \mem3|Mult0|auto_generated|mac_mult3~14 ;
wire \mem3|Mult0|auto_generated|mac_mult3~15 ;
wire \mem3|Mult0|auto_generated|mac_mult3~16 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \mem3|Mult0|auto_generated|op_2~1 ;
wire \mem3|Mult0|auto_generated|op_2~3 ;
wire \mem3|Mult0|auto_generated|op_2~5 ;
wire \mem3|Mult0|auto_generated|op_2~7 ;
wire \mem3|Mult0|auto_generated|op_2~8_combout ;
wire \mem3|Mult0|auto_generated|op_2~6_combout ;
wire \mem3|Mult0|auto_generated|op_2~4_combout ;
wire \mem3|Mult0|auto_generated|op_2~2_combout ;
wire \noise|out24hold_3[0]~feeder_combout ;
wire \noise|out24hold_3[1]~feeder_combout ;
wire \noise|out24hold_3[2]~feeder_combout ;
wire \noise|out24hold_3[4]~feeder_combout ;
wire \noise|out24hold_3[5]~feeder_combout ;
wire \noise|out24hold_3[6]~feeder_combout ;
wire \noise|out24hold_3[7]~feeder_combout ;
wire \noise|out24hold_3[8]~feeder_combout ;
wire \noise|out24hold_3[9]~feeder_combout ;
wire \noise|out24hold_3[10]~feeder_combout ;
wire \noise|out24hold_3[11]~feeder_combout ;
wire \noise|out24hold_3[12]~feeder_combout ;
wire \noise|out24hold_3[13]~feeder_combout ;
wire \noise|out24hold_3[14]~feeder_combout ;
wire \noise|out24hold_3[15]~feeder_combout ;
wire \noise|out24hold_3[16]~feeder_combout ;
wire \noise|out24hold_3[17]~feeder_combout ;
wire \mem3|Mult0|auto_generated|mac_mult1~dataout ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem3|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem3|Mult0|auto_generated|mac_mult1~0 ;
wire \mem3|Mult0|auto_generated|mac_mult1~1 ;
wire \mem3|Mult0|auto_generated|mac_mult1~2 ;
wire \mem3|Mult0|auto_generated|mac_mult1~3 ;
wire \mem3|Mult0|auto_generated|mac_mult1~4 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \mem3|Mult0|auto_generated|op_2~0_combout ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \mem3|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \mem3|Mult0|auto_generated|mac_out4~dataout ;
wire \mem3|Mult0|auto_generated|op_1~1 ;
wire \mem3|Mult0|auto_generated|op_1~3 ;
wire \mem3|Mult0|auto_generated|op_1~5 ;
wire \mem3|Mult0|auto_generated|op_1~7 ;
wire \mem3|Mult0|auto_generated|op_1~9 ;
wire \mem3|Mult0|auto_generated|op_1~11 ;
wire \mem3|Mult0|auto_generated|op_1~13 ;
wire \mem3|Mult0|auto_generated|op_1~15 ;
wire \mem3|Mult0|auto_generated|op_1~17 ;
wire \mem3|Mult0|auto_generated|op_1~19 ;
wire \mem3|Mult0|auto_generated|op_1~21 ;
wire \mem3|Mult0|auto_generated|op_1~23 ;
wire \mem3|Mult0|auto_generated|op_1~25 ;
wire \mem3|Mult0|auto_generated|op_1~27 ;
wire \mem3|Mult0|auto_generated|op_1~29 ;
wire \mem3|Mult0|auto_generated|op_1~31 ;
wire \mem3|Mult0|auto_generated|op_1~32_combout ;
wire \mem3|wr_ptr[0]~feeder_combout ;
wire \mem3|wr_ptr[1]~feeder_combout ;
wire \mem3|wr_ptr[2]~feeder_combout ;
wire \mem3|wr_ptr[3]~feeder_combout ;
wire \mem3|wr_ptr[4]~feeder_combout ;
wire \mem3|wr_ptr[5]~feeder_combout ;
wire \mem3|wr_ptr[6]~feeder_combout ;
wire \mem3|wr_ptr[7]~feeder_combout ;
wire \mem3|wr_ptr[8]~feeder_combout ;
wire \mem3|wr_ptr[9]~feeder_combout ;
wire \mem3|wr_ptr[10]~feeder_combout ;
wire \mem3|wr_ptr[11]~feeder_combout ;
wire \mem3|Mult0|auto_generated|op_1~30_combout ;
wire \mem3|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \mem3|Mult0|auto_generated|op_2~9 ;
wire \mem3|Mult0|auto_generated|op_2~10_combout ;
wire \mem3|Mult0|auto_generated|op_1~33 ;
wire \mem3|Mult0|auto_generated|op_1~34_combout ;
wire \mem3|filt0|del~66_combout ;
wire \mem3|filt0|del[0][23]~q ;
wire \mem3|filt0|del~0_combout ;
wire \mem3|filt0|del[1][23]~q ;
wire \mem3|Mult0|auto_generated|op_1~24_combout ;
wire \mem3|Mult0|auto_generated|op_1~2_combout ;
wire \mem3|Mult0|auto_generated|op_1~4_combout ;
wire \mem3|Mult0|auto_generated|op_1~6_combout ;
wire \mem3|Mult0|auto_generated|op_1~10_combout ;
wire \mem3|Mult0|auto_generated|op_1~12_combout ;
wire \mem3|Mult0|auto_generated|op_1~14_combout ;
wire \mem3|Mult0|auto_generated|op_1~16_combout ;
wire \mem3|filt0|Add1~43 ;
wire \mem3|filt0|Add1~44_combout ;
wire \mem3|filt0|del~23_combout ;
wire \mem3|filt0|del[2][23]~q ;
wire \mem3|filt0|del~22_combout ;
wire \mem3|filt0|del[3][23]~q ;
wire \mem3|filt0|del~25_combout ;
wire \mem3|filt0|del[2][22]~q ;
wire \mem3|filt0|del~24_combout ;
wire \mem3|filt0|del[3][22]~q ;
wire \mem3|filt0|del~70_combout ;
wire \mem3|filt0|del[0][19]~q ;
wire \mem3|filt0|del~4_combout ;
wire \mem3|filt0|del[1][19]~q ;
wire \mem3|filt0|del~30_combout ;
wire \mem3|filt0|del[2][19]~q ;
wire \mem3|filt0|del~31_combout ;
wire \mem3|filt0|del[3][19]~q ;
wire \mem3|Mult0|auto_generated|op_1~26_combout ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem3|Mult1|auto_generated|mac_mult3~0 ;
wire \mem3|Mult1|auto_generated|mac_mult3~1 ;
wire \mem3|Mult1|auto_generated|mac_mult3~2 ;
wire \mem3|Mult1|auto_generated|mac_mult3~3 ;
wire \mem3|Mult1|auto_generated|mac_mult3~4 ;
wire \mem3|Mult1|auto_generated|mac_mult3~5 ;
wire \mem3|Mult1|auto_generated|mac_mult3~6 ;
wire \mem3|Mult1|auto_generated|mac_mult3~7 ;
wire \mem3|Mult1|auto_generated|mac_mult3~8 ;
wire \mem3|Mult1|auto_generated|mac_mult3~9 ;
wire \mem3|Mult1|auto_generated|mac_mult3~10 ;
wire \mem3|Mult1|auto_generated|mac_mult3~11 ;
wire \mem3|Mult1|auto_generated|mac_mult3~12 ;
wire \mem3|Mult1|auto_generated|mac_mult3~13 ;
wire \mem3|Mult1|auto_generated|mac_mult3~14 ;
wire \mem3|Mult1|auto_generated|mac_mult3~15 ;
wire \mem3|Mult1|auto_generated|mac_mult3~16 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \mem3|Mult1|auto_generated|op_2~1 ;
wire \mem3|Mult1|auto_generated|op_2~2_combout ;
wire \mem3|Mult1|auto_generated|op_2~0_combout ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \mem3|Mult0|auto_generated|op_1~20_combout ;
wire \mem3|Mult0|auto_generated|op_1~22_combout ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \mem3|filt0|del~35_combout ;
wire \mem3|filt0|del[3][17]~q ;
wire \mem3|filt0|del~36_combout ;
wire \mem3|filt0|del[2][16]~q ;
wire \mem3|filt0|del~37_combout ;
wire \mem3|filt0|del[3][16]~q ;
wire \mem3|filt0|del~38_combout ;
wire \mem3|filt0|del[2][15]~q ;
wire \mem3|filt0|del~39_combout ;
wire \mem3|filt0|del[3][15]~q ;
wire \mem3|filt0|del~43_combout ;
wire \mem3|filt0|del[3][13]~q ;
wire \mem3|filt0|del~44_combout ;
wire \mem3|filt0|del[2][12]~q ;
wire \mem3|filt0|del~45_combout ;
wire \mem3|filt0|del[3][12]~q ;
wire \mem3|filt0|del~78_combout ;
wire \mem3|filt0|del[0][11]~q ;
wire \mem3|filt0|del~12_combout ;
wire \mem3|filt0|del[1][11]~q ;
wire \mem3|filt0|del~46_combout ;
wire \mem3|filt0|del[2][11]~q ;
wire \mem3|filt0|del~47_combout ;
wire \mem3|filt0|del[3][11]~q ;
wire \mem3|filt0|del~49_combout ;
wire \mem3|filt0|del[3][10]~q ;
wire \mem3|filt0|del~50_combout ;
wire \mem3|filt0|del[2][9]~q ;
wire \mem3|filt0|del~51_combout ;
wire \mem3|filt0|del[3][9]~q ;
wire \mem3|filt0|del~81_combout ;
wire \mem3|filt0|del[0][8]~q ;
wire \mem3|filt0|del~15_combout ;
wire \mem3|filt0|del[1][8]~q ;
wire \mem3|filt0|del~52_combout ;
wire \mem3|filt0|del[2][8]~q ;
wire \mem3|filt0|del~53_combout ;
wire \mem3|filt0|del[3][8]~q ;
wire \mem3|filt0|del~82_combout ;
wire \mem3|filt0|del[0][7]~q ;
wire \mem3|filt0|del~16_combout ;
wire \mem3|filt0|del[1][7]~q ;
wire \mem3|filt0|del~54_combout ;
wire \mem3|filt0|del[2][7]~q ;
wire \mem3|filt0|del~55_combout ;
wire \mem3|filt0|del[3][7]~q ;
wire \mem3|filt0|del~83_combout ;
wire \mem3|filt0|del[0][6]~q ;
wire \mem3|filt0|del~17_combout ;
wire \mem3|filt0|del[1][6]~q ;
wire \mem3|filt0|del~56_combout ;
wire \mem3|filt0|del[2][6]~q ;
wire \mem3|filt0|del~57_combout ;
wire \mem3|filt0|del[3][6]~q ;
wire \mem3|filt0|del~59_combout ;
wire \mem3|filt0|del[3][5]~q ;
wire \mem3|filt0|del~61_combout ;
wire \mem3|filt0|del[3][4]~q ;
wire \mem3|filt0|del~63_combout ;
wire \mem3|filt0|del[3][3]~q ;
wire \mem3|filt0|del~65_combout ;
wire \mem3|filt0|del[3][2]~q ;
wire \mem3|filt0|Add2~1 ;
wire \mem3|filt0|Add2~3 ;
wire \mem3|filt0|Add2~5 ;
wire \mem3|filt0|Add2~7 ;
wire \mem3|filt0|Add2~9 ;
wire \mem3|filt0|Add2~11 ;
wire \mem3|filt0|Add2~13 ;
wire \mem3|filt0|Add2~15 ;
wire \mem3|filt0|Add2~17 ;
wire \mem3|filt0|Add2~19 ;
wire \mem3|filt0|Add2~21 ;
wire \mem3|filt0|Add2~23 ;
wire \mem3|filt0|Add2~25 ;
wire \mem3|filt0|Add2~27 ;
wire \mem3|filt0|Add2~29 ;
wire \mem3|filt0|Add2~31 ;
wire \mem3|filt0|Add2~32_combout ;
wire \mem3|filt0|Add1~1 ;
wire \mem3|filt0|Add1~3 ;
wire \mem3|filt0|Add1~5 ;
wire \mem3|filt0|Add1~7 ;
wire \mem3|filt0|Add1~9 ;
wire \mem3|filt0|Add1~11 ;
wire \mem3|filt0|Add1~13 ;
wire \mem3|filt0|Add1~15 ;
wire \mem3|filt0|Add1~17 ;
wire \mem3|filt0|Add1~19 ;
wire \mem3|filt0|Add1~21 ;
wire \mem3|filt0|Add1~23 ;
wire \mem3|filt0|Add1~25 ;
wire \mem3|filt0|Add1~27 ;
wire \mem3|filt0|Add1~29 ;
wire \mem3|filt0|Add1~31 ;
wire \mem3|filt0|Add1~32_combout ;
wire \mem3|filt0|Add1~30_combout ;
wire \mem3|filt0|Add2~28_combout ;
wire \mem3|filt0|Add2~26_combout ;
wire \mem3|filt0|Add1~24_combout ;
wire \mem3|filt0|Add1~22_combout ;
wire \mem3|filt0|Add2~20_combout ;
wire \mem3|filt0|Add2~18_combout ;
wire \mem3|filt0|Add1~16_combout ;
wire \mem3|filt0|Add2~14_combout ;
wire \mem3|filt0|Add2~12_combout ;
wire \mem3|filt0|Add2~10_combout ;
wire \mem3|filt0|Add2~8_combout ;
wire \mem3|filt0|Add1~6_combout ;
wire \mem3|filt0|Add1~4_combout ;
wire \mem3|filt0|Add1~2_combout ;
wire \mem3|filt0|Add1~0_combout ;
wire \mem3|filt0|regq[0]~25 ;
wire \mem3|filt0|regq[1]~27 ;
wire \mem3|filt0|regq[2]~29 ;
wire \mem3|filt0|regq[3]~31 ;
wire \mem3|filt0|regq[4]~33 ;
wire \mem3|filt0|regq[5]~35 ;
wire \mem3|filt0|regq[6]~37 ;
wire \mem3|filt0|regq[7]~39 ;
wire \mem3|filt0|regq[8]~41 ;
wire \mem3|filt0|regq[9]~43 ;
wire \mem3|filt0|regq[10]~45 ;
wire \mem3|filt0|regq[11]~47 ;
wire \mem3|filt0|regq[12]~49 ;
wire \mem3|filt0|regq[13]~51 ;
wire \mem3|filt0|regq[14]~53 ;
wire \mem3|filt0|regq[15]~55 ;
wire \mem3|filt0|regq[16]~56_combout ;
wire \mem3|filt0|Add2~34_combout ;
wire \mem3|filt0|Add1~33 ;
wire \mem3|filt0|Add1~34_combout ;
wire \mem3|filt0|regq[16]~57 ;
wire \mem3|filt0|regq[17]~58_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem3|Mult1|auto_generated|mac_mult1~0 ;
wire \mem3|Mult1|auto_generated|mac_mult1~1 ;
wire \mem3|Mult1|auto_generated|mac_mult1~2 ;
wire \mem3|Mult1|auto_generated|mac_mult1~3 ;
wire \mem3|Mult1|auto_generated|mac_mult1~4 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \mem3|Mult1|auto_generated|mac_out4~dataout ;
wire \mem3|Mult1|auto_generated|op_1~1 ;
wire \mem3|Mult1|auto_generated|op_1~3 ;
wire \mem3|Mult1|auto_generated|op_1~5 ;
wire \mem3|Mult1|auto_generated|op_1~7 ;
wire \mem3|Mult1|auto_generated|op_1~9 ;
wire \mem3|Mult1|auto_generated|op_1~11 ;
wire \mem3|Mult1|auto_generated|op_1~13 ;
wire \mem3|Mult1|auto_generated|op_1~15 ;
wire \mem3|Mult1|auto_generated|op_1~17 ;
wire \mem3|Mult1|auto_generated|op_1~19 ;
wire \mem3|Mult1|auto_generated|op_1~21 ;
wire \mem3|Mult1|auto_generated|op_1~22_combout ;
wire \mem3|d~6_combout ;
wire \mem3|filt0|del~72_combout ;
wire \mem3|filt0|del[0][17]~q ;
wire \mem3|filt0|del~6_combout ;
wire \mem3|filt0|del[1][17]~q ;
wire \mem3|filt0|del~34_combout ;
wire \mem3|filt0|del[2][17]~q ;
wire \mem3|filt0|Add2~30_combout ;
wire \mem3|filt0|regq[15]~54_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \mem3|Mult1|auto_generated|op_1~20_combout ;
wire \mem3|d~7_combout ;
wire \mem3|filt0|del~73_combout ;
wire \mem3|filt0|del[0][16]~q ;
wire \mem3|filt0|del~7_combout ;
wire \mem3|filt0|del[1][16]~q ;
wire \mem3|filt0|Add1~28_combout ;
wire \mem3|filt0|regq[14]~52_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \mem3|Mult1|auto_generated|op_1~18_combout ;
wire \mem3|Mult0|auto_generated|op_1~18_combout ;
wire \mem3|d~8_combout ;
wire \mem3|filt0|del~74_combout ;
wire \mem3|filt0|del[0][15]~q ;
wire \mem3|filt0|del~8_combout ;
wire \mem3|filt0|del[1][15]~q ;
wire \mem3|filt0|Add1~26_combout ;
wire \mem3|filt0|regq[13]~50_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \mem3|Mult1|auto_generated|op_1~23 ;
wire \mem3|Mult1|auto_generated|op_1~25 ;
wire \mem3|Mult1|auto_generated|op_1~26_combout ;
wire \mem3|d~4_combout ;
wire \mem3|filt0|del~71_combout ;
wire \mem3|filt0|del[0][18]~q ;
wire \mem3|filt0|del~5_combout ;
wire \mem3|filt0|del[1][18]~q ;
wire \mem3|filt0|del~32_combout ;
wire \mem3|filt0|del[2][18]~q ;
wire \mem3|filt0|del~33_combout ;
wire \mem3|filt0|del[3][18]~q ;
wire \mem3|filt0|Add2~33 ;
wire \mem3|filt0|Add2~35 ;
wire \mem3|filt0|Add2~37 ;
wire \mem3|filt0|Add2~39 ;
wire \mem3|filt0|Add2~41 ;
wire \mem3|filt0|Add2~43 ;
wire \mem3|filt0|Add2~44_combout ;
wire \mem3|filt0|Add2~42_combout ;
wire \mem3|filt0|Add2~40_combout ;
wire \mem3|filt0|Add1~38_combout ;
wire \mem3|filt0|Add1~36_combout ;
wire \mem3|filt0|regq[17]~59 ;
wire \mem3|filt0|regq[18]~61 ;
wire \mem3|filt0|regq[19]~63 ;
wire \mem3|filt0|regq[20]~65 ;
wire \mem3|filt0|regq[21]~67 ;
wire \mem3|filt0|regq[22]~68_combout ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \mem3|Mult1|auto_generated|op_1~16_combout ;
wire \mem3|d~9_combout ;
wire \mem3|filt0|del~75_combout ;
wire \mem3|filt0|del[0][14]~q ;
wire \mem3|filt0|del~9_combout ;
wire \mem3|filt0|del[1][14]~q ;
wire \mem3|filt0|del~40_combout ;
wire \mem3|filt0|del[2][14]~q ;
wire \mem3|filt0|del~41_combout ;
wire \mem3|filt0|del[3][14]~q ;
wire \mem3|filt0|Add2~24_combout ;
wire \mem3|filt0|regq[12]~48_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \mem3|Mult1|auto_generated|op_1~14_combout ;
wire \mem3|d~10_combout ;
wire \mem3|filt0|del~76_combout ;
wire \mem3|filt0|del[0][13]~q ;
wire \mem3|filt0|del~10_combout ;
wire \mem3|filt0|del[1][13]~q ;
wire \mem3|filt0|del~42_combout ;
wire \mem3|filt0|del[2][13]~q ;
wire \mem3|filt0|Add2~22_combout ;
wire \mem3|filt0|regq[11]~46_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \mem3|Mult1|auto_generated|op_1~12_combout ;
wire \mem3|d~11_combout ;
wire \mem3|filt0|del~77_combout ;
wire \mem3|filt0|del[0][12]~q ;
wire \mem3|filt0|del~11_combout ;
wire \mem3|filt0|del[1][12]~q ;
wire \mem3|filt0|Add1~20_combout ;
wire \mem3|filt0|regq[10]~44_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \mem3|Mult1|auto_generated|op_1~10_combout ;
wire \mem3|d~12_combout ;
wire \mem3|filt0|Add1~18_combout ;
wire \mem3|filt0|regq[9]~42_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \mem3|Mult1|auto_generated|op_1~8_combout ;
wire \mem3|Mult0|auto_generated|op_1~8_combout ;
wire \mem3|d~13_combout ;
wire \mem3|filt0|del~79_combout ;
wire \mem3|filt0|del[0][10]~q ;
wire \mem3|filt0|del~13_combout ;
wire \mem3|filt0|del[1][10]~q ;
wire \mem3|filt0|del~48_combout ;
wire \mem3|filt0|del[2][10]~q ;
wire \mem3|filt0|Add2~16_combout ;
wire \mem3|filt0|regq[8]~40_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \mem3|Mult1|auto_generated|op_1~6_combout ;
wire \mem3|d~14_combout ;
wire \mem3|filt0|del~80_combout ;
wire \mem3|filt0|del[0][9]~q ;
wire \mem3|filt0|del~14_combout ;
wire \mem3|filt0|del[1][9]~q ;
wire \mem3|filt0|Add1~14_combout ;
wire \mem3|filt0|regq[7]~38_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \mem3|Mult1|auto_generated|op_1~4_combout ;
wire \mem3|d~15_combout ;
wire \mem3|filt0|Add1~12_combout ;
wire \mem3|filt0|regq[6]~36_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \mem3|Mult1|auto_generated|op_1~2_combout ;
wire \mem3|d~16_combout ;
wire \mem3|filt0|Add1~10_combout ;
wire \mem3|filt0|regq[5]~34_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \mem3|Mult1|auto_generated|op_1~0_combout ;
wire \mem3|Mult0|auto_generated|op_1~0_combout ;
wire \mem3|d~17_combout ;
wire \mem3|filt0|Add1~8_combout ;
wire \mem3|filt0|regq[4]~32_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem3|d~18_combout ;
wire \mem3|filt0|del~84_combout ;
wire \mem3|filt0|del[0][5]~q ;
wire \mem3|filt0|del~18_combout ;
wire \mem3|filt0|del[1][5]~q ;
wire \mem3|filt0|del~58_combout ;
wire \mem3|filt0|del[2][5]~q ;
wire \mem3|filt0|Add2~6_combout ;
wire \mem3|filt0|regq[3]~30_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem3|d~19_combout ;
wire \mem3|filt0|del~85_combout ;
wire \mem3|filt0|del[0][4]~q ;
wire \mem3|filt0|del~19_combout ;
wire \mem3|filt0|del[1][4]~q ;
wire \mem3|filt0|del~60_combout ;
wire \mem3|filt0|del[2][4]~q ;
wire \mem3|filt0|Add2~4_combout ;
wire \mem3|filt0|regq[2]~28_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem3|d~20_combout ;
wire \mem3|filt0|del~86_combout ;
wire \mem3|filt0|del[0][3]~q ;
wire \mem3|filt0|del~20_combout ;
wire \mem3|filt0|del[1][3]~q ;
wire \mem3|filt0|del~62_combout ;
wire \mem3|filt0|del[2][3]~q ;
wire \mem3|filt0|Add2~2_combout ;
wire \mem3|filt0|regq[1]~26_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem3|d~21_combout ;
wire \mem3|filt0|del~87_combout ;
wire \mem3|filt0|del[0][2]~q ;
wire \mem3|filt0|del~21_combout ;
wire \mem3|filt0|del[1][2]~q ;
wire \mem3|filt0|del~64_combout ;
wire \mem3|filt0|del[2][2]~q ;
wire \mem3|filt0|Add2~0_combout ;
wire \mem3|filt0|regq[0]~24_combout ;
wire \mem3|Mult1|auto_generated|mac_mult1~dataout ;
wire \mem3|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \mem3|Mult1|auto_generated|op_1~24_combout ;
wire \mem3|d~5_combout ;
wire \mem3|filt0|Add1~35 ;
wire \mem3|filt0|Add1~37 ;
wire \mem3|filt0|Add1~39 ;
wire \mem3|filt0|Add1~41 ;
wire \mem3|filt0|Add1~42_combout ;
wire \mem3|filt0|regq[21]~66_combout ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \mem3|Mult1|auto_generated|op_2~3 ;
wire \mem3|Mult1|auto_generated|op_2~5 ;
wire \mem3|Mult1|auto_generated|op_2~7 ;
wire \mem3|Mult1|auto_generated|op_2~9 ;
wire \mem3|Mult1|auto_generated|op_2~10_combout ;
wire \mem3|Mult1|auto_generated|op_1~27 ;
wire \mem3|Mult1|auto_generated|op_1~29 ;
wire \mem3|Mult1|auto_generated|op_1~31 ;
wire \mem3|Mult1|auto_generated|op_1~33 ;
wire \mem3|Mult1|auto_generated|op_1~34_combout ;
wire \mem3|d~0_combout ;
wire \mem3|filt0|del~67_combout ;
wire \mem3|filt0|del[0][22]~q ;
wire \mem3|filt0|del~1_combout ;
wire \mem3|filt0|del[1][22]~q ;
wire \mem3|filt0|Add1~40_combout ;
wire \mem3|filt0|regq[20]~64_combout ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \mem3|Mult1|auto_generated|op_2~6_combout ;
wire \mem3|Mult1|auto_generated|op_1~30_combout ;
wire \mem3|d~2_combout ;
wire \mem3|filt0|del~68_combout ;
wire \mem3|filt0|del[0][21]~q ;
wire \mem3|filt0|del~2_combout ;
wire \mem3|filt0|del[1][21]~q ;
wire \mem3|filt0|del~26_combout ;
wire \mem3|filt0|del[2][21]~q ;
wire \mem3|filt0|del~27_combout ;
wire \mem3|filt0|del[3][21]~q ;
wire \mem3|filt0|Add2~38_combout ;
wire \mem3|filt0|regq[19]~62_combout ;
wire \mem3|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \mem3|Mult1|auto_generated|op_2~4_combout ;
wire \mem3|Mult1|auto_generated|op_1~28_combout ;
wire \mem3|Mult0|auto_generated|op_1~28_combout ;
wire \mem3|d~3_combout ;
wire \mem3|filt0|del~69_combout ;
wire \mem3|filt0|del[0][20]~q ;
wire \mem3|filt0|del~3_combout ;
wire \mem3|filt0|del[1][20]~q ;
wire \mem3|filt0|del~28_combout ;
wire \mem3|filt0|del[2][20]~q ;
wire \mem3|filt0|del~29_combout ;
wire \mem3|filt0|del[3][20]~q ;
wire \mem3|filt0|Add2~36_combout ;
wire \mem3|filt0|regq[18]~60_combout ;
wire \mem3|Mult1|auto_generated|mac_mult3~dataout ;
wire \mem3|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \mem3|Mult1|auto_generated|op_2~8_combout ;
wire \mem3|Mult1|auto_generated|op_1~32_combout ;
wire \mem3|d~1_combout ;
wire \mem3|filt0|Add1~45 ;
wire \mem3|filt0|Add1~46_combout ;
wire \mem3|filt0|regq[22]~69 ;
wire \mem3|filt0|regq[23]~70_combout ;
wire \mem3|filt0|regq[23]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[23]~_Duplicate_1_q ;
wire \mem4|count[0]~12_combout ;
wire \KEY[4]~input_o ;
wire \mem4|trig_sync_0~0_combout ;
wire \mem4|trig_sync_0~q ;
wire \mem4|trig_sync_1~feeder_combout ;
wire \mem4|trig_sync_1~q ;
wire \mem4|trig_cnt~1_combout ;
wire \mem4|trig_cnt~0_combout ;
wire \mem4|trig_now~0_combout ;
wire \mem4|trig_now~q ;
wire \mem4|trig_pulse~0_combout ;
wire \mem4|LessThan1~0_combout ;
wire \mem4|LessThan1~1_combout ;
wire \mem4|LessThan1~2_combout ;
wire \mem4|LessThan1~3_combout ;
wire \mem4|KP_state~13_combout ;
wire \mem4|KP_state~14_combout ;
wire \mem4|KP_state~15_combout ;
wire \mem4|KP_state.001~q ;
wire \mem4|KP_state~16_combout ;
wire \mem4|KP_state~17_combout ;
wire \mem4|KP_state.000~q ;
wire \mem4|count[5]~15_combout ;
wire \mem4|count[5]~14_combout ;
wire \mem4|count[5]~16_combout ;
wire \mem4|count[0]~13 ;
wire \mem4|count[1]~17_combout ;
wire \mem4|count[1]~18 ;
wire \mem4|count[2]~19_combout ;
wire \mem4|count[2]~20 ;
wire \mem4|count[3]~21_combout ;
wire \mem4|count[3]~22 ;
wire \mem4|count[4]~23_combout ;
wire \mem4|count[4]~24 ;
wire \mem4|count[5]~25_combout ;
wire \mem4|count[5]~26 ;
wire \mem4|count[6]~27_combout ;
wire \mem4|count[6]~28 ;
wire \mem4|count[7]~29_combout ;
wire \mem4|count[7]~30 ;
wire \mem4|count[8]~31_combout ;
wire \mem4|count[8]~32 ;
wire \mem4|count[9]~33_combout ;
wire \mem4|count[9]~34 ;
wire \mem4|count[10]~35_combout ;
wire \mem4|count[10]~36 ;
wire \mem4|count[11]~37_combout ;
wire \mem4|KP_state~18_combout ;
wire \mem4|KP_state~11_combout ;
wire \mem4|KP_state~12_combout ;
wire \mem4|KP_state.010~q ;
wire \mem4|rden~0_combout ;
wire \mem4|rden~q ;
wire \mem4|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ;
wire \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \noise|out24hold_4[0]~feeder_combout ;
wire \noise|out24hold_4[1]~feeder_combout ;
wire \noise|out24hold_4[2]~feeder_combout ;
wire \noise|out24hold_4[3]~feeder_combout ;
wire \noise|out24hold_4[4]~feeder_combout ;
wire \noise|out24hold_4[5]~feeder_combout ;
wire \noise|out24hold_4[6]~feeder_combout ;
wire \noise|out24hold_4[7]~feeder_combout ;
wire \noise|out24hold_4[8]~feeder_combout ;
wire \noise|out24hold_4[9]~feeder_combout ;
wire \noise|out24hold_4[10]~feeder_combout ;
wire \noise|out24hold_4[11]~feeder_combout ;
wire \noise|out24hold_4[12]~feeder_combout ;
wire \noise|out24hold_4[13]~feeder_combout ;
wire \noise|out24hold_4[14]~feeder_combout ;
wire \noise|out24hold_4[15]~feeder_combout ;
wire \noise|out24hold_4[16]~feeder_combout ;
wire \noise|out24hold_4[17]~feeder_combout ;
wire \mem4|Mult0|auto_generated|mac_mult1~dataout ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem4|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem4|Mult0|auto_generated|mac_mult1~0 ;
wire \mem4|Mult0|auto_generated|mac_mult1~1 ;
wire \mem4|Mult0|auto_generated|mac_mult1~2 ;
wire \mem4|Mult0|auto_generated|mac_mult1~3 ;
wire \mem4|Mult0|auto_generated|mac_mult1~4 ;
wire \mem4|wr_ptr[0]~feeder_combout ;
wire \mem4|wr_ptr[1]~feeder_combout ;
wire \mem4|wr_ptr[2]~feeder_combout ;
wire \mem4|wr_ptr[3]~feeder_combout ;
wire \mem4|wr_ptr[4]~feeder_combout ;
wire \mem4|wr_ptr[5]~feeder_combout ;
wire \mem4|wr_ptr[6]~feeder_combout ;
wire \mem4|wr_ptr[7]~feeder_combout ;
wire \mem4|wr_ptr[8]~feeder_combout ;
wire \mem4|wr_ptr[9]~feeder_combout ;
wire \mem4|wr_ptr[10]~feeder_combout ;
wire \mem4|wr_ptr[11]~feeder_combout ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \noise|out24hold_4[18]~feeder_combout ;
wire \noise|out24hold_4[20]~feeder_combout ;
wire \noise|out24hold_4[21]~feeder_combout ;
wire \noise|out24hold_4[22]~feeder_combout ;
wire \noise|out24hold_4[23]~feeder_combout ;
wire \mem4|Mult0|auto_generated|mac_mult3~dataout ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem4|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem4|Mult0|auto_generated|mac_mult3~0 ;
wire \mem4|Mult0|auto_generated|mac_mult3~1 ;
wire \mem4|Mult0|auto_generated|mac_mult3~2 ;
wire \mem4|Mult0|auto_generated|mac_mult3~3 ;
wire \mem4|Mult0|auto_generated|mac_mult3~4 ;
wire \mem4|Mult0|auto_generated|mac_mult3~5 ;
wire \mem4|Mult0|auto_generated|mac_mult3~6 ;
wire \mem4|Mult0|auto_generated|mac_mult3~7 ;
wire \mem4|Mult0|auto_generated|mac_mult3~8 ;
wire \mem4|Mult0|auto_generated|mac_mult3~9 ;
wire \mem4|Mult0|auto_generated|mac_mult3~10 ;
wire \mem4|Mult0|auto_generated|mac_mult3~11 ;
wire \mem4|Mult0|auto_generated|mac_mult3~12 ;
wire \mem4|Mult0|auto_generated|mac_mult3~13 ;
wire \mem4|Mult0|auto_generated|mac_mult3~14 ;
wire \mem4|Mult0|auto_generated|mac_mult3~15 ;
wire \mem4|Mult0|auto_generated|mac_mult3~16 ;
wire \mem4|Mult0|auto_generated|mac_out4~dataout ;
wire \mem4|Mult0|auto_generated|op_1~0_combout ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \mem4|Mult0|auto_generated|op_1~1 ;
wire \mem4|Mult0|auto_generated|op_1~2_combout ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \mem4|Mult0|auto_generated|op_2~1 ;
wire \mem4|Mult0|auto_generated|op_2~3 ;
wire \mem4|Mult0|auto_generated|op_2~5 ;
wire \mem4|Mult0|auto_generated|op_2~6_combout ;
wire \mem4|Mult0|auto_generated|op_2~4_combout ;
wire \mem4|Mult0|auto_generated|op_2~2_combout ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \mem4|Mult0|auto_generated|op_2~0_combout ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \mem4|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \mem4|Mult0|auto_generated|op_1~3 ;
wire \mem4|Mult0|auto_generated|op_1~5 ;
wire \mem4|Mult0|auto_generated|op_1~7 ;
wire \mem4|Mult0|auto_generated|op_1~9 ;
wire \mem4|Mult0|auto_generated|op_1~11 ;
wire \mem4|Mult0|auto_generated|op_1~13 ;
wire \mem4|Mult0|auto_generated|op_1~15 ;
wire \mem4|Mult0|auto_generated|op_1~17 ;
wire \mem4|Mult0|auto_generated|op_1~19 ;
wire \mem4|Mult0|auto_generated|op_1~21 ;
wire \mem4|Mult0|auto_generated|op_1~23 ;
wire \mem4|Mult0|auto_generated|op_1~25 ;
wire \mem4|Mult0|auto_generated|op_1~27 ;
wire \mem4|Mult0|auto_generated|op_1~29 ;
wire \mem4|Mult0|auto_generated|op_1~30_combout ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \mem4|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \mem4|Mult0|auto_generated|op_2~7 ;
wire \mem4|Mult0|auto_generated|op_2~9 ;
wire \mem4|Mult0|auto_generated|op_2~10_combout ;
wire \mem4|Mult0|auto_generated|op_2~8_combout ;
wire \mem4|Mult0|auto_generated|op_1~31 ;
wire \mem4|Mult0|auto_generated|op_1~33 ;
wire \mem4|Mult0|auto_generated|op_1~34_combout ;
wire \mem4|filt0|del~25_combout ;
wire \mem4|filt0|del[0][21]~q ;
wire \mem4|filt0|del~2_combout ;
wire \mem4|filt0|del[1][21]~q ;
wire \mem4|filt0|del~26_combout ;
wire \mem4|filt0|del[0][20]~q ;
wire \mem4|filt0|del~3_combout ;
wire \mem4|filt0|del[1][20]~q ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \mem4|Mult1|auto_generated|mac_mult3~0 ;
wire \mem4|Mult1|auto_generated|mac_mult3~1 ;
wire \mem4|Mult1|auto_generated|mac_mult3~2 ;
wire \mem4|Mult1|auto_generated|mac_mult3~3 ;
wire \mem4|Mult1|auto_generated|mac_mult3~4 ;
wire \mem4|Mult1|auto_generated|mac_mult3~5 ;
wire \mem4|Mult1|auto_generated|mac_mult3~6 ;
wire \mem4|Mult1|auto_generated|mac_mult3~7 ;
wire \mem4|Mult1|auto_generated|mac_mult3~8 ;
wire \mem4|Mult1|auto_generated|mac_mult3~9 ;
wire \mem4|Mult1|auto_generated|mac_mult3~10 ;
wire \mem4|Mult1|auto_generated|mac_mult3~11 ;
wire \mem4|Mult1|auto_generated|mac_mult3~12 ;
wire \mem4|Mult1|auto_generated|mac_mult3~13 ;
wire \mem4|Mult1|auto_generated|mac_mult3~14 ;
wire \mem4|Mult1|auto_generated|mac_mult3~15 ;
wire \mem4|Mult1|auto_generated|mac_mult3~16 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \mem4|Mult1|auto_generated|op_2~1 ;
wire \mem4|Mult1|auto_generated|op_2~2_combout ;
wire \mem4|Mult1|auto_generated|op_2~0_combout ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \mem4|Mult0|auto_generated|op_1~6_combout ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \mem4|Mult0|auto_generated|op_1~12_combout ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \mem4|Mult0|auto_generated|op_1~14_combout ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \mem4|Mult0|auto_generated|op_1~16_combout ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \mem4|Mult0|auto_generated|op_1~20_combout ;
wire \mem4|Mult0|auto_generated|op_1~22_combout ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \mem4|filt0|del~29_combout ;
wire \mem4|filt0|del[0][17]~q ;
wire \mem4|filt0|del~6_combout ;
wire \mem4|filt0|del[1][17]~q ;
wire \mem4|filt0|del~31_combout ;
wire \mem4|filt0|del[0][15]~q ;
wire \mem4|filt0|del~8_combout ;
wire \mem4|filt0|del[1][15]~q ;
wire \mem4|filt0|del~32_combout ;
wire \mem4|filt0|del[0][14]~q ;
wire \mem4|filt0|del~9_combout ;
wire \mem4|filt0|del[1][14]~q ;
wire \mem4|filt0|del~33_combout ;
wire \mem4|filt0|del[0][13]~q ;
wire \mem4|filt0|del~10_combout ;
wire \mem4|filt0|del[1][13]~q ;
wire \mem4|filt0|del~34_combout ;
wire \mem4|filt0|del[0][12]~q ;
wire \mem4|filt0|del~11_combout ;
wire \mem4|filt0|del[1][12]~q ;
wire \mem4|filt0|del~35_combout ;
wire \mem4|filt0|del[0][11]~q ;
wire \mem4|filt0|del~12_combout ;
wire \mem4|filt0|del[1][11]~q ;
wire \mem4|filt0|del~36_combout ;
wire \mem4|filt0|del[0][10]~q ;
wire \mem4|filt0|del~13_combout ;
wire \mem4|filt0|del[1][10]~q ;
wire \mem4|filt0|del~37_combout ;
wire \mem4|filt0|del[0][9]~q ;
wire \mem4|filt0|del~14_combout ;
wire \mem4|filt0|del[1][9]~q ;
wire \mem4|filt0|del~44_combout ;
wire \mem4|filt0|del[0][2]~q ;
wire \mem4|filt0|del~21_combout ;
wire \mem4|filt0|del[1][2]~q ;
wire \mem4|filt0|del~45_combout ;
wire \mem4|filt0|del[0][1]~q ;
wire \mem4|filt0|del~22_combout ;
wire \mem4|filt0|del[1][1]~q ;
wire \mem4|filt0|regq[0]~25 ;
wire \mem4|filt0|regq[1]~27 ;
wire \mem4|filt0|regq[2]~29 ;
wire \mem4|filt0|regq[3]~31 ;
wire \mem4|filt0|regq[4]~33 ;
wire \mem4|filt0|regq[5]~35 ;
wire \mem4|filt0|regq[6]~37 ;
wire \mem4|filt0|regq[7]~39 ;
wire \mem4|filt0|regq[8]~41 ;
wire \mem4|filt0|regq[9]~43 ;
wire \mem4|filt0|regq[10]~45 ;
wire \mem4|filt0|regq[11]~47 ;
wire \mem4|filt0|regq[12]~49 ;
wire \mem4|filt0|regq[13]~51 ;
wire \mem4|filt0|regq[14]~53 ;
wire \mem4|filt0|regq[15]~55 ;
wire \mem4|filt0|regq[16]~57 ;
wire \mem4|filt0|regq[17]~58_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \mem4|Mult1|auto_generated|mac_mult1~0 ;
wire \mem4|Mult1|auto_generated|mac_mult1~1 ;
wire \mem4|Mult1|auto_generated|mac_mult1~2 ;
wire \mem4|Mult1|auto_generated|mac_mult1~3 ;
wire \mem4|Mult1|auto_generated|mac_mult1~4 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \mem4|Mult1|auto_generated|mac_out4~dataout ;
wire \mem4|Mult1|auto_generated|op_1~1 ;
wire \mem4|Mult1|auto_generated|op_1~3 ;
wire \mem4|Mult1|auto_generated|op_1~5 ;
wire \mem4|Mult1|auto_generated|op_1~7 ;
wire \mem4|Mult1|auto_generated|op_1~9 ;
wire \mem4|Mult1|auto_generated|op_1~11 ;
wire \mem4|Mult1|auto_generated|op_1~13 ;
wire \mem4|Mult1|auto_generated|op_1~15 ;
wire \mem4|Mult1|auto_generated|op_1~17 ;
wire \mem4|Mult1|auto_generated|op_1~19 ;
wire \mem4|Mult1|auto_generated|op_1~21 ;
wire \mem4|Mult1|auto_generated|op_1~22_combout ;
wire \mem4|d~6_combout ;
wire \mem4|filt0|regq[16]~56_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \mem4|Mult1|auto_generated|op_1~20_combout ;
wire \mem4|d~7_combout ;
wire \mem4|filt0|del~30_combout ;
wire \mem4|filt0|del[0][16]~q ;
wire \mem4|filt0|del~7_combout ;
wire \mem4|filt0|del[1][16]~q ;
wire \mem4|filt0|regq[15]~54_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \mem4|Mult1|auto_generated|op_1~18_combout ;
wire \mem4|Mult0|auto_generated|op_1~18_combout ;
wire \mem4|d~8_combout ;
wire \mem4|filt0|regq[14]~52_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \mem4|Mult1|auto_generated|op_1~16_combout ;
wire \mem4|d~9_combout ;
wire \mem4|filt0|regq[13]~50_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \mem4|Mult1|auto_generated|op_1~14_combout ;
wire \mem4|d~10_combout ;
wire \mem4|filt0|regq[12]~48_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \mem4|Mult1|auto_generated|op_1~12_combout ;
wire \mem4|d~11_combout ;
wire \mem4|filt0|regq[11]~46_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \mem4|Mult1|auto_generated|op_1~10_combout ;
wire \mem4|Mult0|auto_generated|op_1~10_combout ;
wire \mem4|d~12_combout ;
wire \mem4|filt0|regq[10]~44_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \mem4|Mult1|auto_generated|op_1~8_combout ;
wire \mem4|Mult0|auto_generated|op_1~8_combout ;
wire \mem4|d~13_combout ;
wire \mem4|filt0|regq[9]~42_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \mem4|Mult1|auto_generated|op_1~6_combout ;
wire \mem4|d~14_combout ;
wire \mem4|filt0|regq[8]~40_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \mem4|Mult1|auto_generated|op_1~4_combout ;
wire \mem4|Mult0|auto_generated|op_1~4_combout ;
wire \mem4|d~15_combout ;
wire \mem4|filt0|del~38_combout ;
wire \mem4|filt0|del[0][8]~q ;
wire \mem4|filt0|del~15_combout ;
wire \mem4|filt0|del[1][8]~q ;
wire \mem4|filt0|regq[7]~38_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \mem4|Mult1|auto_generated|op_1~23 ;
wire \mem4|Mult1|auto_generated|op_1~25 ;
wire \mem4|Mult1|auto_generated|op_1~26_combout ;
wire \mem4|Mult0|auto_generated|op_1~26_combout ;
wire \mem4|d~4_combout ;
wire \mem4|filt0|del~28_combout ;
wire \mem4|filt0|del[0][18]~q ;
wire \mem4|filt0|del~5_combout ;
wire \mem4|filt0|del[1][18]~q ;
wire \mem4|filt0|regq[17]~59 ;
wire \mem4|filt0|regq[18]~61 ;
wire \mem4|filt0|regq[19]~63 ;
wire \mem4|filt0|regq[20]~65 ;
wire \mem4|filt0|regq[21]~67 ;
wire \mem4|filt0|regq[22]~68_combout ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \mem4|Mult1|auto_generated|op_2~3 ;
wire \mem4|Mult1|auto_generated|op_2~5 ;
wire \mem4|Mult1|auto_generated|op_2~7 ;
wire \mem4|Mult1|auto_generated|op_2~9 ;
wire \mem4|Mult1|auto_generated|op_2~10_combout ;
wire \mem4|Mult1|auto_generated|op_1~27 ;
wire \mem4|Mult1|auto_generated|op_1~29 ;
wire \mem4|Mult1|auto_generated|op_1~31 ;
wire \mem4|Mult1|auto_generated|op_1~33 ;
wire \mem4|Mult1|auto_generated|op_1~34_combout ;
wire \mem4|d~0_combout ;
wire \mem4|filt0|del~24_combout ;
wire \mem4|filt0|del[0][22]~q ;
wire \mem4|filt0|del~1_combout ;
wire \mem4|filt0|del[1][22]~q ;
wire \mem4|filt0|regq[21]~66_combout ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \mem4|Mult1|auto_generated|op_2~6_combout ;
wire \mem4|Mult1|auto_generated|op_1~30_combout ;
wire \mem4|d~2_combout ;
wire \mem4|filt0|regq[20]~64_combout ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \mem4|Mult1|auto_generated|op_2~4_combout ;
wire \mem4|Mult1|auto_generated|op_1~28_combout ;
wire \mem4|Mult0|auto_generated|op_1~28_combout ;
wire \mem4|d~3_combout ;
wire \mem4|filt0|regq[19]~62_combout ;
wire \mem4|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \mem4|Mult1|auto_generated|op_1~2_combout ;
wire \mem4|d~16_combout ;
wire \mem4|filt0|del~39_combout ;
wire \mem4|filt0|del[0][7]~q ;
wire \mem4|filt0|del~16_combout ;
wire \mem4|filt0|del[1][7]~q ;
wire \mem4|filt0|regq[6]~36_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \mem4|Mult1|auto_generated|op_1~0_combout ;
wire \mem4|d~17_combout ;
wire \mem4|filt0|del~40_combout ;
wire \mem4|filt0|del[0][6]~q ;
wire \mem4|filt0|del~17_combout ;
wire \mem4|filt0|del[1][6]~q ;
wire \mem4|filt0|regq[5]~34_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \mem4|d~18_combout ;
wire \mem4|filt0|del~41_combout ;
wire \mem4|filt0|del[0][5]~q ;
wire \mem4|filt0|del~18_combout ;
wire \mem4|filt0|del[1][5]~q ;
wire \mem4|filt0|regq[4]~32_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \mem4|d~19_combout ;
wire \mem4|filt0|del~42_combout ;
wire \mem4|filt0|del[0][4]~q ;
wire \mem4|filt0|del~19_combout ;
wire \mem4|filt0|del[1][4]~q ;
wire \mem4|filt0|regq[3]~30_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \mem4|d~20_combout ;
wire \mem4|filt0|del~43_combout ;
wire \mem4|filt0|del[0][3]~q ;
wire \mem4|filt0|del~20_combout ;
wire \mem4|filt0|del[1][3]~q ;
wire \mem4|filt0|regq[2]~28_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \mem4|d~21_combout ;
wire \mem4|filt0|regq[1]~26_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem4|d~22_combout ;
wire \mem4|filt0|regq[0]~24_combout ;
wire \mem4|Mult1|auto_generated|mac_mult1~dataout ;
wire \mem4|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \mem4|Mult1|auto_generated|op_1~24_combout ;
wire \mem4|Mult0|auto_generated|op_1~24_combout ;
wire \mem4|d~5_combout ;
wire \mem4|filt0|del~27_combout ;
wire \mem4|filt0|del[0][19]~q ;
wire \mem4|filt0|del~4_combout ;
wire \mem4|filt0|del[1][19]~q ;
wire \mem4|filt0|regq[18]~60_combout ;
wire \mem4|Mult1|auto_generated|mac_mult3~dataout ;
wire \mem4|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \mem4|Mult1|auto_generated|op_2~8_combout ;
wire \mem4|Mult1|auto_generated|op_1~32_combout ;
wire \mem4|Mult0|auto_generated|op_1~32_combout ;
wire \mem4|d~1_combout ;
wire \mem4|filt0|del~23_combout ;
wire \mem4|filt0|del[0][23]~q ;
wire \mem4|filt0|del~0_combout ;
wire \mem4|filt0|del[1][23]~q ;
wire \mem4|filt0|regq[22]~69 ;
wire \mem4|filt0|regq[23]~70_combout ;
wire \mem4|filt0|regq[23]~_Duplicate_1feeder_combout ;
wire \mem4|filt0|regq[23]~_Duplicate_1_q ;
wire \mem3|filt0|regq[22]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[22]~_Duplicate_1_q ;
wire \mem4|filt0|regq[22]~_Duplicate_1_q ;
wire \mem4|filt0|regq[21]~_Duplicate_1feeder_combout ;
wire \mem4|filt0|regq[21]~_Duplicate_1_q ;
wire \mem3|filt0|regq[21]~_Duplicate_1_q ;
wire \mem4|filt0|regq[20]~_Duplicate_1_q ;
wire \mem3|filt0|regq[20]~_Duplicate_1_q ;
wire \mem3|filt0|regq[19]~_Duplicate_1_q ;
wire \mem4|filt0|regq[19]~_Duplicate_1_q ;
wire \mem3|filt0|regq[18]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[18]~_Duplicate_1_q ;
wire \mem4|filt0|regq[18]~_Duplicate_1_q ;
wire \mem3|filt0|regq[17]~_Duplicate_1_q ;
wire \mem4|filt0|regq[17]~_Duplicate_1_q ;
wire \mem3|filt0|regq[16]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[16]~_Duplicate_1_q ;
wire \mem4|filt0|regq[16]~_Duplicate_1_q ;
wire \mem4|filt0|regq[15]~_Duplicate_1feeder_combout ;
wire \mem4|filt0|regq[15]~_Duplicate_1_q ;
wire \mem3|filt0|regq[15]~_Duplicate_1_q ;
wire \mem3|filt0|regq[14]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[14]~_Duplicate_1_q ;
wire \mem4|filt0|regq[14]~_Duplicate_1_q ;
wire \mem3|filt0|regq[13]~_Duplicate_1_q ;
wire \mem4|filt0|regq[13]~_Duplicate_1feeder_combout ;
wire \mem4|filt0|regq[13]~_Duplicate_1_q ;
wire \mem3|filt0|regq[12]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[12]~_Duplicate_1_q ;
wire \mem4|filt0|regq[12]~_Duplicate_1_q ;
wire \mem4|filt0|regq[11]~_Duplicate_1_q ;
wire \mem3|filt0|regq[11]~_Duplicate_1_q ;
wire \mem3|filt0|regq[10]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[10]~_Duplicate_1_q ;
wire \mem4|filt0|regq[10]~_Duplicate_1_q ;
wire \mem3|filt0|regq[9]~_Duplicate_1_q ;
wire \mem4|filt0|regq[9]~_Duplicate_1_q ;
wire \mem3|filt0|regq[8]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[8]~_Duplicate_1_q ;
wire \mem4|filt0|regq[8]~_Duplicate_1_q ;
wire \mem4|filt0|regq[7]~_Duplicate_1_q ;
wire \mem3|filt0|regq[7]~_Duplicate_1_q ;
wire \mem4|filt0|regq[6]~_Duplicate_1_q ;
wire \mem3|filt0|regq[6]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[6]~_Duplicate_1_q ;
wire \mem3|filt0|regq[5]~_Duplicate_1_q ;
wire \mem4|filt0|regq[5]~_Duplicate_1_q ;
wire \mem4|filt0|regq[4]~_Duplicate_1_q ;
wire \mem3|filt0|regq[4]~_Duplicate_1feeder_combout ;
wire \mem3|filt0|regq[4]~_Duplicate_1_q ;
wire \mem3|filt0|regq[3]~_Duplicate_1_q ;
wire \mem4|filt0|regq[3]~_Duplicate_1feeder_combout ;
wire \mem4|filt0|regq[3]~_Duplicate_1_q ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~19 ;
wire \Add1~21 ;
wire \Add1~23 ;
wire \Add1~25 ;
wire \Add1~27 ;
wire \Add1~29 ;
wire \Add1~31 ;
wire \Add1~33 ;
wire \Add1~35 ;
wire \Add1~37 ;
wire \Add1~39 ;
wire \Add1~41 ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \Add1~42_combout ;
wire \Add1~40_combout ;
wire \Add1~38_combout ;
wire \mem2|filt0|regq[22]~_Duplicate_1_q ;
wire \mem2|filt0|regq[21]~_Duplicate_1_q ;
wire \Add1~36_combout ;
wire \Add1~34_combout ;
wire \mem2|filt0|regq[20]~_Duplicate_1_q ;
wire \mem2|filt0|regq[19]~_Duplicate_1_q ;
wire \Add1~32_combout ;
wire \Add1~30_combout ;
wire \mem2|filt0|regq[18]~_Duplicate_1_q ;
wire \mem2|filt0|regq[17]~_Duplicate_1_q ;
wire \Add1~28_combout ;
wire \mem2|filt0|regq[16]~_Duplicate_1_q ;
wire \Add1~26_combout ;
wire \Add1~24_combout ;
wire \mem2|filt0|regq[15]~_Duplicate_1_q ;
wire \Add1~22_combout ;
wire \mem2|filt0|regq[14]~_Duplicate_1_q ;
wire \mem2|filt0|regq[13]~_Duplicate_1_q ;
wire \Add1~20_combout ;
wire \Add1~18_combout ;
wire \mem2|filt0|regq[12]~_Duplicate_1_q ;
wire \mem2|filt0|regq[11]~_Duplicate_1_q ;
wire \Add1~16_combout ;
wire \Add1~14_combout ;
wire \mem2|filt0|regq[10]~_Duplicate_1_q ;
wire \Add1~12_combout ;
wire \mem2|filt0|regq[9]~_Duplicate_1_q ;
wire \Add1~10_combout ;
wire \mem2|filt0|regq[8]~_Duplicate_1_q ;
wire \Add1~8_combout ;
wire \mem2|filt0|regq[7]~_Duplicate_1_q ;
wire \Add1~6_combout ;
wire \mem2|filt0|regq[6]~_Duplicate_1_q ;
wire \Add1~4_combout ;
wire \mem2|filt0|regq[5]~_Duplicate_1_q ;
wire \mem2|filt0|regq[4]~_Duplicate_1_q ;
wire \Add1~2_combout ;
wire \mem2|filt0|regq[3]~_Duplicate_1_q ;
wire \Add1~0_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~17 ;
wire \Add2~19 ;
wire \Add2~21 ;
wire \Add2~23 ;
wire \Add2~25 ;
wire \Add2~27 ;
wire \Add2~29 ;
wire \Add2~31 ;
wire \Add2~33 ;
wire \Add2~35 ;
wire \Add2~37 ;
wire \Add2~39 ;
wire \Add2~41 ;
wire \Add2~43 ;
wire \Add2~44_combout ;
wire \Add2~42_combout ;
wire \Add2~40_combout ;
wire \mem1|filt0|regq[22]~_Duplicate_1_q ;
wire \Add2~38_combout ;
wire \mem1|filt0|regq[21]~_Duplicate_1_q ;
wire \Add2~36_combout ;
wire \mem1|filt0|regq[20]~_Duplicate_1_q ;
wire \Add2~34_combout ;
wire \mem1|filt0|regq[19]~_Duplicate_1_q ;
wire \Add2~32_combout ;
wire \mem1|filt0|regq[18]~_Duplicate_1_q ;
wire \Add2~30_combout ;
wire \Add2~28_combout ;
wire \mem1|filt0|regq[17]~_Duplicate_1_q ;
wire \Add2~26_combout ;
wire \mem1|filt0|regq[16]~_Duplicate_1_q ;
wire \Add2~24_combout ;
wire \mem1|filt0|regq[15]~_Duplicate_1_q ;
wire \mem1|filt0|regq[14]~_Duplicate_1_q ;
wire \Add2~22_combout ;
wire \Add2~20_combout ;
wire \mem1|filt0|regq[13]~_Duplicate_1_q ;
wire \mem1|filt0|regq[12]~_Duplicate_1_q ;
wire \Add2~18_combout ;
wire \mem1|filt0|regq[11]~_Duplicate_1_q ;
wire \Add2~16_combout ;
wire \mem1|filt0|regq[10]~_Duplicate_1_q ;
wire \Add2~14_combout ;
wire \mem1|filt0|regq[9]~_Duplicate_1_q ;
wire \Add2~12_combout ;
wire \Add2~10_combout ;
wire \mem1|filt0|regq[8]~_Duplicate_1_q ;
wire \mem1|filt0|regq[7]~_Duplicate_1_q ;
wire \Add2~8_combout ;
wire \mem1|filt0|regq[6]~_Duplicate_1_q ;
wire \Add2~6_combout ;
wire \mem1|filt0|regq[5]~_Duplicate_1_q ;
wire \Add2~4_combout ;
wire \mem1|filt0|regq[4]~_Duplicate_1_q ;
wire \Add2~2_combout ;
wire \Add2~0_combout ;
wire \mem1|filt0|regq[3]~_Duplicate_1_q ;
wire \Add3~1 ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~9 ;
wire \Add3~11 ;
wire \Add3~13 ;
wire \Add3~15 ;
wire \Add3~17 ;
wire \Add3~19 ;
wire \Add3~21 ;
wire \Add3~23 ;
wire \Add3~25 ;
wire \Add3~27 ;
wire \Add3~29 ;
wire \Add3~31 ;
wire \Add3~33 ;
wire \Add3~35 ;
wire \Add3~37 ;
wire \Add3~39 ;
wire \Add3~41 ;
wire \Add3~43 ;
wire \Add3~45 ;
wire \Add3~46_combout ;
wire \Add3~44_combout ;
wire \Add3~42_combout ;
wire \Add3~40_combout ;
wire \mem0|filt0|regq[22]~_Duplicate_1_q ;
wire \Add3~38_combout ;
wire \mem0|filt0|regq[21]~_Duplicate_1_q ;
wire \Add3~36_combout ;
wire \mem0|filt0|regq[20]~_Duplicate_1_q ;
wire \Add3~34_combout ;
wire \mem0|filt0|regq[19]~_Duplicate_1_q ;
wire \Add3~32_combout ;
wire \Add3~30_combout ;
wire \mem0|filt0|regq[18]~_Duplicate_1_q ;
wire \Add3~28_combout ;
wire \mem0|filt0|regq[17]~_Duplicate_1_q ;
wire \Add3~26_combout ;
wire \mem0|filt0|regq[16]~_Duplicate_1_q ;
wire \mem0|filt0|regq[15]~_Duplicate_1_q ;
wire \Add3~24_combout ;
wire \Add3~22_combout ;
wire \mem0|filt0|regq[14]~_Duplicate_1_q ;
wire \mem0|filt0|regq[13]~_Duplicate_1_q ;
wire \Add3~20_combout ;
wire \mem0|filt0|regq[12]~_Duplicate_1_q ;
wire \Add3~18_combout ;
wire \mem0|filt0|regq[11]~_Duplicate_1_q ;
wire \Add3~16_combout ;
wire \mem0|filt0|regq[10]~_Duplicate_1_q ;
wire \Add3~14_combout ;
wire \Add3~12_combout ;
wire \mem0|filt0|regq[9]~_Duplicate_1_q ;
wire \mem0|filt0|regq[8]~_Duplicate_1_q ;
wire \Add3~10_combout ;
wire \mem0|filt0|regq[7]~_Duplicate_1_q ;
wire \Add3~8_combout ;
wire \mem0|filt0|regq[6]~_Duplicate_1_q ;
wire \Add3~6_combout ;
wire \mem0|filt0|regq[5]~_Duplicate_1_q ;
wire \Add3~4_combout ;
wire \mem0|filt0|regq[4]~_Duplicate_1_q ;
wire \Add3~2_combout ;
wire \mem0|filt0|regq[3]~_Duplicate_1_q ;
wire \Add3~0_combout ;
wire \Add4~1_cout ;
wire \Add4~3_cout ;
wire \Add4~5_cout ;
wire \Add4~7_cout ;
wire \Add4~9_cout ;
wire \Add4~11_cout ;
wire \Add4~13_cout ;
wire \Add4~15_cout ;
wire \Add4~17 ;
wire \Add4~19 ;
wire \Add4~21 ;
wire \Add4~23 ;
wire \Add4~25 ;
wire \Add4~27 ;
wire \Add4~29 ;
wire \Add4~31 ;
wire \Add4~33 ;
wire \Add4~35 ;
wire \Add4~37 ;
wire \Add4~39 ;
wire \Add4~41 ;
wire \Add4~43 ;
wire \Add4~45 ;
wire \Add4~46_combout ;
wire \Add4~44_combout ;
wire \Add4~42_combout ;
wire \Add4~40_combout ;
wire \Add4~38_combout ;
wire \Add4~34_combout ;
wire \Add4~32_combout ;
wire \Add4~20_combout ;
wire \Add4~18_combout ;
wire \dac1|Selector6~2_combout ;
wire \dac1|RDATA[23]~0_combout ;
wire \dac1|RDATA[0]~1_combout ;
wire \Add4~16_combout ;
wire \dac1|RDATA[0]~2_combout ;
wire \dac1|Selector49~0_combout ;
wire \dac1|Selector48~0_combout ;
wire \Add4~22_combout ;
wire \dac1|Selector47~0_combout ;
wire \Add4~24_combout ;
wire \dac1|Selector46~0_combout ;
wire \Add4~26_combout ;
wire \dac1|Selector45~0_combout ;
wire \Add4~28_combout ;
wire \dac1|Selector44~0_combout ;
wire \Add4~30_combout ;
wire \dac1|Selector43~0_combout ;
wire \dac1|Selector42~0_combout ;
wire \dac1|Selector41~0_combout ;
wire \Add4~36_combout ;
wire \dac1|Selector40~0_combout ;
wire \dac1|Selector39~0_combout ;
wire \dac1|Selector38~0_combout ;
wire \dac1|Selector37~0_combout ;
wire \dac1|Selector36~0_combout ;
wire \dac1|Selector35~0_combout ;
wire \dac1|Selector34~0_combout ;
wire \dac1|Selector33~0_combout ;
wire \dac1|Selector32~0_combout ;
wire \dac1|Selector31~0_combout ;
wire \dac1|Selector30~0_combout ;
wire \dac1|Selector29~0_combout ;
wire \dac1|Selector28~0_combout ;
wire \dac1|Selector27~0_combout ;
wire \dac1|DIN~0_combout ;
wire \dac1|DIN~1_combout ;
wire \dac1|DIN~q ;
wire \segR|WideOr11~0_combout ;
wire \segR|WideOr10~0_combout ;
wire \segR|WideOr9~0_combout ;
wire \segR|WideOr8~0_combout ;
wire \segR|WideOr7~0_combout ;
wire \segR|WideOr6~0_combout ;
wire \segR|WideOr5~0_combout ;
wire \segL|WideOr11~0_combout ;
wire \segL|WideOr10~0_combout ;
wire \segL|WideOr9~0_combout ;
wire \segL|WideOr8~0_combout ;
wire \segL|WideOr7~0_combout ;
wire \segL|WideOr6~0_combout ;
wire \segL|WideOr5~0_combout ;
wire \u1|Selector39~0_combout ;
wire \u1|CS~0_combout ;
wire \u1|CS~1_combout ;
wire \u1|CS~q ;
wire \u1|SCLK~0_combout ;
wire \u1|SCLK~1_combout ;
wire \u1|SCLK~q ;
wire \dac1|Selector6~0_combout ;
wire \dac1|SCLK~1_combout ;
wire \dac1|SCLK~q ;
wire \dac1|SYNC~2_combout ;
wire \dac1|SYNC~4_combout ;
wire \dac1|SYNC~3_combout ;
wire \dac1|SYNC~q ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [11:0] \mem0|wr_ptr ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \dac1|CNT ;
wire [7:0] \u1|ST ;
wire [7:0] \u1|COUNTER ;
wire [4:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [31:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b ;
wire [7:0] \u1|WORD_CNT ;
wire [7:0] \dac1|DELAY ;
wire [1:0] \mem3|trig_cnt ;
wire [23:0] \mem2|d ;
wire [6:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [37:0] \mem0|Mult0|auto_generated|w212w ;
wire [15:0] \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [23:0] \noise|out ;
wire [4:0] \ninety6khz|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b ;
wire [31:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b ;
wire [31:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b ;
wire [15:0] \u1|CLK_DELAY ;
wire [31:0] DELAY_CNT;
wire [23:0] \mem3|d ;
wire [23:0] \noise|out24hold_1 ;
wire [11:0] \mem3|wr_ptr ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [23:0] \mem4|d ;
wire [23:0] \noise|out24hold_2 ;
wire [1:0] \mem2|trig_cnt ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [1:0] \mem4|trig_cnt ;
wire [23:0] \mem1|d ;
wire [15:0] \u1|W_REG_DATA_R ;
wire [7:0] \dac1|ST ;
wire [31:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b ;
wire [23:0] \dac1|RDATA ;
wire [15:0] \u1|W_REG_DATA ;
wire [37:0] \mem3|Mult1|auto_generated|w212w ;
wire [6:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [37:0] \mem3|Mult0|auto_generated|w212w ;
wire [3:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [11:0] \mem3|count ;
wire [11:0] \mem2|count ;
wire [37:0] \mem4|Mult1|auto_generated|w212w ;
wire [37:0] \mem4|Mult0|auto_generated|w212w ;
wire [4:0] \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [11:0] \mem4|count ;
wire [15:0] \u1|W_REG_DATA_T ;
wire [37:0] \mem2|Mult1|auto_generated|w212w ;
wire [37:0] \mem2|Mult0|auto_generated|w212w ;
wire [23:0] \mem0|d ;
wire [11:0] \mem2|wr_ptr ;
wire [37:0] \mem1|Mult1|auto_generated|w212w ;
wire [37:0] \mem1|Mult0|auto_generated|w212w ;
wire [11:0] \mem1|count ;
wire [37:0] \mem0|Mult1|auto_generated|w212w ;
wire [11:0] \mem0|count ;
wire [6:0] \segL|hex0 ;
wire [6:0] \segR|hex0 ;
wire [23:0] \noise|out24hold_3 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [11:0] \mem4|wr_ptr ;
wire [23:0] \noise|out24ref_4 ;
wire [1:0] \mem0|trig_cnt ;
wire [11:0] \mem1|wr_ptr ;
wire [1:0] \mem1|trig_cnt ;
wire [23:0] \noise|out24hold_4 ;
wire [23:0] \noise|out24ref_3 ;
wire [23:0] \noise|out24ref_2 ;
wire [23:0] \noise|out24ref_1 ;
wire [23:0] \noise|out24hold_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [23:0] \noise|out24ref_5 ;
wire [23:0] \noise|out24ref_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [4:0] \ninety6khz|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [35:0] \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [35:0] \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15];

assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14];
assign \u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15];

assign \ninety6khz|altpll_component|auto_generated|wire_pll1_clk [0] = \ninety6khz|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \ninety6khz|altpll_component|auto_generated|wire_pll1_clk [1] = \ninety6khz|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \ninety6khz|altpll_component|auto_generated|wire_pll1_clk [2] = \ninety6khz|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \ninety6khz|altpll_component|auto_generated|wire_pll1_clk [3] = \ninety6khz|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \ninety6khz|altpll_component|auto_generated|wire_pll1_clk [4] = \ninety6khz|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];

assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] = \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];

assign \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] = \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];

assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] = \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];

assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] = \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];

assign \mem3|Mult1|auto_generated|mac_out4~0  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem3|Mult1|auto_generated|mac_out4~1  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem3|Mult1|auto_generated|mac_out4~2  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem3|Mult1|auto_generated|mac_out4~3  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem3|Mult1|auto_generated|mac_out4~4  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem3|Mult1|auto_generated|mac_out4~5  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem3|Mult1|auto_generated|mac_out4~6  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem3|Mult1|auto_generated|mac_out4~7  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem3|Mult1|auto_generated|mac_out4~8  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem3|Mult1|auto_generated|mac_out4~9  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem3|Mult1|auto_generated|mac_out4~10  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem3|Mult1|auto_generated|mac_out4~11  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem3|Mult1|auto_generated|mac_out4~12  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem3|Mult1|auto_generated|mac_out4~13  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem3|Mult1|auto_generated|mac_out4~14  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem3|Mult1|auto_generated|mac_out4~15  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem3|Mult1|auto_generated|mac_out4~16  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem3|Mult1|auto_generated|mac_out4~dataout  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT1  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT2  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT3  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT4  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT5  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT6  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT7  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT8  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT9  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT10  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT11  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT12  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT13  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT14  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT15  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT16  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT17  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem3|Mult1|auto_generated|mac_out4~DATAOUT18  = \mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem3|Mult1|auto_generated|mac_out2~0  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem3|Mult1|auto_generated|mac_out2~1  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem3|Mult1|auto_generated|mac_out2~2  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem3|Mult1|auto_generated|mac_out2~3  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem3|Mult1|auto_generated|mac_out2~4  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem3|Mult1|auto_generated|w212w [0] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem3|Mult1|auto_generated|w212w [1] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem3|Mult1|auto_generated|w212w [2] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem3|Mult1|auto_generated|w212w [3] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem3|Mult1|auto_generated|w212w [4] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem3|Mult1|auto_generated|w212w [5] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem3|Mult1|auto_generated|w212w [6] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem3|Mult1|auto_generated|w212w [7] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem3|Mult1|auto_generated|w212w [8] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem3|Mult1|auto_generated|w212w [9] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem3|Mult1|auto_generated|w212w [10] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem3|Mult1|auto_generated|w212w [11] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem3|Mult1|auto_generated|w212w [12] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem3|Mult1|auto_generated|w212w [13] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem3|Mult1|auto_generated|w212w [14] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem3|Mult1|auto_generated|w212w [15] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem3|Mult1|auto_generated|w212w [16] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem3|Mult1|auto_generated|w212w [17] = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT18  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT19  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT20  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT21  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT22  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT23  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT24  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT25  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT26  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT27  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT28  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT29  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem3|Mult1|auto_generated|mac_out2~DATAOUT30  = \mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem3|Mult0|auto_generated|mac_out4~0  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem3|Mult0|auto_generated|mac_out4~1  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem3|Mult0|auto_generated|mac_out4~2  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem3|Mult0|auto_generated|mac_out4~3  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem3|Mult0|auto_generated|mac_out4~4  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem3|Mult0|auto_generated|mac_out4~5  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem3|Mult0|auto_generated|mac_out4~6  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem3|Mult0|auto_generated|mac_out4~7  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem3|Mult0|auto_generated|mac_out4~8  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem3|Mult0|auto_generated|mac_out4~9  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem3|Mult0|auto_generated|mac_out4~10  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem3|Mult0|auto_generated|mac_out4~11  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem3|Mult0|auto_generated|mac_out4~12  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem3|Mult0|auto_generated|mac_out4~13  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem3|Mult0|auto_generated|mac_out4~14  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem3|Mult0|auto_generated|mac_out4~15  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem3|Mult0|auto_generated|mac_out4~16  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem3|Mult0|auto_generated|mac_out4~dataout  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT1  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT2  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT3  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT4  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT5  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT6  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT7  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT8  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT9  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT10  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT11  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT12  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT13  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT14  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT15  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT16  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT17  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem3|Mult0|auto_generated|mac_out4~DATAOUT18  = \mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem3|Mult0|auto_generated|mac_out2~0  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem3|Mult0|auto_generated|mac_out2~1  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem3|Mult0|auto_generated|mac_out2~2  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem3|Mult0|auto_generated|mac_out2~3  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem3|Mult0|auto_generated|mac_out2~4  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem3|Mult0|auto_generated|w212w [0] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem3|Mult0|auto_generated|w212w [1] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem3|Mult0|auto_generated|w212w [2] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem3|Mult0|auto_generated|w212w [3] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem3|Mult0|auto_generated|w212w [4] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem3|Mult0|auto_generated|w212w [5] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem3|Mult0|auto_generated|w212w [6] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem3|Mult0|auto_generated|w212w [7] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem3|Mult0|auto_generated|w212w [8] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem3|Mult0|auto_generated|w212w [9] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem3|Mult0|auto_generated|w212w [10] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem3|Mult0|auto_generated|w212w [11] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem3|Mult0|auto_generated|w212w [12] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem3|Mult0|auto_generated|w212w [13] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem3|Mult0|auto_generated|w212w [14] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem3|Mult0|auto_generated|w212w [15] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem3|Mult0|auto_generated|w212w [16] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem3|Mult0|auto_generated|w212w [17] = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT18  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT19  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT20  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT21  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT22  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT23  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT24  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT25  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT26  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT27  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT28  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT29  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem3|Mult0|auto_generated|mac_out2~DATAOUT30  = \mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem4|Mult1|auto_generated|mac_out4~0  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem4|Mult1|auto_generated|mac_out4~1  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem4|Mult1|auto_generated|mac_out4~2  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem4|Mult1|auto_generated|mac_out4~3  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem4|Mult1|auto_generated|mac_out4~4  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem4|Mult1|auto_generated|mac_out4~5  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem4|Mult1|auto_generated|mac_out4~6  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem4|Mult1|auto_generated|mac_out4~7  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem4|Mult1|auto_generated|mac_out4~8  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem4|Mult1|auto_generated|mac_out4~9  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem4|Mult1|auto_generated|mac_out4~10  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem4|Mult1|auto_generated|mac_out4~11  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem4|Mult1|auto_generated|mac_out4~12  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem4|Mult1|auto_generated|mac_out4~13  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem4|Mult1|auto_generated|mac_out4~14  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem4|Mult1|auto_generated|mac_out4~15  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem4|Mult1|auto_generated|mac_out4~16  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem4|Mult1|auto_generated|mac_out4~dataout  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT1  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT2  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT3  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT4  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT5  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT6  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT7  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT8  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT9  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT10  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT11  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT12  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT13  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT14  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT15  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT16  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT17  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem4|Mult1|auto_generated|mac_out4~DATAOUT18  = \mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem4|Mult1|auto_generated|mac_out2~0  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem4|Mult1|auto_generated|mac_out2~1  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem4|Mult1|auto_generated|mac_out2~2  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem4|Mult1|auto_generated|mac_out2~3  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem4|Mult1|auto_generated|mac_out2~4  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem4|Mult1|auto_generated|w212w [0] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem4|Mult1|auto_generated|w212w [1] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem4|Mult1|auto_generated|w212w [2] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem4|Mult1|auto_generated|w212w [3] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem4|Mult1|auto_generated|w212w [4] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem4|Mult1|auto_generated|w212w [5] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem4|Mult1|auto_generated|w212w [6] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem4|Mult1|auto_generated|w212w [7] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem4|Mult1|auto_generated|w212w [8] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem4|Mult1|auto_generated|w212w [9] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem4|Mult1|auto_generated|w212w [10] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem4|Mult1|auto_generated|w212w [11] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem4|Mult1|auto_generated|w212w [12] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem4|Mult1|auto_generated|w212w [13] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem4|Mult1|auto_generated|w212w [14] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem4|Mult1|auto_generated|w212w [15] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem4|Mult1|auto_generated|w212w [16] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem4|Mult1|auto_generated|w212w [17] = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT18  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT19  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT20  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT21  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT22  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT23  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT24  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT25  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT26  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT27  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT28  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT29  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem4|Mult1|auto_generated|mac_out2~DATAOUT30  = \mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem4|Mult0|auto_generated|mac_out4~0  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem4|Mult0|auto_generated|mac_out4~1  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem4|Mult0|auto_generated|mac_out4~2  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem4|Mult0|auto_generated|mac_out4~3  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem4|Mult0|auto_generated|mac_out4~4  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem4|Mult0|auto_generated|mac_out4~5  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem4|Mult0|auto_generated|mac_out4~6  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem4|Mult0|auto_generated|mac_out4~7  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem4|Mult0|auto_generated|mac_out4~8  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem4|Mult0|auto_generated|mac_out4~9  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem4|Mult0|auto_generated|mac_out4~10  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem4|Mult0|auto_generated|mac_out4~11  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem4|Mult0|auto_generated|mac_out4~12  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem4|Mult0|auto_generated|mac_out4~13  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem4|Mult0|auto_generated|mac_out4~14  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem4|Mult0|auto_generated|mac_out4~15  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem4|Mult0|auto_generated|mac_out4~16  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem4|Mult0|auto_generated|mac_out4~dataout  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT1  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT2  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT3  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT4  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT5  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT6  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT7  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT8  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT9  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT10  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT11  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT12  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT13  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT14  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT15  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT16  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT17  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem4|Mult0|auto_generated|mac_out4~DATAOUT18  = \mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem4|Mult0|auto_generated|mac_out2~0  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem4|Mult0|auto_generated|mac_out2~1  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem4|Mult0|auto_generated|mac_out2~2  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem4|Mult0|auto_generated|mac_out2~3  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem4|Mult0|auto_generated|mac_out2~4  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem4|Mult0|auto_generated|w212w [0] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem4|Mult0|auto_generated|w212w [1] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem4|Mult0|auto_generated|w212w [2] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem4|Mult0|auto_generated|w212w [3] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem4|Mult0|auto_generated|w212w [4] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem4|Mult0|auto_generated|w212w [5] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem4|Mult0|auto_generated|w212w [6] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem4|Mult0|auto_generated|w212w [7] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem4|Mult0|auto_generated|w212w [8] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem4|Mult0|auto_generated|w212w [9] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem4|Mult0|auto_generated|w212w [10] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem4|Mult0|auto_generated|w212w [11] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem4|Mult0|auto_generated|w212w [12] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem4|Mult0|auto_generated|w212w [13] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem4|Mult0|auto_generated|w212w [14] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem4|Mult0|auto_generated|w212w [15] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem4|Mult0|auto_generated|w212w [16] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem4|Mult0|auto_generated|w212w [17] = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT18  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT19  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT20  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT21  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT22  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT23  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT24  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT25  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT26  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT27  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT28  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT29  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem4|Mult0|auto_generated|mac_out2~DATAOUT30  = \mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem2|Mult1|auto_generated|mac_out4~0  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem2|Mult1|auto_generated|mac_out4~1  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem2|Mult1|auto_generated|mac_out4~2  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem2|Mult1|auto_generated|mac_out4~3  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem2|Mult1|auto_generated|mac_out4~4  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem2|Mult1|auto_generated|mac_out4~5  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem2|Mult1|auto_generated|mac_out4~6  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem2|Mult1|auto_generated|mac_out4~7  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem2|Mult1|auto_generated|mac_out4~8  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem2|Mult1|auto_generated|mac_out4~9  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem2|Mult1|auto_generated|mac_out4~10  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem2|Mult1|auto_generated|mac_out4~11  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem2|Mult1|auto_generated|mac_out4~12  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem2|Mult1|auto_generated|mac_out4~13  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem2|Mult1|auto_generated|mac_out4~14  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem2|Mult1|auto_generated|mac_out4~15  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem2|Mult1|auto_generated|mac_out4~16  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem2|Mult1|auto_generated|mac_out4~dataout  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT1  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT2  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT3  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT4  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT5  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT6  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT7  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT8  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT9  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT10  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT11  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT12  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT13  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT14  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT15  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT16  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT17  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem2|Mult1|auto_generated|mac_out4~DATAOUT18  = \mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem2|Mult1|auto_generated|mac_out2~0  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem2|Mult1|auto_generated|mac_out2~1  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem2|Mult1|auto_generated|mac_out2~2  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem2|Mult1|auto_generated|mac_out2~3  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem2|Mult1|auto_generated|mac_out2~4  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem2|Mult1|auto_generated|w212w [0] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem2|Mult1|auto_generated|w212w [1] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem2|Mult1|auto_generated|w212w [2] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem2|Mult1|auto_generated|w212w [3] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem2|Mult1|auto_generated|w212w [4] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem2|Mult1|auto_generated|w212w [5] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem2|Mult1|auto_generated|w212w [6] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem2|Mult1|auto_generated|w212w [7] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem2|Mult1|auto_generated|w212w [8] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem2|Mult1|auto_generated|w212w [9] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem2|Mult1|auto_generated|w212w [10] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem2|Mult1|auto_generated|w212w [11] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem2|Mult1|auto_generated|w212w [12] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem2|Mult1|auto_generated|w212w [13] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem2|Mult1|auto_generated|w212w [14] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem2|Mult1|auto_generated|w212w [15] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem2|Mult1|auto_generated|w212w [16] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem2|Mult1|auto_generated|w212w [17] = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT18  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT19  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT20  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT21  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT22  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT23  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT24  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT25  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT26  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT27  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT28  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT29  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem2|Mult1|auto_generated|mac_out2~DATAOUT30  = \mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem2|Mult0|auto_generated|mac_out4~0  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem2|Mult0|auto_generated|mac_out4~1  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem2|Mult0|auto_generated|mac_out4~2  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem2|Mult0|auto_generated|mac_out4~3  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem2|Mult0|auto_generated|mac_out4~4  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem2|Mult0|auto_generated|mac_out4~5  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem2|Mult0|auto_generated|mac_out4~6  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem2|Mult0|auto_generated|mac_out4~7  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem2|Mult0|auto_generated|mac_out4~8  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem2|Mult0|auto_generated|mac_out4~9  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem2|Mult0|auto_generated|mac_out4~10  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem2|Mult0|auto_generated|mac_out4~11  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem2|Mult0|auto_generated|mac_out4~12  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem2|Mult0|auto_generated|mac_out4~13  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem2|Mult0|auto_generated|mac_out4~14  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem2|Mult0|auto_generated|mac_out4~15  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem2|Mult0|auto_generated|mac_out4~16  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem2|Mult0|auto_generated|mac_out4~dataout  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT1  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT2  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT3  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT4  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT5  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT6  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT7  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT8  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT9  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT10  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT11  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT12  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT13  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT14  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT15  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT16  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT17  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem2|Mult0|auto_generated|mac_out4~DATAOUT18  = \mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem2|Mult0|auto_generated|mac_out2~0  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem2|Mult0|auto_generated|mac_out2~1  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem2|Mult0|auto_generated|mac_out2~2  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem2|Mult0|auto_generated|mac_out2~3  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem2|Mult0|auto_generated|mac_out2~4  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem2|Mult0|auto_generated|w212w [0] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem2|Mult0|auto_generated|w212w [1] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem2|Mult0|auto_generated|w212w [2] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem2|Mult0|auto_generated|w212w [3] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem2|Mult0|auto_generated|w212w [4] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem2|Mult0|auto_generated|w212w [5] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem2|Mult0|auto_generated|w212w [6] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem2|Mult0|auto_generated|w212w [7] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem2|Mult0|auto_generated|w212w [8] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem2|Mult0|auto_generated|w212w [9] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem2|Mult0|auto_generated|w212w [10] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem2|Mult0|auto_generated|w212w [11] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem2|Mult0|auto_generated|w212w [12] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem2|Mult0|auto_generated|w212w [13] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem2|Mult0|auto_generated|w212w [14] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem2|Mult0|auto_generated|w212w [15] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem2|Mult0|auto_generated|w212w [16] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem2|Mult0|auto_generated|w212w [17] = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT18  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT19  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT20  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT21  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT22  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT23  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT24  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT25  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT26  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT27  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT28  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT29  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem2|Mult0|auto_generated|mac_out2~DATAOUT30  = \mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem1|Mult1|auto_generated|mac_out4~0  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem1|Mult1|auto_generated|mac_out4~1  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem1|Mult1|auto_generated|mac_out4~2  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem1|Mult1|auto_generated|mac_out4~3  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem1|Mult1|auto_generated|mac_out4~4  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem1|Mult1|auto_generated|mac_out4~5  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem1|Mult1|auto_generated|mac_out4~6  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem1|Mult1|auto_generated|mac_out4~7  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem1|Mult1|auto_generated|mac_out4~8  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem1|Mult1|auto_generated|mac_out4~9  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem1|Mult1|auto_generated|mac_out4~10  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem1|Mult1|auto_generated|mac_out4~11  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem1|Mult1|auto_generated|mac_out4~12  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem1|Mult1|auto_generated|mac_out4~13  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem1|Mult1|auto_generated|mac_out4~14  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem1|Mult1|auto_generated|mac_out4~15  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem1|Mult1|auto_generated|mac_out4~16  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem1|Mult1|auto_generated|mac_out4~dataout  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT1  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT2  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT3  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT4  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT5  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT6  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT7  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT8  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT9  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT10  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT11  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT12  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT13  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT14  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT15  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT16  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT17  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem1|Mult1|auto_generated|mac_out4~DATAOUT18  = \mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem1|Mult1|auto_generated|mac_out2~0  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem1|Mult1|auto_generated|mac_out2~1  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem1|Mult1|auto_generated|mac_out2~2  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem1|Mult1|auto_generated|mac_out2~3  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem1|Mult1|auto_generated|mac_out2~4  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem1|Mult1|auto_generated|w212w [0] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem1|Mult1|auto_generated|w212w [1] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem1|Mult1|auto_generated|w212w [2] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem1|Mult1|auto_generated|w212w [3] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem1|Mult1|auto_generated|w212w [4] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem1|Mult1|auto_generated|w212w [5] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem1|Mult1|auto_generated|w212w [6] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem1|Mult1|auto_generated|w212w [7] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem1|Mult1|auto_generated|w212w [8] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem1|Mult1|auto_generated|w212w [9] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem1|Mult1|auto_generated|w212w [10] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem1|Mult1|auto_generated|w212w [11] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem1|Mult1|auto_generated|w212w [12] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem1|Mult1|auto_generated|w212w [13] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem1|Mult1|auto_generated|w212w [14] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem1|Mult1|auto_generated|w212w [15] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem1|Mult1|auto_generated|w212w [16] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem1|Mult1|auto_generated|w212w [17] = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT18  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT19  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT20  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT21  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT22  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT23  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT24  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT25  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT26  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT27  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT28  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT29  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem1|Mult1|auto_generated|mac_out2~DATAOUT30  = \mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem1|Mult0|auto_generated|mac_out4~0  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem1|Mult0|auto_generated|mac_out4~1  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem1|Mult0|auto_generated|mac_out4~2  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem1|Mult0|auto_generated|mac_out4~3  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem1|Mult0|auto_generated|mac_out4~4  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem1|Mult0|auto_generated|mac_out4~5  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem1|Mult0|auto_generated|mac_out4~6  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem1|Mult0|auto_generated|mac_out4~7  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem1|Mult0|auto_generated|mac_out4~8  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem1|Mult0|auto_generated|mac_out4~9  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem1|Mult0|auto_generated|mac_out4~10  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem1|Mult0|auto_generated|mac_out4~11  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem1|Mult0|auto_generated|mac_out4~12  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem1|Mult0|auto_generated|mac_out4~13  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem1|Mult0|auto_generated|mac_out4~14  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem1|Mult0|auto_generated|mac_out4~15  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem1|Mult0|auto_generated|mac_out4~16  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem1|Mult0|auto_generated|mac_out4~dataout  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT1  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT2  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT3  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT4  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT5  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT6  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT7  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT8  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT9  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT10  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT11  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT12  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT13  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT14  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT15  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT16  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT17  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem1|Mult0|auto_generated|mac_out4~DATAOUT18  = \mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem1|Mult0|auto_generated|mac_out2~0  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem1|Mult0|auto_generated|mac_out2~1  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem1|Mult0|auto_generated|mac_out2~2  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem1|Mult0|auto_generated|mac_out2~3  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem1|Mult0|auto_generated|mac_out2~4  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem1|Mult0|auto_generated|w212w [0] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem1|Mult0|auto_generated|w212w [1] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem1|Mult0|auto_generated|w212w [2] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem1|Mult0|auto_generated|w212w [3] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem1|Mult0|auto_generated|w212w [4] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem1|Mult0|auto_generated|w212w [5] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem1|Mult0|auto_generated|w212w [6] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem1|Mult0|auto_generated|w212w [7] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem1|Mult0|auto_generated|w212w [8] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem1|Mult0|auto_generated|w212w [9] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem1|Mult0|auto_generated|w212w [10] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem1|Mult0|auto_generated|w212w [11] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem1|Mult0|auto_generated|w212w [12] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem1|Mult0|auto_generated|w212w [13] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem1|Mult0|auto_generated|w212w [14] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem1|Mult0|auto_generated|w212w [15] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem1|Mult0|auto_generated|w212w [16] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem1|Mult0|auto_generated|w212w [17] = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT18  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT19  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT20  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT21  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT22  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT23  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT24  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT25  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT26  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT27  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT28  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT29  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem1|Mult0|auto_generated|mac_out2~DATAOUT30  = \mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem3|Mult1|auto_generated|mac_mult3~0  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem3|Mult1|auto_generated|mac_mult3~1  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem3|Mult1|auto_generated|mac_mult3~2  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem3|Mult1|auto_generated|mac_mult3~3  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem3|Mult1|auto_generated|mac_mult3~4  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem3|Mult1|auto_generated|mac_mult3~5  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem3|Mult1|auto_generated|mac_mult3~6  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem3|Mult1|auto_generated|mac_mult3~7  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem3|Mult1|auto_generated|mac_mult3~8  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem3|Mult1|auto_generated|mac_mult3~9  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem3|Mult1|auto_generated|mac_mult3~10  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem3|Mult1|auto_generated|mac_mult3~11  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem3|Mult1|auto_generated|mac_mult3~12  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem3|Mult1|auto_generated|mac_mult3~13  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem3|Mult1|auto_generated|mac_mult3~14  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem3|Mult1|auto_generated|mac_mult3~15  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem3|Mult1|auto_generated|mac_mult3~16  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem3|Mult1|auto_generated|mac_mult3~dataout  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT1  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT2  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT3  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT4  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT5  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT6  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT7  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT8  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT9  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT10  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT11  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT12  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT13  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT14  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT15  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT16  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT17  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem3|Mult1|auto_generated|mac_mult3~DATAOUT18  = \mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem3|Mult1|auto_generated|mac_mult1~0  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem3|Mult1|auto_generated|mac_mult1~1  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem3|Mult1|auto_generated|mac_mult1~2  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem3|Mult1|auto_generated|mac_mult1~3  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem3|Mult1|auto_generated|mac_mult1~4  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem3|Mult1|auto_generated|mac_mult1~dataout  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT1  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT2  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT3  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT4  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT5  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT6  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT7  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT8  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT9  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT10  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT11  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT12  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT13  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT14  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT15  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT16  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT17  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT18  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT19  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT20  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT21  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT22  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT23  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT24  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT25  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT26  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT27  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT28  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT29  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem3|Mult1|auto_generated|mac_mult1~DATAOUT30  = \mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem3|Mult0|auto_generated|mac_mult3~0  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem3|Mult0|auto_generated|mac_mult3~1  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem3|Mult0|auto_generated|mac_mult3~2  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem3|Mult0|auto_generated|mac_mult3~3  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem3|Mult0|auto_generated|mac_mult3~4  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem3|Mult0|auto_generated|mac_mult3~5  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem3|Mult0|auto_generated|mac_mult3~6  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem3|Mult0|auto_generated|mac_mult3~7  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem3|Mult0|auto_generated|mac_mult3~8  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem3|Mult0|auto_generated|mac_mult3~9  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem3|Mult0|auto_generated|mac_mult3~10  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem3|Mult0|auto_generated|mac_mult3~11  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem3|Mult0|auto_generated|mac_mult3~12  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem3|Mult0|auto_generated|mac_mult3~13  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem3|Mult0|auto_generated|mac_mult3~14  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem3|Mult0|auto_generated|mac_mult3~15  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem3|Mult0|auto_generated|mac_mult3~16  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem3|Mult0|auto_generated|mac_mult3~dataout  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT1  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT2  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT3  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT4  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT5  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT6  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT7  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT8  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT9  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT10  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT11  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT12  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT13  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT14  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT15  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT16  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT17  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem3|Mult0|auto_generated|mac_mult3~DATAOUT18  = \mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem3|Mult0|auto_generated|mac_mult1~0  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem3|Mult0|auto_generated|mac_mult1~1  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem3|Mult0|auto_generated|mac_mult1~2  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem3|Mult0|auto_generated|mac_mult1~3  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem3|Mult0|auto_generated|mac_mult1~4  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem3|Mult0|auto_generated|mac_mult1~dataout  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT1  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT2  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT3  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT4  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT5  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT6  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT7  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT8  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT9  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT10  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT11  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT12  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT13  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT14  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT15  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT16  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT17  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT18  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT19  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT20  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT21  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT22  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT23  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT24  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT25  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT26  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT27  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT28  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT29  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem3|Mult0|auto_generated|mac_mult1~DATAOUT30  = \mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem4|Mult1|auto_generated|mac_mult3~0  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem4|Mult1|auto_generated|mac_mult3~1  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem4|Mult1|auto_generated|mac_mult3~2  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem4|Mult1|auto_generated|mac_mult3~3  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem4|Mult1|auto_generated|mac_mult3~4  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem4|Mult1|auto_generated|mac_mult3~5  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem4|Mult1|auto_generated|mac_mult3~6  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem4|Mult1|auto_generated|mac_mult3~7  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem4|Mult1|auto_generated|mac_mult3~8  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem4|Mult1|auto_generated|mac_mult3~9  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem4|Mult1|auto_generated|mac_mult3~10  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem4|Mult1|auto_generated|mac_mult3~11  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem4|Mult1|auto_generated|mac_mult3~12  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem4|Mult1|auto_generated|mac_mult3~13  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem4|Mult1|auto_generated|mac_mult3~14  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem4|Mult1|auto_generated|mac_mult3~15  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem4|Mult1|auto_generated|mac_mult3~16  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem4|Mult1|auto_generated|mac_mult3~dataout  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT1  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT2  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT3  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT4  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT5  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT6  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT7  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT8  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT9  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT10  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT11  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT12  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT13  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT14  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT15  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT16  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT17  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem4|Mult1|auto_generated|mac_mult3~DATAOUT18  = \mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem4|Mult1|auto_generated|mac_mult1~0  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem4|Mult1|auto_generated|mac_mult1~1  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem4|Mult1|auto_generated|mac_mult1~2  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem4|Mult1|auto_generated|mac_mult1~3  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem4|Mult1|auto_generated|mac_mult1~4  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem4|Mult1|auto_generated|mac_mult1~dataout  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT1  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT2  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT3  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT4  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT5  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT6  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT7  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT8  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT9  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT10  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT11  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT12  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT13  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT14  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT15  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT16  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT17  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT18  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT19  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT20  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT21  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT22  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT23  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT24  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT25  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT26  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT27  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT28  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT29  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem4|Mult1|auto_generated|mac_mult1~DATAOUT30  = \mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem4|Mult0|auto_generated|mac_mult3~0  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem4|Mult0|auto_generated|mac_mult3~1  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem4|Mult0|auto_generated|mac_mult3~2  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem4|Mult0|auto_generated|mac_mult3~3  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem4|Mult0|auto_generated|mac_mult3~4  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem4|Mult0|auto_generated|mac_mult3~5  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem4|Mult0|auto_generated|mac_mult3~6  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem4|Mult0|auto_generated|mac_mult3~7  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem4|Mult0|auto_generated|mac_mult3~8  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem4|Mult0|auto_generated|mac_mult3~9  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem4|Mult0|auto_generated|mac_mult3~10  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem4|Mult0|auto_generated|mac_mult3~11  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem4|Mult0|auto_generated|mac_mult3~12  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem4|Mult0|auto_generated|mac_mult3~13  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem4|Mult0|auto_generated|mac_mult3~14  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem4|Mult0|auto_generated|mac_mult3~15  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem4|Mult0|auto_generated|mac_mult3~16  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem4|Mult0|auto_generated|mac_mult3~dataout  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT1  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT2  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT3  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT4  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT5  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT6  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT7  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT8  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT9  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT10  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT11  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT12  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT13  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT14  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT15  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT16  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT17  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem4|Mult0|auto_generated|mac_mult3~DATAOUT18  = \mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem4|Mult0|auto_generated|mac_mult1~0  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem4|Mult0|auto_generated|mac_mult1~1  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem4|Mult0|auto_generated|mac_mult1~2  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem4|Mult0|auto_generated|mac_mult1~3  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem4|Mult0|auto_generated|mac_mult1~4  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem4|Mult0|auto_generated|mac_mult1~dataout  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT1  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT2  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT3  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT4  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT5  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT6  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT7  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT8  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT9  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT10  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT11  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT12  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT13  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT14  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT15  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT16  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT17  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT18  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT19  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT20  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT21  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT22  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT23  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT24  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT25  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT26  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT27  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT28  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT29  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem4|Mult0|auto_generated|mac_mult1~DATAOUT30  = \mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem2|Mult1|auto_generated|mac_mult3~0  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem2|Mult1|auto_generated|mac_mult3~1  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem2|Mult1|auto_generated|mac_mult3~2  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem2|Mult1|auto_generated|mac_mult3~3  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem2|Mult1|auto_generated|mac_mult3~4  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem2|Mult1|auto_generated|mac_mult3~5  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem2|Mult1|auto_generated|mac_mult3~6  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem2|Mult1|auto_generated|mac_mult3~7  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem2|Mult1|auto_generated|mac_mult3~8  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem2|Mult1|auto_generated|mac_mult3~9  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem2|Mult1|auto_generated|mac_mult3~10  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem2|Mult1|auto_generated|mac_mult3~11  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem2|Mult1|auto_generated|mac_mult3~12  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem2|Mult1|auto_generated|mac_mult3~13  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem2|Mult1|auto_generated|mac_mult3~14  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem2|Mult1|auto_generated|mac_mult3~15  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem2|Mult1|auto_generated|mac_mult3~16  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem2|Mult1|auto_generated|mac_mult3~dataout  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT1  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT2  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT3  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT4  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT5  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT6  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT7  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT8  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT9  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT10  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT11  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT12  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT13  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT14  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT15  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT16  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT17  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem2|Mult1|auto_generated|mac_mult3~DATAOUT18  = \mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem2|Mult1|auto_generated|mac_mult1~0  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem2|Mult1|auto_generated|mac_mult1~1  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem2|Mult1|auto_generated|mac_mult1~2  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem2|Mult1|auto_generated|mac_mult1~3  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem2|Mult1|auto_generated|mac_mult1~4  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem2|Mult1|auto_generated|mac_mult1~dataout  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT1  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT2  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT3  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT4  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT5  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT6  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT7  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT8  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT9  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT10  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT11  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT12  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT13  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT14  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT15  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT16  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT17  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT18  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT19  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT20  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT21  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT22  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT23  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT24  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT25  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT26  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT27  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT28  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT29  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem2|Mult1|auto_generated|mac_mult1~DATAOUT30  = \mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem2|Mult0|auto_generated|mac_mult3~0  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem2|Mult0|auto_generated|mac_mult3~1  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem2|Mult0|auto_generated|mac_mult3~2  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem2|Mult0|auto_generated|mac_mult3~3  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem2|Mult0|auto_generated|mac_mult3~4  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem2|Mult0|auto_generated|mac_mult3~5  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem2|Mult0|auto_generated|mac_mult3~6  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem2|Mult0|auto_generated|mac_mult3~7  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem2|Mult0|auto_generated|mac_mult3~8  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem2|Mult0|auto_generated|mac_mult3~9  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem2|Mult0|auto_generated|mac_mult3~10  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem2|Mult0|auto_generated|mac_mult3~11  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem2|Mult0|auto_generated|mac_mult3~12  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem2|Mult0|auto_generated|mac_mult3~13  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem2|Mult0|auto_generated|mac_mult3~14  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem2|Mult0|auto_generated|mac_mult3~15  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem2|Mult0|auto_generated|mac_mult3~16  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem2|Mult0|auto_generated|mac_mult3~dataout  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT1  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT2  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT3  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT4  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT5  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT6  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT7  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT8  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT9  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT10  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT11  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT12  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT13  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT14  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT15  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT16  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT17  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem2|Mult0|auto_generated|mac_mult3~DATAOUT18  = \mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem2|Mult0|auto_generated|mac_mult1~0  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem2|Mult0|auto_generated|mac_mult1~1  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem2|Mult0|auto_generated|mac_mult1~2  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem2|Mult0|auto_generated|mac_mult1~3  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem2|Mult0|auto_generated|mac_mult1~4  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem2|Mult0|auto_generated|mac_mult1~dataout  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT1  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT2  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT3  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT4  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT5  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT6  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT7  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT8  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT9  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT10  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT11  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT12  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT13  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT14  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT15  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT16  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT17  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT18  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT19  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT20  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT21  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT22  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT23  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT24  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT25  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT26  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT27  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT28  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT29  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem2|Mult0|auto_generated|mac_mult1~DATAOUT30  = \mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem1|Mult1|auto_generated|mac_mult3~0  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem1|Mult1|auto_generated|mac_mult3~1  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem1|Mult1|auto_generated|mac_mult3~2  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem1|Mult1|auto_generated|mac_mult3~3  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem1|Mult1|auto_generated|mac_mult3~4  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem1|Mult1|auto_generated|mac_mult3~5  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem1|Mult1|auto_generated|mac_mult3~6  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem1|Mult1|auto_generated|mac_mult3~7  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem1|Mult1|auto_generated|mac_mult3~8  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem1|Mult1|auto_generated|mac_mult3~9  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem1|Mult1|auto_generated|mac_mult3~10  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem1|Mult1|auto_generated|mac_mult3~11  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem1|Mult1|auto_generated|mac_mult3~12  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem1|Mult1|auto_generated|mac_mult3~13  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem1|Mult1|auto_generated|mac_mult3~14  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem1|Mult1|auto_generated|mac_mult3~15  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem1|Mult1|auto_generated|mac_mult3~16  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem1|Mult1|auto_generated|mac_mult3~dataout  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT1  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT2  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT3  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT4  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT5  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT6  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT7  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT8  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT9  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT10  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT11  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT12  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT13  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT14  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT15  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT16  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT17  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem1|Mult1|auto_generated|mac_mult3~DATAOUT18  = \mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem1|Mult1|auto_generated|mac_mult1~0  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem1|Mult1|auto_generated|mac_mult1~1  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem1|Mult1|auto_generated|mac_mult1~2  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem1|Mult1|auto_generated|mac_mult1~3  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem1|Mult1|auto_generated|mac_mult1~4  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem1|Mult1|auto_generated|mac_mult1~dataout  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT1  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT2  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT3  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT4  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT5  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT6  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT7  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT8  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT9  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT10  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT11  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT12  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT13  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT14  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT15  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT16  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT17  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT18  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT19  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT20  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT21  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT22  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT23  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT24  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT25  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT26  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT27  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT28  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT29  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem1|Mult1|auto_generated|mac_mult1~DATAOUT30  = \mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem1|Mult0|auto_generated|mac_mult3~0  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem1|Mult0|auto_generated|mac_mult3~1  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem1|Mult0|auto_generated|mac_mult3~2  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem1|Mult0|auto_generated|mac_mult3~3  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem1|Mult0|auto_generated|mac_mult3~4  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem1|Mult0|auto_generated|mac_mult3~5  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem1|Mult0|auto_generated|mac_mult3~6  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem1|Mult0|auto_generated|mac_mult3~7  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem1|Mult0|auto_generated|mac_mult3~8  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem1|Mult0|auto_generated|mac_mult3~9  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem1|Mult0|auto_generated|mac_mult3~10  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem1|Mult0|auto_generated|mac_mult3~11  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem1|Mult0|auto_generated|mac_mult3~12  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem1|Mult0|auto_generated|mac_mult3~13  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem1|Mult0|auto_generated|mac_mult3~14  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem1|Mult0|auto_generated|mac_mult3~15  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem1|Mult0|auto_generated|mac_mult3~16  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem1|Mult0|auto_generated|mac_mult3~dataout  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT1  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT2  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT3  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT4  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT5  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT6  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT7  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT8  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT9  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT10  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT11  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT12  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT13  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT14  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT15  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT16  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT17  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem1|Mult0|auto_generated|mac_mult3~DATAOUT18  = \mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem1|Mult0|auto_generated|mac_mult1~0  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem1|Mult0|auto_generated|mac_mult1~1  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem1|Mult0|auto_generated|mac_mult1~2  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem1|Mult0|auto_generated|mac_mult1~3  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem1|Mult0|auto_generated|mac_mult1~4  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem1|Mult0|auto_generated|mac_mult1~dataout  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT1  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT2  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT3  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT4  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT5  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT6  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT7  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT8  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT9  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT10  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT11  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT12  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT13  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT14  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT15  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT16  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT17  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT18  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT19  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT20  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT21  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT22  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT23  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT24  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT25  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT26  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT27  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT28  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT29  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem1|Mult0|auto_generated|mac_mult1~DATAOUT30  = \mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem0|Mult1|auto_generated|mac_out4~0  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem0|Mult1|auto_generated|mac_out4~1  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem0|Mult1|auto_generated|mac_out4~2  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem0|Mult1|auto_generated|mac_out4~3  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem0|Mult1|auto_generated|mac_out4~4  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem0|Mult1|auto_generated|mac_out4~5  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem0|Mult1|auto_generated|mac_out4~6  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem0|Mult1|auto_generated|mac_out4~7  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem0|Mult1|auto_generated|mac_out4~8  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem0|Mult1|auto_generated|mac_out4~9  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem0|Mult1|auto_generated|mac_out4~10  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem0|Mult1|auto_generated|mac_out4~11  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem0|Mult1|auto_generated|mac_out4~12  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem0|Mult1|auto_generated|mac_out4~13  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem0|Mult1|auto_generated|mac_out4~14  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem0|Mult1|auto_generated|mac_out4~15  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem0|Mult1|auto_generated|mac_out4~16  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem0|Mult1|auto_generated|mac_out4~dataout  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT1  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT2  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT3  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT4  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT5  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT6  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT7  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT8  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT9  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT10  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT11  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT12  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT13  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT14  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT15  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT16  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT17  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem0|Mult1|auto_generated|mac_out4~DATAOUT18  = \mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem0|Mult1|auto_generated|mac_out2~0  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem0|Mult1|auto_generated|mac_out2~1  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem0|Mult1|auto_generated|mac_out2~2  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem0|Mult1|auto_generated|mac_out2~3  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem0|Mult1|auto_generated|mac_out2~4  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem0|Mult1|auto_generated|w212w [0] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem0|Mult1|auto_generated|w212w [1] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem0|Mult1|auto_generated|w212w [2] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem0|Mult1|auto_generated|w212w [3] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem0|Mult1|auto_generated|w212w [4] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem0|Mult1|auto_generated|w212w [5] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem0|Mult1|auto_generated|w212w [6] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem0|Mult1|auto_generated|w212w [7] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem0|Mult1|auto_generated|w212w [8] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem0|Mult1|auto_generated|w212w [9] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem0|Mult1|auto_generated|w212w [10] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem0|Mult1|auto_generated|w212w [11] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem0|Mult1|auto_generated|w212w [12] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem0|Mult1|auto_generated|w212w [13] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem0|Mult1|auto_generated|w212w [14] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem0|Mult1|auto_generated|w212w [15] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem0|Mult1|auto_generated|w212w [16] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem0|Mult1|auto_generated|w212w [17] = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT18  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT19  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT20  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT21  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT22  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT23  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT24  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT25  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT26  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT27  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT28  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT29  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem0|Mult1|auto_generated|mac_out2~DATAOUT30  = \mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem0|Mult0|auto_generated|mac_out4~0  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \mem0|Mult0|auto_generated|mac_out4~1  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \mem0|Mult0|auto_generated|mac_out4~2  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \mem0|Mult0|auto_generated|mac_out4~3  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \mem0|Mult0|auto_generated|mac_out4~4  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \mem0|Mult0|auto_generated|mac_out4~5  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \mem0|Mult0|auto_generated|mac_out4~6  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \mem0|Mult0|auto_generated|mac_out4~7  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \mem0|Mult0|auto_generated|mac_out4~8  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \mem0|Mult0|auto_generated|mac_out4~9  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \mem0|Mult0|auto_generated|mac_out4~10  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \mem0|Mult0|auto_generated|mac_out4~11  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \mem0|Mult0|auto_generated|mac_out4~12  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \mem0|Mult0|auto_generated|mac_out4~13  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \mem0|Mult0|auto_generated|mac_out4~14  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \mem0|Mult0|auto_generated|mac_out4~15  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \mem0|Mult0|auto_generated|mac_out4~16  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \mem0|Mult0|auto_generated|mac_out4~dataout  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT1  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT2  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT3  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT4  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT5  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT6  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT7  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT8  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT9  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT10  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT11  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT12  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT13  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT14  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT15  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT16  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT17  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \mem0|Mult0|auto_generated|mac_out4~DATAOUT18  = \mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \mem0|Mult0|auto_generated|mac_out2~0  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mem0|Mult0|auto_generated|mac_out2~1  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mem0|Mult0|auto_generated|mac_out2~2  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mem0|Mult0|auto_generated|mac_out2~3  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mem0|Mult0|auto_generated|mac_out2~4  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mem0|Mult0|auto_generated|w212w [0] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mem0|Mult0|auto_generated|w212w [1] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mem0|Mult0|auto_generated|w212w [2] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mem0|Mult0|auto_generated|w212w [3] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mem0|Mult0|auto_generated|w212w [4] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mem0|Mult0|auto_generated|w212w [5] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mem0|Mult0|auto_generated|w212w [6] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mem0|Mult0|auto_generated|w212w [7] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mem0|Mult0|auto_generated|w212w [8] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mem0|Mult0|auto_generated|w212w [9] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mem0|Mult0|auto_generated|w212w [10] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mem0|Mult0|auto_generated|w212w [11] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mem0|Mult0|auto_generated|w212w [12] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \mem0|Mult0|auto_generated|w212w [13] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \mem0|Mult0|auto_generated|w212w [14] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \mem0|Mult0|auto_generated|w212w [15] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \mem0|Mult0|auto_generated|w212w [16] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \mem0|Mult0|auto_generated|w212w [17] = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT18  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT19  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT20  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT21  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT22  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT23  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT24  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT25  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT26  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT27  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT28  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT29  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \mem0|Mult0|auto_generated|mac_out2~DATAOUT30  = \mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \mem0|Mult1|auto_generated|mac_mult3~0  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem0|Mult1|auto_generated|mac_mult3~1  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem0|Mult1|auto_generated|mac_mult3~2  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem0|Mult1|auto_generated|mac_mult3~3  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem0|Mult1|auto_generated|mac_mult3~4  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem0|Mult1|auto_generated|mac_mult3~5  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem0|Mult1|auto_generated|mac_mult3~6  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem0|Mult1|auto_generated|mac_mult3~7  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem0|Mult1|auto_generated|mac_mult3~8  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem0|Mult1|auto_generated|mac_mult3~9  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem0|Mult1|auto_generated|mac_mult3~10  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem0|Mult1|auto_generated|mac_mult3~11  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem0|Mult1|auto_generated|mac_mult3~12  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem0|Mult1|auto_generated|mac_mult3~13  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem0|Mult1|auto_generated|mac_mult3~14  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem0|Mult1|auto_generated|mac_mult3~15  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem0|Mult1|auto_generated|mac_mult3~16  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem0|Mult1|auto_generated|mac_mult3~dataout  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT1  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT2  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT3  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT4  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT5  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT6  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT7  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT8  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT9  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT10  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT11  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT12  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT13  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT14  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT15  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT16  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT17  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem0|Mult1|auto_generated|mac_mult3~DATAOUT18  = \mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem0|Mult1|auto_generated|mac_mult1~0  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem0|Mult1|auto_generated|mac_mult1~1  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem0|Mult1|auto_generated|mac_mult1~2  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem0|Mult1|auto_generated|mac_mult1~3  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem0|Mult1|auto_generated|mac_mult1~4  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem0|Mult1|auto_generated|mac_mult1~dataout  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT1  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT2  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT3  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT4  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT5  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT6  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT7  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT8  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT9  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT10  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT11  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT12  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT13  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT14  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT15  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT16  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT17  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT18  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT19  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT20  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT21  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT22  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT23  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT24  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT25  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT26  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT27  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT28  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT29  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem0|Mult1|auto_generated|mac_mult1~DATAOUT30  = \mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem0|Mult0|auto_generated|mac_mult3~0  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \mem0|Mult0|auto_generated|mac_mult3~1  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \mem0|Mult0|auto_generated|mac_mult3~2  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \mem0|Mult0|auto_generated|mac_mult3~3  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \mem0|Mult0|auto_generated|mac_mult3~4  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \mem0|Mult0|auto_generated|mac_mult3~5  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \mem0|Mult0|auto_generated|mac_mult3~6  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \mem0|Mult0|auto_generated|mac_mult3~7  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \mem0|Mult0|auto_generated|mac_mult3~8  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \mem0|Mult0|auto_generated|mac_mult3~9  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \mem0|Mult0|auto_generated|mac_mult3~10  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \mem0|Mult0|auto_generated|mac_mult3~11  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \mem0|Mult0|auto_generated|mac_mult3~12  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \mem0|Mult0|auto_generated|mac_mult3~13  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \mem0|Mult0|auto_generated|mac_mult3~14  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \mem0|Mult0|auto_generated|mac_mult3~15  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \mem0|Mult0|auto_generated|mac_mult3~16  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \mem0|Mult0|auto_generated|mac_mult3~dataout  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT1  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT2  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT3  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT4  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT5  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT6  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT7  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT8  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT9  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT10  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT11  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT12  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT13  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT14  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT15  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT16  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT17  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \mem0|Mult0|auto_generated|mac_mult3~DATAOUT18  = \mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \mem0|Mult0|auto_generated|mac_mult1~0  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mem0|Mult0|auto_generated|mac_mult1~1  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mem0|Mult0|auto_generated|mac_mult1~2  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mem0|Mult0|auto_generated|mac_mult1~3  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mem0|Mult0|auto_generated|mac_mult1~4  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mem0|Mult0|auto_generated|mac_mult1~dataout  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT1  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT2  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT3  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT4  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT5  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT6  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT7  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT8  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT9  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT10  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT11  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT12  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT13  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT14  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT15  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT16  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT17  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT18  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT19  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT20  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT21  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT22  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT23  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT24  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT25  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT26  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT27  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT28  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT29  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \mem0|Mult0|auto_generated|mac_mult1~DATAOUT30  = \mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];

assign \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] = \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

// Location: LCCOMB_X44_Y50_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(!\segR|hex0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(!\segR|hex0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(!\segR|hex0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(!\segR|hex0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(!\segR|hex0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(!\segR|hex0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\segR|hex0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(!\segL|hex0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(!\segL|hex0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(!\segL|hex0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(!\segL|hex0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(!\segL|hex0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(!\segL|hex0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\segL|hex0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \AUDIO_DIN_MFP1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_DIN_MFP1),
	.obar());
// synopsys translate_off
defparam \AUDIO_DIN_MFP1~output .bus_hold = "false";
defparam \AUDIO_DIN_MFP1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \AUDIO_MCLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_MCLK),
	.obar());
// synopsys translate_off
defparam \AUDIO_MCLK~output .bus_hold = "false";
defparam \AUDIO_MCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \AUDIO_SCL_SS_n~output (
	.i(!\u1|CS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_SCL_SS_n),
	.obar());
// synopsys translate_off
defparam \AUDIO_SCL_SS_n~output .bus_hold = "false";
defparam \AUDIO_SCL_SS_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \AUDIO_SCLK_MFP3~output (
	.i(!\u1|SCLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_SCLK_MFP3),
	.obar());
// synopsys translate_off
defparam \AUDIO_SCLK_MFP3~output .bus_hold = "false";
defparam \AUDIO_SCLK_MFP3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \AUDIO_SPI_SELECT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_SPI_SELECT),
	.obar());
// synopsys translate_off
defparam \AUDIO_SPI_SELECT~output .bus_hold = "false";
defparam \AUDIO_SPI_SELECT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \DAC_SCLK~output (
	.i(\dac1|SCLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SCLK),
	.obar());
// synopsys translate_off
defparam \DAC_SCLK~output .bus_hold = "false";
defparam \DAC_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \DAC_SYNC_n~output (
	.i(!\dac1|SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SYNC_n),
	.obar());
// synopsys translate_off
defparam \DAC_SYNC_n~output .bus_hold = "false";
defparam \DAC_SYNC_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N30
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \AUDIO_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_BCLK),
	.obar());
// synopsys translate_off
defparam \AUDIO_BCLK~output .bus_hold = "false";
defparam \AUDIO_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \AUDIO_GPIO_MFP5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_GPIO_MFP5),
	.obar());
// synopsys translate_off
defparam \AUDIO_GPIO_MFP5~output .bus_hold = "false";
defparam \AUDIO_GPIO_MFP5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \AUDIO_RESET_n~output (
	.i(\RESET_DELAY_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_RESET_n),
	.obar());
// synopsys translate_off
defparam \AUDIO_RESET_n~output .bus_hold = "false";
defparam \AUDIO_RESET_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \AUDIO_SDA_MOSI~output (
	.i(\u1|DIN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_SDA_MOSI),
	.obar());
// synopsys translate_off
defparam \AUDIO_SDA_MOSI~output .bus_hold = "false";
defparam \AUDIO_SDA_MOSI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \AUDIO_WCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_WCLK),
	.obar());
// synopsys translate_off
defparam \AUDIO_WCLK~output .bus_hold = "false";
defparam \AUDIO_WCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \DAC_DATA~output (
	.i(\dac1|DIN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DATA),
	.obar());
// synopsys translate_off
defparam \DAC_DATA~output .bus_hold = "false";
defparam \DAC_DATA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
fiftyfivenm_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \MAX10_CLK2_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK2_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK2_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK2_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK2_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
fiftyfivenm_lcell_comb \DELAY_CNT[0]~93 (
// Equation(s):
// \DELAY_CNT[0]~93_combout  = DELAY_CNT[0] $ (\LessThan0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(DELAY_CNT[0]),
	.datad(\LessThan0~10_combout ),
	.cin(gnd),
	.combout(\DELAY_CNT[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \DELAY_CNT[0]~93 .lut_mask = 16'h0FF0;
defparam \DELAY_CNT[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \FPGA_RESET_n~input (
	.i(FPGA_RESET_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA_RESET_n~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_n~input .bus_hold = "false";
defparam \FPGA_RESET_n~input .listen_to_nsleep_signal = "false";
defparam \FPGA_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y23_N1
dffeas \DELAY_CNT[0] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[0]~93_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[0] .is_wysiwyg = "true";
defparam \DELAY_CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
fiftyfivenm_lcell_comb \DELAY_CNT[1]~31 (
// Equation(s):
// \DELAY_CNT[1]~31_combout  = (DELAY_CNT[0] & (DELAY_CNT[1] $ (VCC))) # (!DELAY_CNT[0] & (DELAY_CNT[1] & VCC))
// \DELAY_CNT[1]~32  = CARRY((DELAY_CNT[0] & DELAY_CNT[1]))

	.dataa(DELAY_CNT[0]),
	.datab(DELAY_CNT[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DELAY_CNT[1]~31_combout ),
	.cout(\DELAY_CNT[1]~32 ));
// synopsys translate_off
defparam \DELAY_CNT[1]~31 .lut_mask = 16'h6688;
defparam \DELAY_CNT[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N3
dffeas \DELAY_CNT[1] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[1]~31_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[1] .is_wysiwyg = "true";
defparam \DELAY_CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
fiftyfivenm_lcell_comb \DELAY_CNT[2]~33 (
// Equation(s):
// \DELAY_CNT[2]~33_combout  = (DELAY_CNT[2] & (!\DELAY_CNT[1]~32 )) # (!DELAY_CNT[2] & ((\DELAY_CNT[1]~32 ) # (GND)))
// \DELAY_CNT[2]~34  = CARRY((!\DELAY_CNT[1]~32 ) # (!DELAY_CNT[2]))

	.dataa(gnd),
	.datab(DELAY_CNT[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[1]~32 ),
	.combout(\DELAY_CNT[2]~33_combout ),
	.cout(\DELAY_CNT[2]~34 ));
// synopsys translate_off
defparam \DELAY_CNT[2]~33 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N5
dffeas \DELAY_CNT[2] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[2]~33_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[2] .is_wysiwyg = "true";
defparam \DELAY_CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N6
fiftyfivenm_lcell_comb \DELAY_CNT[3]~35 (
// Equation(s):
// \DELAY_CNT[3]~35_combout  = (DELAY_CNT[3] & (\DELAY_CNT[2]~34  $ (GND))) # (!DELAY_CNT[3] & (!\DELAY_CNT[2]~34  & VCC))
// \DELAY_CNT[3]~36  = CARRY((DELAY_CNT[3] & !\DELAY_CNT[2]~34 ))

	.dataa(DELAY_CNT[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[2]~34 ),
	.combout(\DELAY_CNT[3]~35_combout ),
	.cout(\DELAY_CNT[3]~36 ));
// synopsys translate_off
defparam \DELAY_CNT[3]~35 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N7
dffeas \DELAY_CNT[3] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[3]~35_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[3] .is_wysiwyg = "true";
defparam \DELAY_CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
fiftyfivenm_lcell_comb \DELAY_CNT[4]~37 (
// Equation(s):
// \DELAY_CNT[4]~37_combout  = (DELAY_CNT[4] & (!\DELAY_CNT[3]~36 )) # (!DELAY_CNT[4] & ((\DELAY_CNT[3]~36 ) # (GND)))
// \DELAY_CNT[4]~38  = CARRY((!\DELAY_CNT[3]~36 ) # (!DELAY_CNT[4]))

	.dataa(gnd),
	.datab(DELAY_CNT[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[3]~36 ),
	.combout(\DELAY_CNT[4]~37_combout ),
	.cout(\DELAY_CNT[4]~38 ));
// synopsys translate_off
defparam \DELAY_CNT[4]~37 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N9
dffeas \DELAY_CNT[4] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[4]~37_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[4] .is_wysiwyg = "true";
defparam \DELAY_CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
fiftyfivenm_lcell_comb \DELAY_CNT[5]~39 (
// Equation(s):
// \DELAY_CNT[5]~39_combout  = (DELAY_CNT[5] & (\DELAY_CNT[4]~38  $ (GND))) # (!DELAY_CNT[5] & (!\DELAY_CNT[4]~38  & VCC))
// \DELAY_CNT[5]~40  = CARRY((DELAY_CNT[5] & !\DELAY_CNT[4]~38 ))

	.dataa(DELAY_CNT[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[4]~38 ),
	.combout(\DELAY_CNT[5]~39_combout ),
	.cout(\DELAY_CNT[5]~40 ));
// synopsys translate_off
defparam \DELAY_CNT[5]~39 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N11
dffeas \DELAY_CNT[5] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[5]~39_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[5] .is_wysiwyg = "true";
defparam \DELAY_CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
fiftyfivenm_lcell_comb \DELAY_CNT[6]~41 (
// Equation(s):
// \DELAY_CNT[6]~41_combout  = (DELAY_CNT[6] & (!\DELAY_CNT[5]~40 )) # (!DELAY_CNT[6] & ((\DELAY_CNT[5]~40 ) # (GND)))
// \DELAY_CNT[6]~42  = CARRY((!\DELAY_CNT[5]~40 ) # (!DELAY_CNT[6]))

	.dataa(DELAY_CNT[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[5]~40 ),
	.combout(\DELAY_CNT[6]~41_combout ),
	.cout(\DELAY_CNT[6]~42 ));
// synopsys translate_off
defparam \DELAY_CNT[6]~41 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N13
dffeas \DELAY_CNT[6] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[6]~41_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[6] .is_wysiwyg = "true";
defparam \DELAY_CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N14
fiftyfivenm_lcell_comb \DELAY_CNT[7]~43 (
// Equation(s):
// \DELAY_CNT[7]~43_combout  = (DELAY_CNT[7] & (\DELAY_CNT[6]~42  $ (GND))) # (!DELAY_CNT[7] & (!\DELAY_CNT[6]~42  & VCC))
// \DELAY_CNT[7]~44  = CARRY((DELAY_CNT[7] & !\DELAY_CNT[6]~42 ))

	.dataa(gnd),
	.datab(DELAY_CNT[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[6]~42 ),
	.combout(\DELAY_CNT[7]~43_combout ),
	.cout(\DELAY_CNT[7]~44 ));
// synopsys translate_off
defparam \DELAY_CNT[7]~43 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N15
dffeas \DELAY_CNT[7] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[7]~43_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[7] .is_wysiwyg = "true";
defparam \DELAY_CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
fiftyfivenm_lcell_comb \DELAY_CNT[8]~45 (
// Equation(s):
// \DELAY_CNT[8]~45_combout  = (DELAY_CNT[8] & (!\DELAY_CNT[7]~44 )) # (!DELAY_CNT[8] & ((\DELAY_CNT[7]~44 ) # (GND)))
// \DELAY_CNT[8]~46  = CARRY((!\DELAY_CNT[7]~44 ) # (!DELAY_CNT[8]))

	.dataa(gnd),
	.datab(DELAY_CNT[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[7]~44 ),
	.combout(\DELAY_CNT[8]~45_combout ),
	.cout(\DELAY_CNT[8]~46 ));
// synopsys translate_off
defparam \DELAY_CNT[8]~45 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N17
dffeas \DELAY_CNT[8] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[8]~45_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[8]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[8] .is_wysiwyg = "true";
defparam \DELAY_CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
fiftyfivenm_lcell_comb \DELAY_CNT[9]~47 (
// Equation(s):
// \DELAY_CNT[9]~47_combout  = (DELAY_CNT[9] & (\DELAY_CNT[8]~46  $ (GND))) # (!DELAY_CNT[9] & (!\DELAY_CNT[8]~46  & VCC))
// \DELAY_CNT[9]~48  = CARRY((DELAY_CNT[9] & !\DELAY_CNT[8]~46 ))

	.dataa(gnd),
	.datab(DELAY_CNT[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[8]~46 ),
	.combout(\DELAY_CNT[9]~47_combout ),
	.cout(\DELAY_CNT[9]~48 ));
// synopsys translate_off
defparam \DELAY_CNT[9]~47 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N19
dffeas \DELAY_CNT[9] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[9]~47_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[9]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[9] .is_wysiwyg = "true";
defparam \DELAY_CNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
fiftyfivenm_lcell_comb \DELAY_CNT[10]~49 (
// Equation(s):
// \DELAY_CNT[10]~49_combout  = (DELAY_CNT[10] & (!\DELAY_CNT[9]~48 )) # (!DELAY_CNT[10] & ((\DELAY_CNT[9]~48 ) # (GND)))
// \DELAY_CNT[10]~50  = CARRY((!\DELAY_CNT[9]~48 ) # (!DELAY_CNT[10]))

	.dataa(gnd),
	.datab(DELAY_CNT[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[9]~48 ),
	.combout(\DELAY_CNT[10]~49_combout ),
	.cout(\DELAY_CNT[10]~50 ));
// synopsys translate_off
defparam \DELAY_CNT[10]~49 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N21
dffeas \DELAY_CNT[10] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[10]~49_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[10]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[10] .is_wysiwyg = "true";
defparam \DELAY_CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
fiftyfivenm_lcell_comb \DELAY_CNT[11]~51 (
// Equation(s):
// \DELAY_CNT[11]~51_combout  = (DELAY_CNT[11] & (\DELAY_CNT[10]~50  $ (GND))) # (!DELAY_CNT[11] & (!\DELAY_CNT[10]~50  & VCC))
// \DELAY_CNT[11]~52  = CARRY((DELAY_CNT[11] & !\DELAY_CNT[10]~50 ))

	.dataa(DELAY_CNT[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[10]~50 ),
	.combout(\DELAY_CNT[11]~51_combout ),
	.cout(\DELAY_CNT[11]~52 ));
// synopsys translate_off
defparam \DELAY_CNT[11]~51 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N23
dffeas \DELAY_CNT[11] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[11]~51_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[11]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[11] .is_wysiwyg = "true";
defparam \DELAY_CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
fiftyfivenm_lcell_comb \DELAY_CNT[12]~53 (
// Equation(s):
// \DELAY_CNT[12]~53_combout  = (DELAY_CNT[12] & (!\DELAY_CNT[11]~52 )) # (!DELAY_CNT[12] & ((\DELAY_CNT[11]~52 ) # (GND)))
// \DELAY_CNT[12]~54  = CARRY((!\DELAY_CNT[11]~52 ) # (!DELAY_CNT[12]))

	.dataa(gnd),
	.datab(DELAY_CNT[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[11]~52 ),
	.combout(\DELAY_CNT[12]~53_combout ),
	.cout(\DELAY_CNT[12]~54 ));
// synopsys translate_off
defparam \DELAY_CNT[12]~53 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N25
dffeas \DELAY_CNT[12] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[12]~53_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[12]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[12] .is_wysiwyg = "true";
defparam \DELAY_CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
fiftyfivenm_lcell_comb \DELAY_CNT[13]~55 (
// Equation(s):
// \DELAY_CNT[13]~55_combout  = (DELAY_CNT[13] & (\DELAY_CNT[12]~54  $ (GND))) # (!DELAY_CNT[13] & (!\DELAY_CNT[12]~54  & VCC))
// \DELAY_CNT[13]~56  = CARRY((DELAY_CNT[13] & !\DELAY_CNT[12]~54 ))

	.dataa(DELAY_CNT[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[12]~54 ),
	.combout(\DELAY_CNT[13]~55_combout ),
	.cout(\DELAY_CNT[13]~56 ));
// synopsys translate_off
defparam \DELAY_CNT[13]~55 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N27
dffeas \DELAY_CNT[13] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[13]~55_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[13]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[13] .is_wysiwyg = "true";
defparam \DELAY_CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
fiftyfivenm_lcell_comb \DELAY_CNT[14]~57 (
// Equation(s):
// \DELAY_CNT[14]~57_combout  = (DELAY_CNT[14] & (!\DELAY_CNT[13]~56 )) # (!DELAY_CNT[14] & ((\DELAY_CNT[13]~56 ) # (GND)))
// \DELAY_CNT[14]~58  = CARRY((!\DELAY_CNT[13]~56 ) # (!DELAY_CNT[14]))

	.dataa(gnd),
	.datab(DELAY_CNT[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[13]~56 ),
	.combout(\DELAY_CNT[14]~57_combout ),
	.cout(\DELAY_CNT[14]~58 ));
// synopsys translate_off
defparam \DELAY_CNT[14]~57 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N29
dffeas \DELAY_CNT[14] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[14]~57_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[14] .is_wysiwyg = "true";
defparam \DELAY_CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
fiftyfivenm_lcell_comb \DELAY_CNT[15]~59 (
// Equation(s):
// \DELAY_CNT[15]~59_combout  = (DELAY_CNT[15] & (\DELAY_CNT[14]~58  $ (GND))) # (!DELAY_CNT[15] & (!\DELAY_CNT[14]~58  & VCC))
// \DELAY_CNT[15]~60  = CARRY((DELAY_CNT[15] & !\DELAY_CNT[14]~58 ))

	.dataa(DELAY_CNT[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[14]~58 ),
	.combout(\DELAY_CNT[15]~59_combout ),
	.cout(\DELAY_CNT[15]~60 ));
// synopsys translate_off
defparam \DELAY_CNT[15]~59 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y23_N31
dffeas \DELAY_CNT[15] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[15]~59_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[15] .is_wysiwyg = "true";
defparam \DELAY_CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N0
fiftyfivenm_lcell_comb \DELAY_CNT[16]~61 (
// Equation(s):
// \DELAY_CNT[16]~61_combout  = (DELAY_CNT[16] & (!\DELAY_CNT[15]~60 )) # (!DELAY_CNT[16] & ((\DELAY_CNT[15]~60 ) # (GND)))
// \DELAY_CNT[16]~62  = CARRY((!\DELAY_CNT[15]~60 ) # (!DELAY_CNT[16]))

	.dataa(gnd),
	.datab(DELAY_CNT[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[15]~60 ),
	.combout(\DELAY_CNT[16]~61_combout ),
	.cout(\DELAY_CNT[16]~62 ));
// synopsys translate_off
defparam \DELAY_CNT[16]~61 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N1
dffeas \DELAY_CNT[16] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[16]~61_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[16]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[16] .is_wysiwyg = "true";
defparam \DELAY_CNT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
fiftyfivenm_lcell_comb \DELAY_CNT[17]~63 (
// Equation(s):
// \DELAY_CNT[17]~63_combout  = (DELAY_CNT[17] & (\DELAY_CNT[16]~62  $ (GND))) # (!DELAY_CNT[17] & (!\DELAY_CNT[16]~62  & VCC))
// \DELAY_CNT[17]~64  = CARRY((DELAY_CNT[17] & !\DELAY_CNT[16]~62 ))

	.dataa(gnd),
	.datab(DELAY_CNT[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[16]~62 ),
	.combout(\DELAY_CNT[17]~63_combout ),
	.cout(\DELAY_CNT[17]~64 ));
// synopsys translate_off
defparam \DELAY_CNT[17]~63 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N3
dffeas \DELAY_CNT[17] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[17]~63_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[17]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[17] .is_wysiwyg = "true";
defparam \DELAY_CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N4
fiftyfivenm_lcell_comb \DELAY_CNT[18]~65 (
// Equation(s):
// \DELAY_CNT[18]~65_combout  = (DELAY_CNT[18] & (!\DELAY_CNT[17]~64 )) # (!DELAY_CNT[18] & ((\DELAY_CNT[17]~64 ) # (GND)))
// \DELAY_CNT[18]~66  = CARRY((!\DELAY_CNT[17]~64 ) # (!DELAY_CNT[18]))

	.dataa(gnd),
	.datab(DELAY_CNT[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[17]~64 ),
	.combout(\DELAY_CNT[18]~65_combout ),
	.cout(\DELAY_CNT[18]~66 ));
// synopsys translate_off
defparam \DELAY_CNT[18]~65 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N5
dffeas \DELAY_CNT[18] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[18]~65_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[18]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[18] .is_wysiwyg = "true";
defparam \DELAY_CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
fiftyfivenm_lcell_comb \DELAY_CNT[19]~67 (
// Equation(s):
// \DELAY_CNT[19]~67_combout  = (DELAY_CNT[19] & (\DELAY_CNT[18]~66  $ (GND))) # (!DELAY_CNT[19] & (!\DELAY_CNT[18]~66  & VCC))
// \DELAY_CNT[19]~68  = CARRY((DELAY_CNT[19] & !\DELAY_CNT[18]~66 ))

	.dataa(DELAY_CNT[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[18]~66 ),
	.combout(\DELAY_CNT[19]~67_combout ),
	.cout(\DELAY_CNT[19]~68 ));
// synopsys translate_off
defparam \DELAY_CNT[19]~67 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N7
dffeas \DELAY_CNT[19] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[19]~67_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[19]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[19] .is_wysiwyg = "true";
defparam \DELAY_CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
fiftyfivenm_lcell_comb \DELAY_CNT[20]~69 (
// Equation(s):
// \DELAY_CNT[20]~69_combout  = (DELAY_CNT[20] & (!\DELAY_CNT[19]~68 )) # (!DELAY_CNT[20] & ((\DELAY_CNT[19]~68 ) # (GND)))
// \DELAY_CNT[20]~70  = CARRY((!\DELAY_CNT[19]~68 ) # (!DELAY_CNT[20]))

	.dataa(gnd),
	.datab(DELAY_CNT[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[19]~68 ),
	.combout(\DELAY_CNT[20]~69_combout ),
	.cout(\DELAY_CNT[20]~70 ));
// synopsys translate_off
defparam \DELAY_CNT[20]~69 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N9
dffeas \DELAY_CNT[20] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[20]~69_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[20]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[20] .is_wysiwyg = "true";
defparam \DELAY_CNT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N10
fiftyfivenm_lcell_comb \DELAY_CNT[21]~71 (
// Equation(s):
// \DELAY_CNT[21]~71_combout  = (DELAY_CNT[21] & (\DELAY_CNT[20]~70  $ (GND))) # (!DELAY_CNT[21] & (!\DELAY_CNT[20]~70  & VCC))
// \DELAY_CNT[21]~72  = CARRY((DELAY_CNT[21] & !\DELAY_CNT[20]~70 ))

	.dataa(DELAY_CNT[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[20]~70 ),
	.combout(\DELAY_CNT[21]~71_combout ),
	.cout(\DELAY_CNT[21]~72 ));
// synopsys translate_off
defparam \DELAY_CNT[21]~71 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N11
dffeas \DELAY_CNT[21] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[21]~71_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[21]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[21] .is_wysiwyg = "true";
defparam \DELAY_CNT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
fiftyfivenm_lcell_comb \DELAY_CNT[22]~73 (
// Equation(s):
// \DELAY_CNT[22]~73_combout  = (DELAY_CNT[22] & (!\DELAY_CNT[21]~72 )) # (!DELAY_CNT[22] & ((\DELAY_CNT[21]~72 ) # (GND)))
// \DELAY_CNT[22]~74  = CARRY((!\DELAY_CNT[21]~72 ) # (!DELAY_CNT[22]))

	.dataa(DELAY_CNT[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[21]~72 ),
	.combout(\DELAY_CNT[22]~73_combout ),
	.cout(\DELAY_CNT[22]~74 ));
// synopsys translate_off
defparam \DELAY_CNT[22]~73 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N13
dffeas \DELAY_CNT[22] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[22]~73_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[22]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[22] .is_wysiwyg = "true";
defparam \DELAY_CNT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N14
fiftyfivenm_lcell_comb \DELAY_CNT[23]~75 (
// Equation(s):
// \DELAY_CNT[23]~75_combout  = (DELAY_CNT[23] & (\DELAY_CNT[22]~74  $ (GND))) # (!DELAY_CNT[23] & (!\DELAY_CNT[22]~74  & VCC))
// \DELAY_CNT[23]~76  = CARRY((DELAY_CNT[23] & !\DELAY_CNT[22]~74 ))

	.dataa(gnd),
	.datab(DELAY_CNT[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[22]~74 ),
	.combout(\DELAY_CNT[23]~75_combout ),
	.cout(\DELAY_CNT[23]~76 ));
// synopsys translate_off
defparam \DELAY_CNT[23]~75 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N15
dffeas \DELAY_CNT[23] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[23]~75_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[23]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[23] .is_wysiwyg = "true";
defparam \DELAY_CNT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
fiftyfivenm_lcell_comb \DELAY_CNT[24]~77 (
// Equation(s):
// \DELAY_CNT[24]~77_combout  = (DELAY_CNT[24] & (!\DELAY_CNT[23]~76 )) # (!DELAY_CNT[24] & ((\DELAY_CNT[23]~76 ) # (GND)))
// \DELAY_CNT[24]~78  = CARRY((!\DELAY_CNT[23]~76 ) # (!DELAY_CNT[24]))

	.dataa(gnd),
	.datab(DELAY_CNT[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[23]~76 ),
	.combout(\DELAY_CNT[24]~77_combout ),
	.cout(\DELAY_CNT[24]~78 ));
// synopsys translate_off
defparam \DELAY_CNT[24]~77 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N17
dffeas \DELAY_CNT[24] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[24]~77_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[24]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[24] .is_wysiwyg = "true";
defparam \DELAY_CNT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N18
fiftyfivenm_lcell_comb \DELAY_CNT[25]~79 (
// Equation(s):
// \DELAY_CNT[25]~79_combout  = (DELAY_CNT[25] & (\DELAY_CNT[24]~78  $ (GND))) # (!DELAY_CNT[25] & (!\DELAY_CNT[24]~78  & VCC))
// \DELAY_CNT[25]~80  = CARRY((DELAY_CNT[25] & !\DELAY_CNT[24]~78 ))

	.dataa(gnd),
	.datab(DELAY_CNT[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[24]~78 ),
	.combout(\DELAY_CNT[25]~79_combout ),
	.cout(\DELAY_CNT[25]~80 ));
// synopsys translate_off
defparam \DELAY_CNT[25]~79 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N19
dffeas \DELAY_CNT[25] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[25]~79_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[25]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[25] .is_wysiwyg = "true";
defparam \DELAY_CNT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
fiftyfivenm_lcell_comb \DELAY_CNT[26]~81 (
// Equation(s):
// \DELAY_CNT[26]~81_combout  = (DELAY_CNT[26] & (!\DELAY_CNT[25]~80 )) # (!DELAY_CNT[26] & ((\DELAY_CNT[25]~80 ) # (GND)))
// \DELAY_CNT[26]~82  = CARRY((!\DELAY_CNT[25]~80 ) # (!DELAY_CNT[26]))

	.dataa(gnd),
	.datab(DELAY_CNT[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[25]~80 ),
	.combout(\DELAY_CNT[26]~81_combout ),
	.cout(\DELAY_CNT[26]~82 ));
// synopsys translate_off
defparam \DELAY_CNT[26]~81 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N21
dffeas \DELAY_CNT[26] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[26]~81_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[26]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[26] .is_wysiwyg = "true";
defparam \DELAY_CNT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
fiftyfivenm_lcell_comb \DELAY_CNT[27]~83 (
// Equation(s):
// \DELAY_CNT[27]~83_combout  = (DELAY_CNT[27] & (\DELAY_CNT[26]~82  $ (GND))) # (!DELAY_CNT[27] & (!\DELAY_CNT[26]~82  & VCC))
// \DELAY_CNT[27]~84  = CARRY((DELAY_CNT[27] & !\DELAY_CNT[26]~82 ))

	.dataa(DELAY_CNT[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[26]~82 ),
	.combout(\DELAY_CNT[27]~83_combout ),
	.cout(\DELAY_CNT[27]~84 ));
// synopsys translate_off
defparam \DELAY_CNT[27]~83 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N23
dffeas \DELAY_CNT[27] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[27]~83_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[27]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[27] .is_wysiwyg = "true";
defparam \DELAY_CNT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
fiftyfivenm_lcell_comb \DELAY_CNT[28]~85 (
// Equation(s):
// \DELAY_CNT[28]~85_combout  = (DELAY_CNT[28] & (!\DELAY_CNT[27]~84 )) # (!DELAY_CNT[28] & ((\DELAY_CNT[27]~84 ) # (GND)))
// \DELAY_CNT[28]~86  = CARRY((!\DELAY_CNT[27]~84 ) # (!DELAY_CNT[28]))

	.dataa(gnd),
	.datab(DELAY_CNT[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[27]~84 ),
	.combout(\DELAY_CNT[28]~85_combout ),
	.cout(\DELAY_CNT[28]~86 ));
// synopsys translate_off
defparam \DELAY_CNT[28]~85 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N25
dffeas \DELAY_CNT[28] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[28]~85_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[28]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[28] .is_wysiwyg = "true";
defparam \DELAY_CNT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
fiftyfivenm_lcell_comb \DELAY_CNT[29]~87 (
// Equation(s):
// \DELAY_CNT[29]~87_combout  = (DELAY_CNT[29] & (\DELAY_CNT[28]~86  $ (GND))) # (!DELAY_CNT[29] & (!\DELAY_CNT[28]~86  & VCC))
// \DELAY_CNT[29]~88  = CARRY((DELAY_CNT[29] & !\DELAY_CNT[28]~86 ))

	.dataa(DELAY_CNT[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[28]~86 ),
	.combout(\DELAY_CNT[29]~87_combout ),
	.cout(\DELAY_CNT[29]~88 ));
// synopsys translate_off
defparam \DELAY_CNT[29]~87 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N27
dffeas \DELAY_CNT[29] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[29]~87_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[29]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[29] .is_wysiwyg = "true";
defparam \DELAY_CNT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N12
fiftyfivenm_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!DELAY_CNT[29] & !DELAY_CNT[28])

	.dataa(gnd),
	.datab(gnd),
	.datac(DELAY_CNT[29]),
	.datad(DELAY_CNT[28]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h000F;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
fiftyfivenm_lcell_comb \DELAY_CNT[30]~89 (
// Equation(s):
// \DELAY_CNT[30]~89_combout  = (DELAY_CNT[30] & (!\DELAY_CNT[29]~88 )) # (!DELAY_CNT[30] & ((\DELAY_CNT[29]~88 ) # (GND)))
// \DELAY_CNT[30]~90  = CARRY((!\DELAY_CNT[29]~88 ) # (!DELAY_CNT[30]))

	.dataa(gnd),
	.datab(DELAY_CNT[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[29]~88 ),
	.combout(\DELAY_CNT[30]~89_combout ),
	.cout(\DELAY_CNT[30]~90 ));
// synopsys translate_off
defparam \DELAY_CNT[30]~89 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N29
dffeas \DELAY_CNT[30] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[30]~89_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[30]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[30] .is_wysiwyg = "true";
defparam \DELAY_CNT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N22
fiftyfivenm_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!DELAY_CNT[27] & (!DELAY_CNT[26] & (!DELAY_CNT[24] & !DELAY_CNT[25])))

	.dataa(DELAY_CNT[27]),
	.datab(DELAY_CNT[26]),
	.datac(DELAY_CNT[24]),
	.datad(DELAY_CNT[25]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0001;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
fiftyfivenm_lcell_comb \DELAY_CNT[31]~91 (
// Equation(s):
// \DELAY_CNT[31]~91_combout  = DELAY_CNT[31] $ (!\DELAY_CNT[30]~90 )

	.dataa(DELAY_CNT[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DELAY_CNT[30]~90 ),
	.combout(\DELAY_CNT[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \DELAY_CNT[31]~91 .lut_mask = 16'hA5A5;
defparam \DELAY_CNT[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y22_N31
dffeas \DELAY_CNT[31] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[31]~91_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[31]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[31] .is_wysiwyg = "true";
defparam \DELAY_CNT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N26
fiftyfivenm_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\LessThan0~2_combout  & (!DELAY_CNT[30] & (\LessThan0~1_combout  & !DELAY_CNT[31])))

	.dataa(\LessThan0~2_combout ),
	.datab(DELAY_CNT[30]),
	.datac(\LessThan0~1_combout ),
	.datad(DELAY_CNT[31]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h0020;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N20
fiftyfivenm_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!DELAY_CNT[22] & (!DELAY_CNT[21] & (!DELAY_CNT[23] & !DELAY_CNT[20])))

	.dataa(DELAY_CNT[22]),
	.datab(DELAY_CNT[21]),
	.datac(DELAY_CNT[23]),
	.datad(DELAY_CNT[20]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0001;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N8
fiftyfivenm_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (((!DELAY_CNT[17]) # (!DELAY_CNT[18])) # (!DELAY_CNT[19])) # (!DELAY_CNT[16])

	.dataa(DELAY_CNT[16]),
	.datab(DELAY_CNT[19]),
	.datac(DELAY_CNT[18]),
	.datad(DELAY_CNT[17]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h7FFF;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N10
fiftyfivenm_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (((!DELAY_CNT[12]) # (!DELAY_CNT[13])) # (!DELAY_CNT[14])) # (!DELAY_CNT[15])

	.dataa(DELAY_CNT[15]),
	.datab(DELAY_CNT[14]),
	.datac(DELAY_CNT[13]),
	.datad(DELAY_CNT[12]),
	.cin(gnd),
	.combout(\LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = 16'h7FFF;
defparam \LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
fiftyfivenm_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (((!DELAY_CNT[9]) # (!DELAY_CNT[8])) # (!DELAY_CNT[10])) # (!DELAY_CNT[11])

	.dataa(DELAY_CNT[11]),
	.datab(DELAY_CNT[10]),
	.datac(DELAY_CNT[8]),
	.datad(DELAY_CNT[9]),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h7FFF;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
fiftyfivenm_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (((!DELAY_CNT[5]) # (!DELAY_CNT[4])) # (!DELAY_CNT[7])) # (!DELAY_CNT[6])

	.dataa(DELAY_CNT[6]),
	.datab(DELAY_CNT[7]),
	.datac(DELAY_CNT[4]),
	.datad(DELAY_CNT[5]),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'h7FFF;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
fiftyfivenm_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (((!DELAY_CNT[0]) # (!DELAY_CNT[2])) # (!DELAY_CNT[3])) # (!DELAY_CNT[1])

	.dataa(DELAY_CNT[1]),
	.datab(DELAY_CNT[3]),
	.datac(DELAY_CNT[2]),
	.datad(DELAY_CNT[0]),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h7FFF;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N24
fiftyfivenm_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = (\LessThan0~8_combout ) # ((\LessThan0~7_combout ) # ((\LessThan0~6_combout ) # (\LessThan0~5_combout )))

	.dataa(\LessThan0~8_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(\LessThan0~6_combout ),
	.datad(\LessThan0~5_combout ),
	.cin(gnd),
	.combout(\LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'hFFFE;
defparam \LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N2
fiftyfivenm_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = (\LessThan0~3_combout  & (\LessThan0~0_combout  & ((\LessThan0~4_combout ) # (\LessThan0~9_combout ))))

	.dataa(\LessThan0~3_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~9_combout ),
	.cin(gnd),
	.combout(\LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~10 .lut_mask = 16'h8880;
defparam \LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N24
fiftyfivenm_lcell_comb \RESET_DELAY_n~0 (
// Equation(s):
// \RESET_DELAY_n~0_combout  = (\RESET_DELAY_n~q ) # (!\LessThan0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\LessThan0~10_combout ),
	.cin(gnd),
	.combout(\RESET_DELAY_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \RESET_DELAY_n~0 .lut_mask = 16'hF0FF;
defparam \RESET_DELAY_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N28
fiftyfivenm_lcell_comb \RESET_DELAY_n~feeder (
// Equation(s):
// \RESET_DELAY_n~feeder_combout  = \RESET_DELAY_n~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~0_combout ),
	.cin(gnd),
	.combout(\RESET_DELAY_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RESET_DELAY_n~feeder .lut_mask = 16'hFF00;
defparam \RESET_DELAY_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N29
dffeas RESET_DELAY_n(
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\RESET_DELAY_n~feeder_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RESET_DELAY_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam RESET_DELAY_n.is_wysiwyg = "true";
defparam RESET_DELAY_n.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N0
fiftyfivenm_lcell_comb \u1|CLK_DELAY[0]~16 (
// Equation(s):
// \u1|CLK_DELAY[0]~16_combout  = \u1|CLK_DELAY [0] $ (VCC)
// \u1|CLK_DELAY[0]~17  = CARRY(\u1|CLK_DELAY [0])

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|CLK_DELAY[0]~16_combout ),
	.cout(\u1|CLK_DELAY[0]~17 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[0]~16 .lut_mask = 16'h33CC;
defparam \u1|CLK_DELAY[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y36_N1
dffeas \u1|CLK_DELAY[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[0] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N2
fiftyfivenm_lcell_comb \u1|CLK_DELAY[1]~18 (
// Equation(s):
// \u1|CLK_DELAY[1]~18_combout  = (\u1|CLK_DELAY [1] & (!\u1|CLK_DELAY[0]~17 )) # (!\u1|CLK_DELAY [1] & ((\u1|CLK_DELAY[0]~17 ) # (GND)))
// \u1|CLK_DELAY[1]~19  = CARRY((!\u1|CLK_DELAY[0]~17 ) # (!\u1|CLK_DELAY [1]))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[0]~17 ),
	.combout(\u1|CLK_DELAY[1]~18_combout ),
	.cout(\u1|CLK_DELAY[1]~19 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[1]~18 .lut_mask = 16'h3C3F;
defparam \u1|CLK_DELAY[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N3
dffeas \u1|CLK_DELAY[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[1] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N4
fiftyfivenm_lcell_comb \u1|CLK_DELAY[2]~20 (
// Equation(s):
// \u1|CLK_DELAY[2]~20_combout  = (\u1|CLK_DELAY [2] & (\u1|CLK_DELAY[1]~19  $ (GND))) # (!\u1|CLK_DELAY [2] & (!\u1|CLK_DELAY[1]~19  & VCC))
// \u1|CLK_DELAY[2]~21  = CARRY((\u1|CLK_DELAY [2] & !\u1|CLK_DELAY[1]~19 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[1]~19 ),
	.combout(\u1|CLK_DELAY[2]~20_combout ),
	.cout(\u1|CLK_DELAY[2]~21 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[2]~20 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N5
dffeas \u1|CLK_DELAY[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[2] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N6
fiftyfivenm_lcell_comb \u1|CLK_DELAY[3]~22 (
// Equation(s):
// \u1|CLK_DELAY[3]~22_combout  = (\u1|CLK_DELAY [3] & (!\u1|CLK_DELAY[2]~21 )) # (!\u1|CLK_DELAY [3] & ((\u1|CLK_DELAY[2]~21 ) # (GND)))
// \u1|CLK_DELAY[3]~23  = CARRY((!\u1|CLK_DELAY[2]~21 ) # (!\u1|CLK_DELAY [3]))

	.dataa(\u1|CLK_DELAY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[2]~21 ),
	.combout(\u1|CLK_DELAY[3]~22_combout ),
	.cout(\u1|CLK_DELAY[3]~23 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[3]~22 .lut_mask = 16'h5A5F;
defparam \u1|CLK_DELAY[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N7
dffeas \u1|CLK_DELAY[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[3] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N8
fiftyfivenm_lcell_comb \u1|CLK_DELAY[4]~24 (
// Equation(s):
// \u1|CLK_DELAY[4]~24_combout  = (\u1|CLK_DELAY [4] & (\u1|CLK_DELAY[3]~23  $ (GND))) # (!\u1|CLK_DELAY [4] & (!\u1|CLK_DELAY[3]~23  & VCC))
// \u1|CLK_DELAY[4]~25  = CARRY((\u1|CLK_DELAY [4] & !\u1|CLK_DELAY[3]~23 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[3]~23 ),
	.combout(\u1|CLK_DELAY[4]~24_combout ),
	.cout(\u1|CLK_DELAY[4]~25 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[4]~24 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N9
dffeas \u1|CLK_DELAY[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[4] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N10
fiftyfivenm_lcell_comb \u1|CLK_DELAY[5]~26 (
// Equation(s):
// \u1|CLK_DELAY[5]~26_combout  = (\u1|CLK_DELAY [5] & (!\u1|CLK_DELAY[4]~25 )) # (!\u1|CLK_DELAY [5] & ((\u1|CLK_DELAY[4]~25 ) # (GND)))
// \u1|CLK_DELAY[5]~27  = CARRY((!\u1|CLK_DELAY[4]~25 ) # (!\u1|CLK_DELAY [5]))

	.dataa(\u1|CLK_DELAY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[4]~25 ),
	.combout(\u1|CLK_DELAY[5]~26_combout ),
	.cout(\u1|CLK_DELAY[5]~27 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[5]~26 .lut_mask = 16'h5A5F;
defparam \u1|CLK_DELAY[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N11
dffeas \u1|CLK_DELAY[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[5] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N12
fiftyfivenm_lcell_comb \u1|CLK_DELAY[6]~28 (
// Equation(s):
// \u1|CLK_DELAY[6]~28_combout  = (\u1|CLK_DELAY [6] & (\u1|CLK_DELAY[5]~27  $ (GND))) # (!\u1|CLK_DELAY [6] & (!\u1|CLK_DELAY[5]~27  & VCC))
// \u1|CLK_DELAY[6]~29  = CARRY((\u1|CLK_DELAY [6] & !\u1|CLK_DELAY[5]~27 ))

	.dataa(\u1|CLK_DELAY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[5]~27 ),
	.combout(\u1|CLK_DELAY[6]~28_combout ),
	.cout(\u1|CLK_DELAY[6]~29 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[6]~28 .lut_mask = 16'hA50A;
defparam \u1|CLK_DELAY[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N13
dffeas \u1|CLK_DELAY[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[6] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N14
fiftyfivenm_lcell_comb \u1|CLK_DELAY[7]~30 (
// Equation(s):
// \u1|CLK_DELAY[7]~30_combout  = (\u1|CLK_DELAY [7] & (!\u1|CLK_DELAY[6]~29 )) # (!\u1|CLK_DELAY [7] & ((\u1|CLK_DELAY[6]~29 ) # (GND)))
// \u1|CLK_DELAY[7]~31  = CARRY((!\u1|CLK_DELAY[6]~29 ) # (!\u1|CLK_DELAY [7]))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[6]~29 ),
	.combout(\u1|CLK_DELAY[7]~30_combout ),
	.cout(\u1|CLK_DELAY[7]~31 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[7]~30 .lut_mask = 16'h3C3F;
defparam \u1|CLK_DELAY[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N15
dffeas \u1|CLK_DELAY[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[7] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N16
fiftyfivenm_lcell_comb \u1|CLK_DELAY[8]~32 (
// Equation(s):
// \u1|CLK_DELAY[8]~32_combout  = (\u1|CLK_DELAY [8] & (\u1|CLK_DELAY[7]~31  $ (GND))) # (!\u1|CLK_DELAY [8] & (!\u1|CLK_DELAY[7]~31  & VCC))
// \u1|CLK_DELAY[8]~33  = CARRY((\u1|CLK_DELAY [8] & !\u1|CLK_DELAY[7]~31 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[7]~31 ),
	.combout(\u1|CLK_DELAY[8]~32_combout ),
	.cout(\u1|CLK_DELAY[8]~33 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[8]~32 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N17
dffeas \u1|CLK_DELAY[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[8] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N18
fiftyfivenm_lcell_comb \u1|CLK_DELAY[9]~34 (
// Equation(s):
// \u1|CLK_DELAY[9]~34_combout  = (\u1|CLK_DELAY [9] & (!\u1|CLK_DELAY[8]~33 )) # (!\u1|CLK_DELAY [9] & ((\u1|CLK_DELAY[8]~33 ) # (GND)))
// \u1|CLK_DELAY[9]~35  = CARRY((!\u1|CLK_DELAY[8]~33 ) # (!\u1|CLK_DELAY [9]))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[8]~33 ),
	.combout(\u1|CLK_DELAY[9]~34_combout ),
	.cout(\u1|CLK_DELAY[9]~35 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[9]~34 .lut_mask = 16'h3C3F;
defparam \u1|CLK_DELAY[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N19
dffeas \u1|CLK_DELAY[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[9] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N20
fiftyfivenm_lcell_comb \u1|CLK_DELAY[10]~36 (
// Equation(s):
// \u1|CLK_DELAY[10]~36_combout  = (\u1|CLK_DELAY [10] & (\u1|CLK_DELAY[9]~35  $ (GND))) # (!\u1|CLK_DELAY [10] & (!\u1|CLK_DELAY[9]~35  & VCC))
// \u1|CLK_DELAY[10]~37  = CARRY((\u1|CLK_DELAY [10] & !\u1|CLK_DELAY[9]~35 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[9]~35 ),
	.combout(\u1|CLK_DELAY[10]~36_combout ),
	.cout(\u1|CLK_DELAY[10]~37 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[10]~36 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N21
dffeas \u1|CLK_DELAY[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[10] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N22
fiftyfivenm_lcell_comb \u1|CLK_DELAY[11]~38 (
// Equation(s):
// \u1|CLK_DELAY[11]~38_combout  = (\u1|CLK_DELAY [11] & (!\u1|CLK_DELAY[10]~37 )) # (!\u1|CLK_DELAY [11] & ((\u1|CLK_DELAY[10]~37 ) # (GND)))
// \u1|CLK_DELAY[11]~39  = CARRY((!\u1|CLK_DELAY[10]~37 ) # (!\u1|CLK_DELAY [11]))

	.dataa(\u1|CLK_DELAY [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[10]~37 ),
	.combout(\u1|CLK_DELAY[11]~38_combout ),
	.cout(\u1|CLK_DELAY[11]~39 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[11]~38 .lut_mask = 16'h5A5F;
defparam \u1|CLK_DELAY[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N23
dffeas \u1|CLK_DELAY[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[11] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N24
fiftyfivenm_lcell_comb \u1|CLK_DELAY[12]~40 (
// Equation(s):
// \u1|CLK_DELAY[12]~40_combout  = (\u1|CLK_DELAY [12] & (\u1|CLK_DELAY[11]~39  $ (GND))) # (!\u1|CLK_DELAY [12] & (!\u1|CLK_DELAY[11]~39  & VCC))
// \u1|CLK_DELAY[12]~41  = CARRY((\u1|CLK_DELAY [12] & !\u1|CLK_DELAY[11]~39 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[11]~39 ),
	.combout(\u1|CLK_DELAY[12]~40_combout ),
	.cout(\u1|CLK_DELAY[12]~41 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[12]~40 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N25
dffeas \u1|CLK_DELAY[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[12] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N26
fiftyfivenm_lcell_comb \u1|CLK_DELAY[13]~42 (
// Equation(s):
// \u1|CLK_DELAY[13]~42_combout  = (\u1|CLK_DELAY [13] & (!\u1|CLK_DELAY[12]~41 )) # (!\u1|CLK_DELAY [13] & ((\u1|CLK_DELAY[12]~41 ) # (GND)))
// \u1|CLK_DELAY[13]~43  = CARRY((!\u1|CLK_DELAY[12]~41 ) # (!\u1|CLK_DELAY [13]))

	.dataa(\u1|CLK_DELAY [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[12]~41 ),
	.combout(\u1|CLK_DELAY[13]~42_combout ),
	.cout(\u1|CLK_DELAY[13]~43 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[13]~42 .lut_mask = 16'h5A5F;
defparam \u1|CLK_DELAY[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N27
dffeas \u1|CLK_DELAY[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[13] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y36_N10
fiftyfivenm_lcell_comb \u1|LessThan0~1 (
// Equation(s):
// \u1|LessThan0~1_combout  = (\u1|CLK_DELAY [10]) # ((\u1|CLK_DELAY [12]) # ((\u1|CLK_DELAY [13]) # (\u1|CLK_DELAY [11])))

	.dataa(\u1|CLK_DELAY [10]),
	.datab(\u1|CLK_DELAY [12]),
	.datac(\u1|CLK_DELAY [13]),
	.datad(\u1|CLK_DELAY [11]),
	.cin(gnd),
	.combout(\u1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \u1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N28
fiftyfivenm_lcell_comb \u1|CLK_DELAY[14]~44 (
// Equation(s):
// \u1|CLK_DELAY[14]~44_combout  = (\u1|CLK_DELAY [14] & (\u1|CLK_DELAY[13]~43  $ (GND))) # (!\u1|CLK_DELAY [14] & (!\u1|CLK_DELAY[13]~43  & VCC))
// \u1|CLK_DELAY[14]~45  = CARRY((\u1|CLK_DELAY [14] & !\u1|CLK_DELAY[13]~43 ))

	.dataa(gnd),
	.datab(\u1|CLK_DELAY [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|CLK_DELAY[13]~43 ),
	.combout(\u1|CLK_DELAY[14]~44_combout ),
	.cout(\u1|CLK_DELAY[14]~45 ));
// synopsys translate_off
defparam \u1|CLK_DELAY[14]~44 .lut_mask = 16'hC30C;
defparam \u1|CLK_DELAY[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N29
dffeas \u1|CLK_DELAY[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[14] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y36_N30
fiftyfivenm_lcell_comb \u1|CLK_DELAY[15]~46 (
// Equation(s):
// \u1|CLK_DELAY[15]~46_combout  = \u1|CLK_DELAY [15] $ (\u1|CLK_DELAY[14]~45 )

	.dataa(\u1|CLK_DELAY [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|CLK_DELAY[14]~45 ),
	.combout(\u1|CLK_DELAY[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CLK_DELAY[15]~46 .lut_mask = 16'h5A5A;
defparam \u1|CLK_DELAY[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y36_N31
dffeas \u1|CLK_DELAY[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|CLK_DELAY[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_DELAY [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_DELAY[15] .is_wysiwyg = "true";
defparam \u1|CLK_DELAY[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y36_N8
fiftyfivenm_lcell_comb \u1|LessThan0~2 (
// Equation(s):
// \u1|LessThan0~2_combout  = (\u1|CLK_DELAY [0] & (\u1|CLK_DELAY [3] & (\u1|CLK_DELAY [2] & \u1|CLK_DELAY [1])))

	.dataa(\u1|CLK_DELAY [0]),
	.datab(\u1|CLK_DELAY [3]),
	.datac(\u1|CLK_DELAY [2]),
	.datad(\u1|CLK_DELAY [1]),
	.cin(gnd),
	.combout(\u1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~2 .lut_mask = 16'h8000;
defparam \u1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y36_N30
fiftyfivenm_lcell_comb \u1|LessThan0~3 (
// Equation(s):
// \u1|LessThan0~3_combout  = (\u1|CLK_DELAY [15]) # ((\u1|CLK_DELAY [4] & (\u1|LessThan0~2_combout  & \u1|CLK_DELAY [5])))

	.dataa(\u1|CLK_DELAY [4]),
	.datab(\u1|CLK_DELAY [15]),
	.datac(\u1|LessThan0~2_combout ),
	.datad(\u1|CLK_DELAY [5]),
	.cin(gnd),
	.combout(\u1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~3 .lut_mask = 16'hECCC;
defparam \u1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y36_N12
fiftyfivenm_lcell_comb \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = (\u1|CLK_DELAY [6]) # ((\u1|CLK_DELAY [9]) # ((\u1|CLK_DELAY [8]) # (\u1|CLK_DELAY [7])))

	.dataa(\u1|CLK_DELAY [6]),
	.datab(\u1|CLK_DELAY [9]),
	.datac(\u1|CLK_DELAY [8]),
	.datad(\u1|CLK_DELAY [7]),
	.cin(gnd),
	.combout(\u1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \u1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y36_N16
fiftyfivenm_lcell_comb \u1|LessThan0~4 (
// Equation(s):
// \u1|LessThan0~4_combout  = (\u1|LessThan0~1_combout ) # ((\u1|CLK_DELAY [14]) # ((\u1|LessThan0~3_combout ) # (\u1|LessThan0~0_combout )))

	.dataa(\u1|LessThan0~1_combout ),
	.datab(\u1|CLK_DELAY [14]),
	.datac(\u1|LessThan0~3_combout ),
	.datad(\u1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \u1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N24
fiftyfivenm_lcell_comb \u1|CLK_1M~0 (
// Equation(s):
// \u1|CLK_1M~0_combout  = \u1|LessThan0~4_combout  $ (\u1|CLK_1M~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|LessThan0~4_combout ),
	.datad(\u1|CLK_1M~q ),
	.cin(gnd),
	.combout(\u1|CLK_1M~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CLK_1M~0 .lut_mask = 16'h0FF0;
defparam \u1|CLK_1M~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N14
fiftyfivenm_lcell_comb \u1|CLK_1M~feeder (
// Equation(s):
// \u1|CLK_1M~feeder_combout  = \u1|CLK_1M~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|CLK_1M~0_combout ),
	.cin(gnd),
	.combout(\u1|CLK_1M~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CLK_1M~feeder .lut_mask = 16'hFF00;
defparam \u1|CLK_1M~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y38_N15
dffeas \u1|CLK_1M (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\u1|CLK_1M~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CLK_1M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CLK_1M .is_wysiwyg = "true";
defparam \u1|CLK_1M .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \u1|CLK_1M~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|CLK_1M~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|CLK_1M~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|CLK_1M~clkctrl .clock_type = "global clock";
defparam \u1|CLK_1M~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N18
fiftyfivenm_lcell_comb \u1|W_REG_DATA[0]~1 (
// Equation(s):
// \u1|W_REG_DATA[0]~1_combout  = (!\u1|ST [1] & (\RESET_DELAY_n~q  & (\u1|ST [2] & \u1|ST [0])))

	.dataa(\u1|ST [1]),
	.datab(\RESET_DELAY_n~q ),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [0]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[0]~1 .lut_mask = 16'h4000;
defparam \u1|W_REG_DATA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N30
fiftyfivenm_lcell_comb \u1|W_R~0 (
// Equation(s):
// \u1|W_R~0_combout  = (!\u1|ST [1] & (\u1|ST [0] & (\u1|ST [2] & !\u1|ST [3])))

	.dataa(\u1|ST [1]),
	.datab(\u1|ST [0]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|W_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_R~0 .lut_mask = 16'h0040;
defparam \u1|W_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
fiftyfivenm_lcell_comb \u1|COUNTER[0]~9 (
// Equation(s):
// \u1|COUNTER[0]~9_combout  = \u1|COUNTER [0] $ (VCC)
// \u1|COUNTER[0]~10  = CARRY(\u1|COUNTER [0])

	.dataa(\u1|COUNTER [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|COUNTER[0]~9_combout ),
	.cout(\u1|COUNTER[0]~10 ));
// synopsys translate_off
defparam \u1|COUNTER[0]~9 .lut_mask = 16'h55AA;
defparam \u1|COUNTER[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N0
fiftyfivenm_lcell_comb \u1|COUNTER[0]~11 (
// Equation(s):
// \u1|COUNTER[0]~11_combout  = (\u1|ST [0]) # (!\u1|ST [2])

	.dataa(gnd),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|COUNTER[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|COUNTER[0]~11 .lut_mask = 16'hF3F3;
defparam \u1|COUNTER[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N24
fiftyfivenm_lcell_comb \u1|ROM_CK~0 (
// Equation(s):
// \u1|ROM_CK~0_combout  = (!\u1|ST [3] & !\u1|ST [1])

	.dataa(\u1|ST [3]),
	.datab(\u1|ST [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ROM_CK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ROM_CK~0 .lut_mask = 16'h1111;
defparam \u1|ROM_CK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N14
fiftyfivenm_lcell_comb \u1|COUNTER[1]~13 (
// Equation(s):
// \u1|COUNTER[1]~13_combout  = (\u1|COUNTER [1] & (!\u1|COUNTER[0]~10 )) # (!\u1|COUNTER [1] & ((\u1|COUNTER[0]~10 ) # (GND)))
// \u1|COUNTER[1]~14  = CARRY((!\u1|COUNTER[0]~10 ) # (!\u1|COUNTER [1]))

	.dataa(gnd),
	.datab(\u1|COUNTER [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[0]~10 ),
	.combout(\u1|COUNTER[1]~13_combout ),
	.cout(\u1|COUNTER[1]~14 ));
// synopsys translate_off
defparam \u1|COUNTER[1]~13 .lut_mask = 16'h3C3F;
defparam \u1|COUNTER[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y35_N15
dffeas \u1|COUNTER[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[0]~11_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[1] .is_wysiwyg = "true";
defparam \u1|COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N16
fiftyfivenm_lcell_comb \u1|COUNTER[2]~15 (
// Equation(s):
// \u1|COUNTER[2]~15_combout  = (\u1|COUNTER [2] & (\u1|COUNTER[1]~14  $ (GND))) # (!\u1|COUNTER [2] & (!\u1|COUNTER[1]~14  & VCC))
// \u1|COUNTER[2]~16  = CARRY((\u1|COUNTER [2] & !\u1|COUNTER[1]~14 ))

	.dataa(gnd),
	.datab(\u1|COUNTER [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[1]~14 ),
	.combout(\u1|COUNTER[2]~15_combout ),
	.cout(\u1|COUNTER[2]~16 ));
// synopsys translate_off
defparam \u1|COUNTER[2]~15 .lut_mask = 16'hC30C;
defparam \u1|COUNTER[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y35_N17
dffeas \u1|COUNTER[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[0]~11_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[2] .is_wysiwyg = "true";
defparam \u1|COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
fiftyfivenm_lcell_comb \u1|COUNTER[3]~17 (
// Equation(s):
// \u1|COUNTER[3]~17_combout  = (\u1|COUNTER [3] & (!\u1|COUNTER[2]~16 )) # (!\u1|COUNTER [3] & ((\u1|COUNTER[2]~16 ) # (GND)))
// \u1|COUNTER[3]~18  = CARRY((!\u1|COUNTER[2]~16 ) # (!\u1|COUNTER [3]))

	.dataa(gnd),
	.datab(\u1|COUNTER [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[2]~16 ),
	.combout(\u1|COUNTER[3]~17_combout ),
	.cout(\u1|COUNTER[3]~18 ));
// synopsys translate_off
defparam \u1|COUNTER[3]~17 .lut_mask = 16'h3C3F;
defparam \u1|COUNTER[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y35_N19
dffeas \u1|COUNTER[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[0]~11_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[3] .is_wysiwyg = "true";
defparam \u1|COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N20
fiftyfivenm_lcell_comb \u1|COUNTER[4]~19 (
// Equation(s):
// \u1|COUNTER[4]~19_combout  = (\u1|COUNTER [4] & (\u1|COUNTER[3]~18  $ (GND))) # (!\u1|COUNTER [4] & (!\u1|COUNTER[3]~18  & VCC))
// \u1|COUNTER[4]~20  = CARRY((\u1|COUNTER [4] & !\u1|COUNTER[3]~18 ))

	.dataa(gnd),
	.datab(\u1|COUNTER [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[3]~18 ),
	.combout(\u1|COUNTER[4]~19_combout ),
	.cout(\u1|COUNTER[4]~20 ));
// synopsys translate_off
defparam \u1|COUNTER[4]~19 .lut_mask = 16'hC30C;
defparam \u1|COUNTER[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y35_N21
dffeas \u1|COUNTER[4] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[0]~11_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[4] .is_wysiwyg = "true";
defparam \u1|COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N22
fiftyfivenm_lcell_comb \u1|COUNTER[5]~21 (
// Equation(s):
// \u1|COUNTER[5]~21_combout  = (\u1|COUNTER [5] & (!\u1|COUNTER[4]~20 )) # (!\u1|COUNTER [5] & ((\u1|COUNTER[4]~20 ) # (GND)))
// \u1|COUNTER[5]~22  = CARRY((!\u1|COUNTER[4]~20 ) # (!\u1|COUNTER [5]))

	.dataa(\u1|COUNTER [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[4]~20 ),
	.combout(\u1|COUNTER[5]~21_combout ),
	.cout(\u1|COUNTER[5]~22 ));
// synopsys translate_off
defparam \u1|COUNTER[5]~21 .lut_mask = 16'h5A5F;
defparam \u1|COUNTER[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y35_N23
dffeas \u1|COUNTER[5] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[0]~11_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[5] .is_wysiwyg = "true";
defparam \u1|COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N24
fiftyfivenm_lcell_comb \u1|COUNTER[6]~23 (
// Equation(s):
// \u1|COUNTER[6]~23_combout  = (\u1|COUNTER [6] & (\u1|COUNTER[5]~22  $ (GND))) # (!\u1|COUNTER [6] & (!\u1|COUNTER[5]~22  & VCC))
// \u1|COUNTER[6]~24  = CARRY((\u1|COUNTER [6] & !\u1|COUNTER[5]~22 ))

	.dataa(gnd),
	.datab(\u1|COUNTER [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|COUNTER[5]~22 ),
	.combout(\u1|COUNTER[6]~23_combout ),
	.cout(\u1|COUNTER[6]~24 ));
// synopsys translate_off
defparam \u1|COUNTER[6]~23 .lut_mask = 16'hC30C;
defparam \u1|COUNTER[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y35_N25
dffeas \u1|COUNTER[6] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[0]~11_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[6] .is_wysiwyg = "true";
defparam \u1|COUNTER[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N26
fiftyfivenm_lcell_comb \u1|COUNTER[7]~25 (
// Equation(s):
// \u1|COUNTER[7]~25_combout  = \u1|COUNTER [7] $ (\u1|COUNTER[6]~24 )

	.dataa(\u1|COUNTER [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|COUNTER[6]~24 ),
	.combout(\u1|COUNTER[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|COUNTER[7]~25 .lut_mask = 16'h5A5A;
defparam \u1|COUNTER[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y35_N27
dffeas \u1|COUNTER[7] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[0]~11_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[7] .is_wysiwyg = "true";
defparam \u1|COUNTER[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N6
fiftyfivenm_lcell_comb \u1|Equal0~1 (
// Equation(s):
// \u1|Equal0~1_combout  = (\u1|COUNTER [5]) # (((\u1|COUNTER [7]) # (\u1|COUNTER [6])) # (!\u1|COUNTER [4]))

	.dataa(\u1|COUNTER [5]),
	.datab(\u1|COUNTER [4]),
	.datac(\u1|COUNTER [7]),
	.datad(\u1|COUNTER [6]),
	.cin(gnd),
	.combout(\u1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~1 .lut_mask = 16'hFFFB;
defparam \u1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
fiftyfivenm_lcell_comb \u1|W_REG_DATA~0 (
// Equation(s):
// \u1|W_REG_DATA~0_combout  = (\u1|Equal0~1_combout ) # ((\u1|Equal0~0_combout ) # (\u1|W_R~q ))

	.dataa(\u1|Equal0~1_combout ),
	.datab(gnd),
	.datac(\u1|Equal0~0_combout ),
	.datad(\u1|W_R~q ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA~0 .lut_mask = 16'hFFFA;
defparam \u1|W_REG_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N4
fiftyfivenm_lcell_comb \u1|COUNTER[7]~8 (
// Equation(s):
// \u1|COUNTER[7]~8_combout  = (\u1|ROM_CK~0_combout  & (((!\u1|W_REG_DATA~0_combout ) # (!\u1|ST [0])) # (!\u1|ST [2])))

	.dataa(\u1|ROM_CK~0_combout ),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [0]),
	.datad(\u1|W_REG_DATA~0_combout ),
	.cin(gnd),
	.combout(\u1|COUNTER[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|COUNTER[7]~8 .lut_mask = 16'h2AAA;
defparam \u1|COUNTER[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N2
fiftyfivenm_lcell_comb \u1|COUNTER[7]~12 (
// Equation(s):
// \u1|COUNTER[7]~12_combout  = (\u1|COUNTER[7]~8_combout  & (\RESET_DELAY_n~q  & ((\u1|ST [0]) # (\u1|ST [2]))))

	.dataa(\u1|COUNTER[7]~8_combout ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [2]),
	.cin(gnd),
	.combout(\u1|COUNTER[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|COUNTER[7]~12 .lut_mask = 16'h8880;
defparam \u1|COUNTER[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N13
dffeas \u1|COUNTER[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|COUNTER[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|COUNTER[0]~11_combout ),
	.sload(gnd),
	.ena(\u1|COUNTER[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|COUNTER[0] .is_wysiwyg = "true";
defparam \u1|COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
fiftyfivenm_lcell_comb \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = (\u1|COUNTER [0]) # ((\u1|COUNTER [3]) # ((\u1|COUNTER [1]) # (\u1|COUNTER [2])))

	.dataa(\u1|COUNTER [0]),
	.datab(\u1|COUNTER [3]),
	.datac(\u1|COUNTER [1]),
	.datad(\u1|COUNTER [2]),
	.cin(gnd),
	.combout(\u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~0 .lut_mask = 16'hFFFE;
defparam \u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N30
fiftyfivenm_lcell_comb \u1|Equal0~2 (
// Equation(s):
// \u1|Equal0~2_combout  = (\u1|Equal0~0_combout ) # (\u1|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|Equal0~0_combout ),
	.datad(\u1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~2 .lut_mask = 16'hFFF0;
defparam \u1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N0
fiftyfivenm_lcell_comb \u1|W_R~1 (
// Equation(s):
// \u1|W_R~1_combout  = (\u1|W_REG_DATA[0]~1_combout  & (\u1|W_R~0_combout  & ((\u1|W_R~q ) # (!\u1|Equal0~2_combout )))) # (!\u1|W_REG_DATA[0]~1_combout  & (((\u1|W_R~q ))))

	.dataa(\u1|W_REG_DATA[0]~1_combout ),
	.datab(\u1|W_R~0_combout ),
	.datac(\u1|W_R~q ),
	.datad(\u1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|W_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_R~1 .lut_mask = 16'hD0D8;
defparam \u1|W_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N1
dffeas \u1|W_R (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_R .is_wysiwyg = "true";
defparam \u1|W_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N16
fiftyfivenm_lcell_comb \u1|Selector4~4 (
// Equation(s):
// \u1|Selector4~4_combout  = ((\u1|W_R~q  & (!\u1|ST [3] & !\u1|Equal0~2_combout ))) # (!\u1|ST [0])

	.dataa(\u1|W_R~q ),
	.datab(\u1|ST [3]),
	.datac(\u1|Equal0~2_combout ),
	.datad(\u1|ST [0]),
	.cin(gnd),
	.combout(\u1|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~4 .lut_mask = 16'h02FF;
defparam \u1|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N8
fiftyfivenm_lcell_comb \u1|WORD_CNT[0]~13 (
// Equation(s):
// \u1|WORD_CNT[0]~13_combout  = (\u1|W_R~q  & (\u1|WORD_CNT [0] $ (VCC))) # (!\u1|W_R~q  & (\u1|WORD_CNT [0] & VCC))
// \u1|WORD_CNT[0]~14  = CARRY((\u1|W_R~q  & \u1|WORD_CNT [0]))

	.dataa(\u1|W_R~q ),
	.datab(\u1|WORD_CNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|WORD_CNT[0]~13_combout ),
	.cout(\u1|WORD_CNT[0]~14 ));
// synopsys translate_off
defparam \u1|WORD_CNT[0]~13 .lut_mask = 16'h6688;
defparam \u1|WORD_CNT[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \RESET_DELAY_n~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET_DELAY_n~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET_DELAY_n~clkctrl_outclk ));
// synopsys translate_off
defparam \RESET_DELAY_n~clkctrl .clock_type = "global clock";
defparam \RESET_DELAY_n~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
fiftyfivenm_lcell_comb \u1|WORD_CNT[6]~12 (
// Equation(s):
// \u1|WORD_CNT[6]~12_combout  = (\u1|ST [2] & ((\u1|Equal0~0_combout ) # ((\u1|Equal0~1_combout ) # (!\u1|ST [0]))))

	.dataa(\u1|Equal0~0_combout ),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [0]),
	.datad(\u1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|WORD_CNT[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WORD_CNT[6]~12 .lut_mask = 16'hCC8C;
defparam \u1|WORD_CNT[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N4
fiftyfivenm_lcell_comb \u1|WORD_CNT[6]~30 (
// Equation(s):
// \u1|WORD_CNT[6]~30_combout  = (\u1|ROM_CK~0_combout  & (!\u1|WORD_CNT[6]~12_combout  & ((\u1|ST [2]) # (!\u1|ST [0]))))

	.dataa(\u1|ST [2]),
	.datab(\u1|ROM_CK~0_combout ),
	.datac(\u1|WORD_CNT[6]~12_combout ),
	.datad(\u1|ST [0]),
	.cin(gnd),
	.combout(\u1|WORD_CNT[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WORD_CNT[6]~30 .lut_mask = 16'h080C;
defparam \u1|WORD_CNT[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N9
dffeas \u1|WORD_CNT[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|WORD_CNT[0]~13_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|ST [2]),
	.sload(gnd),
	.ena(\u1|WORD_CNT[6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[0] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N10
fiftyfivenm_lcell_comb \u1|WORD_CNT[1]~16 (
// Equation(s):
// \u1|WORD_CNT[1]~16_combout  = (\u1|WORD_CNT [1] & (!\u1|WORD_CNT[0]~14 )) # (!\u1|WORD_CNT [1] & ((\u1|WORD_CNT[0]~14 ) # (GND)))
// \u1|WORD_CNT[1]~17  = CARRY((!\u1|WORD_CNT[0]~14 ) # (!\u1|WORD_CNT [1]))

	.dataa(\u1|WORD_CNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|WORD_CNT[0]~14 ),
	.combout(\u1|WORD_CNT[1]~16_combout ),
	.cout(\u1|WORD_CNT[1]~17 ));
// synopsys translate_off
defparam \u1|WORD_CNT[1]~16 .lut_mask = 16'h5A5F;
defparam \u1|WORD_CNT[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N11
dffeas \u1|WORD_CNT[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|WORD_CNT[1]~16_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|ST [2]),
	.sload(gnd),
	.ena(\u1|WORD_CNT[6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[1] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
fiftyfivenm_lcell_comb \u1|WORD_CNT[2]~18 (
// Equation(s):
// \u1|WORD_CNT[2]~18_combout  = (\u1|WORD_CNT [2] & (\u1|WORD_CNT[1]~17  $ (GND))) # (!\u1|WORD_CNT [2] & (!\u1|WORD_CNT[1]~17  & VCC))
// \u1|WORD_CNT[2]~19  = CARRY((\u1|WORD_CNT [2] & !\u1|WORD_CNT[1]~17 ))

	.dataa(\u1|WORD_CNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|WORD_CNT[1]~17 ),
	.combout(\u1|WORD_CNT[2]~18_combout ),
	.cout(\u1|WORD_CNT[2]~19 ));
// synopsys translate_off
defparam \u1|WORD_CNT[2]~18 .lut_mask = 16'hA50A;
defparam \u1|WORD_CNT[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N13
dffeas \u1|WORD_CNT[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|WORD_CNT[2]~18_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|ST [2]),
	.sload(gnd),
	.ena(\u1|WORD_CNT[6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[2] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N14
fiftyfivenm_lcell_comb \u1|WORD_CNT[3]~20 (
// Equation(s):
// \u1|WORD_CNT[3]~20_combout  = (\u1|WORD_CNT [3] & (!\u1|WORD_CNT[2]~19 )) # (!\u1|WORD_CNT [3] & ((\u1|WORD_CNT[2]~19 ) # (GND)))
// \u1|WORD_CNT[3]~21  = CARRY((!\u1|WORD_CNT[2]~19 ) # (!\u1|WORD_CNT [3]))

	.dataa(gnd),
	.datab(\u1|WORD_CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|WORD_CNT[2]~19 ),
	.combout(\u1|WORD_CNT[3]~20_combout ),
	.cout(\u1|WORD_CNT[3]~21 ));
// synopsys translate_off
defparam \u1|WORD_CNT[3]~20 .lut_mask = 16'h3C3F;
defparam \u1|WORD_CNT[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N15
dffeas \u1|WORD_CNT[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|WORD_CNT[3]~20_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|ST [2]),
	.sload(gnd),
	.ena(\u1|WORD_CNT[6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[3] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
fiftyfivenm_lcell_comb \u1|Equal5~0 (
// Equation(s):
// \u1|Equal5~0_combout  = (!\u1|WORD_CNT [1] & (!\u1|WORD_CNT [0] & (!\u1|WORD_CNT [3] & !\u1|WORD_CNT [2])))

	.dataa(\u1|WORD_CNT [1]),
	.datab(\u1|WORD_CNT [0]),
	.datac(\u1|WORD_CNT [3]),
	.datad(\u1|WORD_CNT [2]),
	.cin(gnd),
	.combout(\u1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal5~0 .lut_mask = 16'h0001;
defparam \u1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
fiftyfivenm_lcell_comb \u1|WORD_CNT[4]~22 (
// Equation(s):
// \u1|WORD_CNT[4]~22_combout  = (\u1|WORD_CNT [4] & (\u1|WORD_CNT[3]~21  $ (GND))) # (!\u1|WORD_CNT [4] & (!\u1|WORD_CNT[3]~21  & VCC))
// \u1|WORD_CNT[4]~23  = CARRY((\u1|WORD_CNT [4] & !\u1|WORD_CNT[3]~21 ))

	.dataa(gnd),
	.datab(\u1|WORD_CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|WORD_CNT[3]~21 ),
	.combout(\u1|WORD_CNT[4]~22_combout ),
	.cout(\u1|WORD_CNT[4]~23 ));
// synopsys translate_off
defparam \u1|WORD_CNT[4]~22 .lut_mask = 16'hC30C;
defparam \u1|WORD_CNT[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N17
dffeas \u1|WORD_CNT[4] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|WORD_CNT[4]~22_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|ST [2]),
	.sload(gnd),
	.ena(\u1|WORD_CNT[6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[4] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
fiftyfivenm_lcell_comb \u1|WORD_CNT[5]~24 (
// Equation(s):
// \u1|WORD_CNT[5]~24_combout  = (\u1|WORD_CNT [5] & (!\u1|WORD_CNT[4]~23 )) # (!\u1|WORD_CNT [5] & ((\u1|WORD_CNT[4]~23 ) # (GND)))
// \u1|WORD_CNT[5]~25  = CARRY((!\u1|WORD_CNT[4]~23 ) # (!\u1|WORD_CNT [5]))

	.dataa(\u1|WORD_CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|WORD_CNT[4]~23 ),
	.combout(\u1|WORD_CNT[5]~24_combout ),
	.cout(\u1|WORD_CNT[5]~25 ));
// synopsys translate_off
defparam \u1|WORD_CNT[5]~24 .lut_mask = 16'h5A5F;
defparam \u1|WORD_CNT[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N19
dffeas \u1|WORD_CNT[5] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|WORD_CNT[5]~24_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|ST [2]),
	.sload(gnd),
	.ena(\u1|WORD_CNT[6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[5] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N20
fiftyfivenm_lcell_comb \u1|WORD_CNT[6]~26 (
// Equation(s):
// \u1|WORD_CNT[6]~26_combout  = (\u1|WORD_CNT [6] & (\u1|WORD_CNT[5]~25  $ (GND))) # (!\u1|WORD_CNT [6] & (!\u1|WORD_CNT[5]~25  & VCC))
// \u1|WORD_CNT[6]~27  = CARRY((\u1|WORD_CNT [6] & !\u1|WORD_CNT[5]~25 ))

	.dataa(gnd),
	.datab(\u1|WORD_CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|WORD_CNT[5]~25 ),
	.combout(\u1|WORD_CNT[6]~26_combout ),
	.cout(\u1|WORD_CNT[6]~27 ));
// synopsys translate_off
defparam \u1|WORD_CNT[6]~26 .lut_mask = 16'hC30C;
defparam \u1|WORD_CNT[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N21
dffeas \u1|WORD_CNT[6] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|WORD_CNT[6]~26_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|ST [2]),
	.sload(gnd),
	.ena(\u1|WORD_CNT[6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[6] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
fiftyfivenm_lcell_comb \u1|WORD_CNT[7]~28 (
// Equation(s):
// \u1|WORD_CNT[7]~28_combout  = \u1|WORD_CNT [7] $ (\u1|WORD_CNT[6]~27 )

	.dataa(\u1|WORD_CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|WORD_CNT[6]~27 ),
	.combout(\u1|WORD_CNT[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WORD_CNT[7]~28 .lut_mask = 16'h5A5A;
defparam \u1|WORD_CNT[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y35_N23
dffeas \u1|WORD_CNT[7] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|WORD_CNT[7]~28_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|ST [2]),
	.sload(gnd),
	.ena(\u1|WORD_CNT[6]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|WORD_CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|WORD_CNT[7] .is_wysiwyg = "true";
defparam \u1|WORD_CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
fiftyfivenm_lcell_comb \u1|Equal5~1 (
// Equation(s):
// \u1|Equal5~1_combout  = (!\u1|WORD_CNT [5] & (!\u1|WORD_CNT [4] & (\u1|WORD_CNT [7] & !\u1|WORD_CNT [6])))

	.dataa(\u1|WORD_CNT [5]),
	.datab(\u1|WORD_CNT [4]),
	.datac(\u1|WORD_CNT [7]),
	.datad(\u1|WORD_CNT [6]),
	.cin(gnd),
	.combout(\u1|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal5~1 .lut_mask = 16'h0010;
defparam \u1|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
fiftyfivenm_lcell_comb \u1|Selector4~5 (
// Equation(s):
// \u1|Selector4~5_combout  = (\u1|ST [3]) # ((\u1|ST [0]) # ((\u1|Equal5~0_combout  & \u1|Equal5~1_combout )))

	.dataa(\u1|ST [3]),
	.datab(\u1|Equal5~0_combout ),
	.datac(\u1|Equal5~1_combout ),
	.datad(\u1|ST [0]),
	.cin(gnd),
	.combout(\u1|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~5 .lut_mask = 16'hFFEA;
defparam \u1|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N4
fiftyfivenm_lcell_comb \u1|ST[2]~0 (
// Equation(s):
// \u1|ST[2]~0_combout  = (\u1|ST [1] & ((\u1|Selector4~5_combout ))) # (!\u1|ST [1] & (\u1|Selector4~4_combout ))

	.dataa(\u1|ST [1]),
	.datab(\u1|Selector4~4_combout ),
	.datac(gnd),
	.datad(\u1|Selector4~5_combout ),
	.cin(gnd),
	.combout(\u1|ST[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ST[2]~0 .lut_mask = 16'hEE44;
defparam \u1|ST[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y38_N5
dffeas \u1|ST[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|ST[2]~0_combout ),
	.asdata(\u1|Selector4~0_combout ),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ST[2] .is_wysiwyg = "true";
defparam \u1|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N0
fiftyfivenm_lcell_comb \u1|Selector5~0 (
// Equation(s):
// \u1|Selector5~0_combout  = (\u1|ST [2] & ((\u1|ST [1]) # ((!\u1|ST [0] & !\u1|ST [3])))) # (!\u1|ST [2] & ((\u1|ST [0] $ (!\u1|ST [3]))))

	.dataa(\u1|ST [1]),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector5~0 .lut_mask = 16'hB88F;
defparam \u1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y38_N1
dffeas \u1|ST[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ST[0] .is_wysiwyg = "true";
defparam \u1|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N20
fiftyfivenm_lcell_comb \u1|Selector4~0 (
// Equation(s):
// \u1|Selector4~0_combout  = (\u1|ST [0] & !\u1|ST [3])

	.dataa(gnd),
	.datab(\u1|ST [0]),
	.datac(gnd),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~0 .lut_mask = 16'h00CC;
defparam \u1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N2
fiftyfivenm_lcell_comb \u1|Selector4~1 (
// Equation(s):
// \u1|Selector4~1_combout  = (\u1|ST [1] & (((\u1|ST [2])))) # (!\u1|ST [1] & (\u1|ST [0] & ((\u1|ST [2]) # (!\u1|ST [3]))))

	.dataa(\u1|ST [1]),
	.datab(\u1|ST [0]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~1 .lut_mask = 16'hE0E4;
defparam \u1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
fiftyfivenm_lcell_comb \u1|Selector4~2 (
// Equation(s):
// \u1|Selector4~2_combout  = (\u1|ST [0]) # ((!\u1|ST [3] & (\u1|Equal5~0_combout  & \u1|Equal5~1_combout )))

	.dataa(\u1|ST [3]),
	.datab(\u1|Equal5~0_combout ),
	.datac(\u1|Equal5~1_combout ),
	.datad(\u1|ST [0]),
	.cin(gnd),
	.combout(\u1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~2 .lut_mask = 16'hFF40;
defparam \u1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N6
fiftyfivenm_lcell_comb \u1|Selector4~3 (
// Equation(s):
// \u1|Selector4~3_combout  = (\u1|Selector4~1_combout  & (((\u1|Selector4~2_combout ) # (!\u1|ST [1])))) # (!\u1|Selector4~1_combout  & (!\u1|Selector4~0_combout  & (\u1|ST [1])))

	.dataa(\u1|Selector4~0_combout ),
	.datab(\u1|Selector4~1_combout ),
	.datac(\u1|ST [1]),
	.datad(\u1|Selector4~2_combout ),
	.cin(gnd),
	.combout(\u1|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector4~3 .lut_mask = 16'hDC1C;
defparam \u1|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y38_N7
dffeas \u1|ST[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ST[1] .is_wysiwyg = "true";
defparam \u1|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N28
fiftyfivenm_lcell_comb \u1|Selector2~0 (
// Equation(s):
// \u1|Selector2~0_combout  = (\u1|ST [1] & (((\u1|ST [3])))) # (!\u1|ST [1] & ((\u1|ST [0] & (!\u1|ST [2])) # (!\u1|ST [0] & ((\u1|ST [3])))))

	.dataa(\u1|ST [1]),
	.datab(\u1|ST [2]),
	.datac(\u1|ST [3]),
	.datad(\u1|ST [0]),
	.cin(gnd),
	.combout(\u1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector2~0 .lut_mask = 16'hB1F0;
defparam \u1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y38_N29
dffeas \u1|ST[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ST[3] .is_wysiwyg = "true";
defparam \u1|ST[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
fiftyfivenm_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
fiftyfivenm_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
fiftyfivenm_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X43_Y40_N0
fiftyfivenm_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X40_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h10FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hFE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N20
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h5A5F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N20
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hA50A;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h5A5F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hA50A;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h5A5F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hC3C3;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hC1E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hACCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h0444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hF0C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hAA30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N9
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hE400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N31
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N4
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N5
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N15
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFAA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N27
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hFBAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hD580;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hD8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hA800;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h030F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hCF0F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hA0EC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N20
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF444;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF444;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N31
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N4
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF444;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N5
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h5C10;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N17
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~9 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~9 .lut_mask = 16'hEAAA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N4
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 .lut_mask = 16'hDCCC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y36_N29
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N27
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N25
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N23
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N21
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N19
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N17
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.asdata(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N17
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF50;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N29
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N12
fiftyfivenm_lcell_comb \u1|Selector0~0 (
// Equation(s):
// \u1|Selector0~0_combout  = (\u1|ST [1] & ((\u1|ST [0]) # ((!\u1|ST [3]) # (!\u1|ST [2])))) # (!\u1|ST [1] & (((\u1|ST [2]) # (\u1|ST [3])) # (!\u1|ST [0])))

	.dataa(\u1|ST [1]),
	.datab(\u1|ST [0]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector0~0 .lut_mask = 16'hDFFB;
defparam \u1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N24
fiftyfivenm_lcell_comb \u1|WORD_CNT[6]~15 (
// Equation(s):
// \u1|WORD_CNT[6]~15_combout  = (\u1|ST [0] & !\u1|ST [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|ST [0]),
	.datad(\u1|ST [2]),
	.cin(gnd),
	.combout(\u1|WORD_CNT[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|WORD_CNT[6]~15 .lut_mask = 16'h00F0;
defparam \u1|WORD_CNT[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N0
fiftyfivenm_lcell_comb \u1|ROM_CK~1 (
// Equation(s):
// \u1|ROM_CK~1_combout  = (\u1|Selector0~0_combout  & (\u1|ROM_CK~q )) # (!\u1|Selector0~0_combout  & (((\u1|ROM_CK~0_combout  & \u1|WORD_CNT[6]~15_combout ))))

	.dataa(\u1|ROM_CK~q ),
	.datab(\u1|Selector0~0_combout ),
	.datac(\u1|ROM_CK~0_combout ),
	.datad(\u1|WORD_CNT[6]~15_combout ),
	.cin(gnd),
	.combout(\u1|ROM_CK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ROM_CK~1 .lut_mask = 16'hB888;
defparam \u1|ROM_CK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N10
fiftyfivenm_lcell_comb \u1|ROM_CK~feeder (
// Equation(s):
// \u1|ROM_CK~feeder_combout  = \u1|ROM_CK~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|ROM_CK~1_combout ),
	.cin(gnd),
	.combout(\u1|ROM_CK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ROM_CK~feeder .lut_mask = 16'hFF00;
defparam \u1|ROM_CK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y38_N11
dffeas \u1|ROM_CK (
	.clk(\u1|CLK_1M~q ),
	.d(\u1|ROM_CK~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ROM_CK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ROM_CK .is_wysiwyg = "true";
defparam \u1|ROM_CK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \u1|ROM_CK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|ROM_CK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|ROM_CK~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|ROM_CK~clkctrl .clock_type = "global clock";
defparam \u1|ROM_CK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|ROM_CK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\u1|WORD_CNT [6],\u1|WORD_CNT [5],\u1|WORD_CNT [4],\u1|WORD_CNT [3],\u1|WORD_CNT [2],\u1|WORD_CNT [1],\u1|WORD_CNT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "LOOP.hex";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|altsyncram_uk92:altsyncram1|ALTSYNCRAM";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 7;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 127;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 128;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 7;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 127;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 128;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 256'h093FC00000F4043C01108004100100000000000003FD405200138204A0440000;
defparam \u1|R|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'hC000000000000000004C001200027FC00011780000000000000000000000000000000001580000000000000000000000000000052001470800000840420000741C351206C34128002E0400000042037300649C182704C481212029003C800EE0002010E4040F080382036010D0C00001000000000000000000000000000000000000000000000000000000000000D000300000011280049001200047000000400000000000000000000000F0000E00034000000000040000000000000000001A000FC000000024001300048000200038000E000FC0047000F0003B00000040000000003F3C07A401D04050081301032040B8108418040006C300100004040000;
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hAAF0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N0
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .lut_mask = 16'hFCFC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N11
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF0AA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N7
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N4
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF0AA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N5
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N0
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCCF0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N1
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hF0CC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N13
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF0AA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N23
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hF0AA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N27
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hF0AA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N19
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hAAF0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N9
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCCF0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N17
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hAACC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N31
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCCF0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N25
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N2
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAACC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N3
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N20
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF0CC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N21
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF0CC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N15
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCCF0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N29
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hF0A0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N2
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N6
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 .lut_mask = 16'hCCEC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N9
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y35_N11
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h5A5F;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y35_N13
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N0
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 .lut_mask = 16'hFFDF;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hC3C3;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y35_N15
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N18
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .lut_mask = 16'hBA30;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N7
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N8
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hE7F6;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N30
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hFFFE;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h01C0;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N20
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hEC20;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N12
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h44CC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 .lut_mask = 16'hFCEC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N13
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N10
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h4AFE;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N4
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h55FA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N26
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h2203;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N27
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N24
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h7555;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N25
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N28
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0890;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N14
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hFCCC;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h4540;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N1
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N16
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N17
dffeas \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N22
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0004;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N20
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\u1|R|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hCCFA;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\u1|R|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'hFF20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hE9E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h0ACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'h171E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .lut_mask = 16'h488C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hF300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h9143;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB11;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'h0934;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hC0D5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h4050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h007B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .lut_mask = 16'hFCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h5404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h00E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h5540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFFEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h00B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0A08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h000A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hBA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hCCDC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
fiftyfivenm_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N0
fiftyfivenm_lcell_comb \u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \u1|R|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N2
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[14]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[14]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[14]~0 (
// Equation(s):
// \u1|W_REG_DATA_T[14]~0_combout  = (\u1|ST [1] & (\RESET_DELAY_n~q  & (\u1|ST [3] & !\u1|ST [0])))

	.dataa(\u1|ST [1]),
	.datab(\RESET_DELAY_n~q ),
	.datac(\u1|ST [3]),
	.datad(\u1|ST [0]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[14]~0 .lut_mask = 16'h0080;
defparam \u1|W_REG_DATA_T[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N2
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[14]~1 (
// Equation(s):
// \u1|W_REG_DATA_T[14]~1_combout  = (\u1|ST [2] & (!\u1|WORD_CNT [7] & \u1|W_REG_DATA_T[14]~0_combout ))

	.dataa(\u1|ST [2]),
	.datab(gnd),
	.datac(\u1|WORD_CNT [7]),
	.datad(\u1|W_REG_DATA_T[14]~0_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[14]~1 .lut_mask = 16'h0A00;
defparam \u1|W_REG_DATA_T[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N3
dffeas \u1|W_REG_DATA_T[14] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[14] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N18
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[15]~0 (
// Equation(s):
// \u1|W_REG_DATA_R[15]~0_combout  = (!\u1|ST [1] & (\u1|ST [0] & \u1|ST [2]))

	.dataa(\u1|ST [1]),
	.datab(\u1|ST [0]),
	.datac(\u1|ST [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[15]~0 .lut_mask = 16'h4040;
defparam \u1|W_REG_DATA_R[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N28
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[15]~1 (
// Equation(s):
// \u1|W_REG_DATA_R[15]~1_combout  = (\u1|W_REG_DATA_R[15]~0_combout  & (\RESET_DELAY_n~q  & \u1|ST [3]))

	.dataa(\u1|W_REG_DATA_R[15]~0_combout ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\u1|ST [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[15]~1 .lut_mask = 16'h8080;
defparam \u1|W_REG_DATA_R[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N25
dffeas \u1|W_REG_DATA_R[15] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|W_REG_DATA_T [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|W_REG_DATA_R[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[15] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N2
fiftyfivenm_lcell_comb \u1|Selector6~0 (
// Equation(s):
// \u1|Selector6~0_combout  = (\u1|ST [3] & (\u1|W_REG_DATA_T [14])) # (!\u1|ST [3] & ((\u1|W_REG_DATA_R [15])))

	.dataa(\u1|ST [3]),
	.datab(\u1|W_REG_DATA_T [14]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_R [15]),
	.cin(gnd),
	.combout(\u1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector6~0 .lut_mask = 16'hDD88;
defparam \u1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N20
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[13]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[13]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N21
dffeas \u1|W_REG_DATA_T[13] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[13] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N2
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[14]~feeder (
// Equation(s):
// \u1|W_REG_DATA_R[14]~feeder_combout  = \u1|W_REG_DATA_T [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [13]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_R[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N3
dffeas \u1|W_REG_DATA_R[14] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_R[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_R[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[14] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N30
fiftyfivenm_lcell_comb \u1|Selector7~0 (
// Equation(s):
// \u1|Selector7~0_combout  = (\u1|ST [3] & (\u1|W_REG_DATA_T [13])) # (!\u1|ST [3] & ((\u1|W_REG_DATA_R [14])))

	.dataa(\u1|ST [3]),
	.datab(\u1|W_REG_DATA_T [13]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_R [14]),
	.cin(gnd),
	.combout(\u1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector7~0 .lut_mask = 16'hDD88;
defparam \u1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N30
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[12]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[12]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N31
dffeas \u1|W_REG_DATA_T[12] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[12] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N4
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[13]~feeder (
// Equation(s):
// \u1|W_REG_DATA_R[13]~feeder_combout  = \u1|W_REG_DATA_T [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [12]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_R[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N5
dffeas \u1|W_REG_DATA_R[13] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_R[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_R[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[13] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N14
fiftyfivenm_lcell_comb \u1|Selector8~0 (
// Equation(s):
// \u1|Selector8~0_combout  = (\u1|ST [3] & ((\u1|W_REG_DATA_T [12]))) # (!\u1|ST [3] & (\u1|W_REG_DATA_R [13]))

	.dataa(\u1|ST [3]),
	.datab(\u1|W_REG_DATA_R [13]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [12]),
	.cin(gnd),
	.combout(\u1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector8~0 .lut_mask = 16'hEE44;
defparam \u1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N8
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[11]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[11]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N9
dffeas \u1|W_REG_DATA_T[11] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[11] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N14
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[12]~feeder (
// Equation(s):
// \u1|W_REG_DATA_R[12]~feeder_combout  = \u1|W_REG_DATA_T [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [11]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_R[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N15
dffeas \u1|W_REG_DATA_R[12] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_R[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_R[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[12] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N4
fiftyfivenm_lcell_comb \u1|Selector9~0 (
// Equation(s):
// \u1|Selector9~0_combout  = (\u1|ST [3] & (\u1|W_REG_DATA_T [11])) # (!\u1|ST [3] & ((\u1|W_REG_DATA_R [12])))

	.dataa(\u1|ST [3]),
	.datab(\u1|W_REG_DATA_T [11]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_R [12]),
	.cin(gnd),
	.combout(\u1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector9~0 .lut_mask = 16'hDD88;
defparam \u1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N26
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[10]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[10]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[10]~feeder .lut_mask = 16'hF0F0;
defparam \u1|W_REG_DATA_T[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N27
dffeas \u1|W_REG_DATA_T[10] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[10] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N16
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[11]~feeder (
// Equation(s):
// \u1|W_REG_DATA_R[11]~feeder_combout  = \u1|W_REG_DATA_T [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [10]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_R[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N17
dffeas \u1|W_REG_DATA_R[11] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_R[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_R[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[11] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N8
fiftyfivenm_lcell_comb \u1|Selector10~0 (
// Equation(s):
// \u1|Selector10~0_combout  = (\u1|ST [3] & ((\u1|W_REG_DATA_T [10]))) # (!\u1|ST [3] & (\u1|W_REG_DATA_R [11]))

	.dataa(\u1|ST [3]),
	.datab(\u1|W_REG_DATA_R [11]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [10]),
	.cin(gnd),
	.combout(\u1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector10~0 .lut_mask = 16'hEE44;
defparam \u1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N12
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[9]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[9]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[9]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N13
dffeas \u1|W_REG_DATA_T[9] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[9] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N6
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[10]~feeder (
// Equation(s):
// \u1|W_REG_DATA_R[10]~feeder_combout  = \u1|W_REG_DATA_T [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [9]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[10]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_R[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N7
dffeas \u1|W_REG_DATA_R[10] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_R[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_R[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[10] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N26
fiftyfivenm_lcell_comb \u1|Selector11~0 (
// Equation(s):
// \u1|Selector11~0_combout  = (\u1|ST [3] & ((\u1|W_REG_DATA_T [9]))) # (!\u1|ST [3] & (\u1|W_REG_DATA_R [10]))

	.dataa(\u1|ST [3]),
	.datab(\u1|W_REG_DATA_R [10]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [9]),
	.cin(gnd),
	.combout(\u1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector11~0 .lut_mask = 16'hEE44;
defparam \u1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N10
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[8]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[8]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[8]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N11
dffeas \u1|W_REG_DATA_T[8] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[8] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N8
fiftyfivenm_lcell_comb \u1|W_REG_DATA_R[9]~feeder (
// Equation(s):
// \u1|W_REG_DATA_R[9]~feeder_combout  = \u1|W_REG_DATA_T [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [8]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_R[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_R[9]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_R[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N9
dffeas \u1|W_REG_DATA_R[9] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_R[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_R[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_R[9] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N22
fiftyfivenm_lcell_comb \u1|Selector12~0 (
// Equation(s):
// \u1|Selector12~0_combout  = (\u1|ST [3] & (\u1|W_REG_DATA_T [8])) # (!\u1|ST [3] & ((\u1|W_REG_DATA_R [9])))

	.dataa(\u1|ST [3]),
	.datab(\u1|W_REG_DATA_T [8]),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_R [9]),
	.cin(gnd),
	.combout(\u1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector12~0 .lut_mask = 16'hDD88;
defparam \u1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N10
fiftyfivenm_lcell_comb \u1|DIN~0 (
// Equation(s):
// \u1|DIN~0_combout  = (!\u1|ST [2] & (!\u1|ST [0] & \u1|ST [1]))

	.dataa(\u1|ST [2]),
	.datab(\u1|ST [0]),
	.datac(\u1|ST [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|DIN~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|DIN~0 .lut_mask = 16'h1010;
defparam \u1|DIN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N28
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[7]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[7]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[7]~feeder .lut_mask = 16'hF0F0;
defparam \u1|W_REG_DATA_T[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N29
dffeas \u1|W_REG_DATA_T[7] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[7] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N6
fiftyfivenm_lcell_comb \u1|Selector14~0 (
// Equation(s):
// \u1|Selector14~0_combout  = (\u1|W_REG_DATA_T [7]) # (!\u1|ST [3])

	.dataa(\u1|ST [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [7]),
	.cin(gnd),
	.combout(\u1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector14~0 .lut_mask = 16'hFF55;
defparam \u1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N22
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[6]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[6]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[6]~feeder .lut_mask = 16'hF0F0;
defparam \u1|W_REG_DATA_T[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N23
dffeas \u1|W_REG_DATA_T[6] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[6] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N20
fiftyfivenm_lcell_comb \u1|Selector15~0 (
// Equation(s):
// \u1|Selector15~0_combout  = (\u1|W_REG_DATA_T [6]) # (!\u1|ST [3])

	.dataa(\u1|ST [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [6]),
	.cin(gnd),
	.combout(\u1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector15~0 .lut_mask = 16'hFF55;
defparam \u1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N16
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[5]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[5]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N17
dffeas \u1|W_REG_DATA_T[5] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[5] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N24
fiftyfivenm_lcell_comb \u1|Selector16~0 (
// Equation(s):
// \u1|Selector16~0_combout  = (\u1|W_REG_DATA_T [5]) # (!\u1|ST [3])

	.dataa(\u1|ST [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [5]),
	.cin(gnd),
	.combout(\u1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector16~0 .lut_mask = 16'hFF55;
defparam \u1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N14
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[4]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[4]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N15
dffeas \u1|W_REG_DATA_T[4] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[4] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N16
fiftyfivenm_lcell_comb \u1|Selector17~0 (
// Equation(s):
// \u1|Selector17~0_combout  = (\u1|W_REG_DATA_T [4]) # (!\u1|ST [3])

	.dataa(\u1|ST [3]),
	.datab(\u1|W_REG_DATA_T [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector17~0 .lut_mask = 16'hDDDD;
defparam \u1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N4
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[3]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[3]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N5
dffeas \u1|W_REG_DATA_T[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[3] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N12
fiftyfivenm_lcell_comb \u1|Selector18~0 (
// Equation(s):
// \u1|Selector18~0_combout  = (\u1|W_REG_DATA_T [3]) # (!\u1|ST [3])

	.dataa(\u1|ST [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [3]),
	.cin(gnd),
	.combout(\u1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector18~0 .lut_mask = 16'hFF55;
defparam \u1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N18
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[2]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[2]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[2]~feeder .lut_mask = 16'hF0F0;
defparam \u1|W_REG_DATA_T[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N19
dffeas \u1|W_REG_DATA_T[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[2] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N18
fiftyfivenm_lcell_comb \u1|Selector19~0 (
// Equation(s):
// \u1|Selector19~0_combout  = (\u1|W_REG_DATA_T [2]) # (!\u1|ST [3])

	.dataa(\u1|ST [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [2]),
	.cin(gnd),
	.combout(\u1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector19~0 .lut_mask = 16'hFF55;
defparam \u1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N24
fiftyfivenm_lcell_comb \u1|W_REG_DATA_T[1]~feeder (
// Equation(s):
// \u1|W_REG_DATA_T[1]~feeder_combout  = \u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\u1|W_REG_DATA_T[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA_T[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|W_REG_DATA_T[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N25
dffeas \u1|W_REG_DATA_T[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA_T[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[1] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N0
fiftyfivenm_lcell_comb \u1|Selector20~0 (
// Equation(s):
// \u1|Selector20~0_combout  = (\u1|W_REG_DATA_T [1]) # (!\u1|ST [3])

	.dataa(\u1|ST [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA_T [1]),
	.cin(gnd),
	.combout(\u1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector20~0 .lut_mask = 16'hFF55;
defparam \u1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N7
dffeas \u1|W_REG_DATA_T[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|R|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|W_REG_DATA_T[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA_T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA_T[0] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA_T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N6
fiftyfivenm_lcell_comb \u1|W_REG_DATA[0]~7 (
// Equation(s):
// \u1|W_REG_DATA[0]~7_combout  = (\u1|ST [3] & (((\u1|W_REG_DATA_T [0])))) # (!\u1|ST [3] & (!\u1|W_R~q  & ((!\u1|Equal0~2_combout ))))

	.dataa(\u1|ST [3]),
	.datab(\u1|W_R~q ),
	.datac(\u1|W_REG_DATA_T [0]),
	.datad(\u1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[0]~7 .lut_mask = 16'hA0B1;
defparam \u1|W_REG_DATA[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N28
fiftyfivenm_lcell_comb \u1|W_REG_DATA[0]~8 (
// Equation(s):
// \u1|W_REG_DATA[0]~8_combout  = (\u1|W_REG_DATA[0]~1_combout  & ((\u1|W_REG_DATA[0]~7_combout ) # ((!\u1|ST [3] & \u1|W_REG_DATA [0])))) # (!\u1|W_REG_DATA[0]~1_combout  & (((\u1|W_REG_DATA [0]))))

	.dataa(\u1|ST [3]),
	.datab(\u1|W_REG_DATA[0]~1_combout ),
	.datac(\u1|W_REG_DATA [0]),
	.datad(\u1|W_REG_DATA[0]~7_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[0]~8 .lut_mask = 16'hFC70;
defparam \u1|W_REG_DATA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N29
dffeas \u1|W_REG_DATA[0] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[0] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N30
fiftyfivenm_lcell_comb \u1|W_REG_DATA[15]~2 (
// Equation(s):
// \u1|W_REG_DATA[15]~2_combout  = (\u1|ST [3] & (\u1|W_REG_DATA_R[15]~0_combout )) # (!\u1|ST [3] & ((\u1|DIN~0_combout ) # ((\u1|W_REG_DATA_R[15]~0_combout  & !\u1|W_REG_DATA~0_combout ))))

	.dataa(\u1|W_REG_DATA_R[15]~0_combout ),
	.datab(\u1|W_REG_DATA~0_combout ),
	.datac(\u1|ST [3]),
	.datad(\u1|DIN~0_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[15]~2 .lut_mask = 16'hAFA2;
defparam \u1|W_REG_DATA[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N10
fiftyfivenm_lcell_comb \u1|W_REG_DATA[15]~3 (
// Equation(s):
// \u1|W_REG_DATA[15]~3_combout  = (\RESET_DELAY_n~q  & \u1|W_REG_DATA[15]~2_combout )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|W_REG_DATA[15]~2_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[15]~3 .lut_mask = 16'hAA00;
defparam \u1|W_REG_DATA[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N1
dffeas \u1|W_REG_DATA[1] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector20~0_combout ),
	.asdata(\u1|W_REG_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[1] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N19
dffeas \u1|W_REG_DATA[2] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector19~0_combout ),
	.asdata(\u1|W_REG_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[2] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N13
dffeas \u1|W_REG_DATA[3] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector18~0_combout ),
	.asdata(\u1|W_REG_DATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[3] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N17
dffeas \u1|W_REG_DATA[4] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector17~0_combout ),
	.asdata(\u1|W_REG_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[4] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N25
dffeas \u1|W_REG_DATA[5] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector16~0_combout ),
	.asdata(\u1|W_REG_DATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[5] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N21
dffeas \u1|W_REG_DATA[6] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector15~0_combout ),
	.asdata(\u1|W_REG_DATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[6] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N7
dffeas \u1|W_REG_DATA[7] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector14~0_combout ),
	.asdata(\u1|W_REG_DATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[7] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N22
fiftyfivenm_lcell_comb \u1|W_REG_DATA[8]~5 (
// Equation(s):
// \u1|W_REG_DATA[8]~5_combout  = (\u1|DIN~0_combout  & ((\u1|W_REG_DATA [7]) # ((!\u1|W_REG_DATA~0_combout  & \u1|W_REG_DATA_R[15]~0_combout )))) # (!\u1|DIN~0_combout  & (((!\u1|W_REG_DATA~0_combout  & \u1|W_REG_DATA_R[15]~0_combout ))))

	.dataa(\u1|DIN~0_combout ),
	.datab(\u1|W_REG_DATA [7]),
	.datac(\u1|W_REG_DATA~0_combout ),
	.datad(\u1|W_REG_DATA_R[15]~0_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[8]~5 .lut_mask = 16'h8F88;
defparam \u1|W_REG_DATA[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N20
fiftyfivenm_lcell_comb \u1|W_REG_DATA[8]~4 (
// Equation(s):
// \u1|W_REG_DATA[8]~4_combout  = ((\u1|ST [3] & (!\u1|W_REG_DATA_R[15]~0_combout )) # (!\u1|ST [3] & ((!\u1|DIN~0_combout )))) # (!\RESET_DELAY_n~q )

	.dataa(\u1|W_REG_DATA_R[15]~0_combout ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\u1|ST [3]),
	.datad(\u1|DIN~0_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[8]~4 .lut_mask = 16'h737F;
defparam \u1|W_REG_DATA[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N0
fiftyfivenm_lcell_comb \u1|DIN~1 (
// Equation(s):
// \u1|DIN~1_combout  = (!\u1|ST [3] & \RESET_DELAY_n~q )

	.dataa(\u1|ST [3]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|DIN~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|DIN~1 .lut_mask = 16'h5050;
defparam \u1|DIN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N26
fiftyfivenm_lcell_comb \u1|W_REG_DATA[8]~6 (
// Equation(s):
// \u1|W_REG_DATA[8]~6_combout  = (\u1|W_REG_DATA[8]~5_combout  & ((\u1|DIN~1_combout ) # ((\u1|W_REG_DATA[8]~4_combout  & \u1|W_REG_DATA [8])))) # (!\u1|W_REG_DATA[8]~5_combout  & (\u1|W_REG_DATA[8]~4_combout  & (\u1|W_REG_DATA [8])))

	.dataa(\u1|W_REG_DATA[8]~5_combout ),
	.datab(\u1|W_REG_DATA[8]~4_combout ),
	.datac(\u1|W_REG_DATA [8]),
	.datad(\u1|DIN~1_combout ),
	.cin(gnd),
	.combout(\u1|W_REG_DATA[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|W_REG_DATA[8]~6 .lut_mask = 16'hEAC0;
defparam \u1|W_REG_DATA[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N27
dffeas \u1|W_REG_DATA[8] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|W_REG_DATA[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[8] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N23
dffeas \u1|W_REG_DATA[9] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector12~0_combout ),
	.asdata(\u1|W_REG_DATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[9] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N27
dffeas \u1|W_REG_DATA[10] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector11~0_combout ),
	.asdata(\u1|W_REG_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[10] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N9
dffeas \u1|W_REG_DATA[11] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector10~0_combout ),
	.asdata(\u1|W_REG_DATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[11] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N5
dffeas \u1|W_REG_DATA[12] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector9~0_combout ),
	.asdata(\u1|W_REG_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[12] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N15
dffeas \u1|W_REG_DATA[13] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector8~0_combout ),
	.asdata(\u1|W_REG_DATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[13] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N31
dffeas \u1|W_REG_DATA[14] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector7~0_combout ),
	.asdata(\u1|W_REG_DATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[14] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N3
dffeas \u1|W_REG_DATA[15] (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|Selector6~0_combout ),
	.asdata(\u1|W_REG_DATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|ST [2]),
	.ena(\u1|W_REG_DATA[15]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|W_REG_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|W_REG_DATA[15] .is_wysiwyg = "true";
defparam \u1|W_REG_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N12
fiftyfivenm_lcell_comb \u1|DIN~2 (
// Equation(s):
// \u1|DIN~2_combout  = (\u1|DIN~1_combout  & ((\u1|DIN~0_combout  & (\u1|W_REG_DATA [15])) # (!\u1|DIN~0_combout  & ((\u1|DIN~q ))))) # (!\u1|DIN~1_combout  & (((\u1|DIN~q ))))

	.dataa(\u1|W_REG_DATA [15]),
	.datab(\u1|DIN~1_combout ),
	.datac(\u1|DIN~q ),
	.datad(\u1|DIN~0_combout ),
	.cin(gnd),
	.combout(\u1|DIN~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|DIN~2 .lut_mask = 16'hB8F0;
defparam \u1|DIN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y36_N13
dffeas \u1|DIN (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|DIN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|DIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|DIN .is_wysiwyg = "true";
defparam \u1|DIN .power_up = "low";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK1_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "low";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 7;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 117;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 115;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 8;
defparam \pll|altpll_component|auto_generated|pll1 .m = 115;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 9;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 195;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N14
fiftyfivenm_lcell_comb \dac1|SYS_CLK~0 (
// Equation(s):
// \dac1|SYS_CLK~0_combout  = !\dac1|SYS_CLK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|SYS_CLK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|SYS_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|SYS_CLK~0 .lut_mask = 16'h0F0F;
defparam \dac1|SYS_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N15
dffeas \dac1|SYS_CLK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dac1|SYS_CLK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|SYS_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|SYS_CLK .is_wysiwyg = "true";
defparam \dac1|SYS_CLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
fiftyfivenm_clkctrl \dac1|SYS_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\dac1|SYS_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\dac1|SYS_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \dac1|SYS_CLK~clkctrl .clock_type = "global clock";
defparam \dac1|SYS_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
fiftyfivenm_lcell_comb \dac1|DELAY[0]~9 (
// Equation(s):
// \dac1|DELAY[0]~9_combout  = \dac1|DELAY [0] $ (VCC)
// \dac1|DELAY[0]~10  = CARRY(\dac1|DELAY [0])

	.dataa(gnd),
	.datab(\dac1|DELAY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac1|DELAY[0]~9_combout ),
	.cout(\dac1|DELAY[0]~10 ));
// synopsys translate_off
defparam \dac1|DELAY[0]~9 .lut_mask = 16'h33CC;
defparam \dac1|DELAY[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N14
fiftyfivenm_lcell_comb \dac1|CNT[0]~8 (
// Equation(s):
// \dac1|CNT[0]~8_combout  = \dac1|CNT [0] $ (VCC)
// \dac1|CNT[0]~9  = CARRY(\dac1|CNT [0])

	.dataa(gnd),
	.datab(\dac1|CNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac1|CNT[0]~8_combout ),
	.cout(\dac1|CNT[0]~9 ));
// synopsys translate_off
defparam \dac1|CNT[0]~8 .lut_mask = 16'h33CC;
defparam \dac1|CNT[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N22
fiftyfivenm_lcell_comb \dac1|Selector6~1 (
// Equation(s):
// \dac1|Selector6~1_combout  = \dac1|ST [1] $ (((\dac1|Equal1~2_combout  & (!\dac1|ST [2] & \dac1|ST [0]))))

	.dataa(\dac1|Equal1~2_combout ),
	.datab(\dac1|ST [2]),
	.datac(\dac1|ST [1]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector6~1 .lut_mask = 16'hD2F0;
defparam \dac1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N23
dffeas \dac1|ST[1] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST[1] .is_wysiwyg = "true";
defparam \dac1|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
fiftyfivenm_lcell_comb \dac1|SCLK~0 (
// Equation(s):
// \dac1|SCLK~0_combout  = (!\dac1|ST [2] & !\dac1|ST [0])

	.dataa(\dac1|ST [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|SCLK~0 .lut_mask = 16'h0055;
defparam \dac1|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N15
dffeas \dac1|CNT[0] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|CNT[0]~8_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(!\dac1|ST [1]),
	.sload(gnd),
	.ena(\dac1|SCLK~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[0] .is_wysiwyg = "true";
defparam \dac1|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N16
fiftyfivenm_lcell_comb \dac1|CNT[1]~10 (
// Equation(s):
// \dac1|CNT[1]~10_combout  = (\dac1|CNT [1] & (!\dac1|CNT[0]~9 )) # (!\dac1|CNT [1] & ((\dac1|CNT[0]~9 ) # (GND)))
// \dac1|CNT[1]~11  = CARRY((!\dac1|CNT[0]~9 ) # (!\dac1|CNT [1]))

	.dataa(gnd),
	.datab(\dac1|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|CNT[0]~9 ),
	.combout(\dac1|CNT[1]~10_combout ),
	.cout(\dac1|CNT[1]~11 ));
// synopsys translate_off
defparam \dac1|CNT[1]~10 .lut_mask = 16'h3C3F;
defparam \dac1|CNT[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N17
dffeas \dac1|CNT[1] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|CNT[1]~10_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(!\dac1|ST [1]),
	.sload(gnd),
	.ena(\dac1|SCLK~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[1] .is_wysiwyg = "true";
defparam \dac1|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
fiftyfivenm_lcell_comb \dac1|CNT[2]~12 (
// Equation(s):
// \dac1|CNT[2]~12_combout  = (\dac1|CNT [2] & (\dac1|CNT[1]~11  $ (GND))) # (!\dac1|CNT [2] & (!\dac1|CNT[1]~11  & VCC))
// \dac1|CNT[2]~13  = CARRY((\dac1|CNT [2] & !\dac1|CNT[1]~11 ))

	.dataa(gnd),
	.datab(\dac1|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|CNT[1]~11 ),
	.combout(\dac1|CNT[2]~12_combout ),
	.cout(\dac1|CNT[2]~13 ));
// synopsys translate_off
defparam \dac1|CNT[2]~12 .lut_mask = 16'hC30C;
defparam \dac1|CNT[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N19
dffeas \dac1|CNT[2] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|CNT[2]~12_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(!\dac1|ST [1]),
	.sload(gnd),
	.ena(\dac1|SCLK~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[2] .is_wysiwyg = "true";
defparam \dac1|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N20
fiftyfivenm_lcell_comb \dac1|CNT[3]~14 (
// Equation(s):
// \dac1|CNT[3]~14_combout  = (\dac1|CNT [3] & (!\dac1|CNT[2]~13 )) # (!\dac1|CNT [3] & ((\dac1|CNT[2]~13 ) # (GND)))
// \dac1|CNT[3]~15  = CARRY((!\dac1|CNT[2]~13 ) # (!\dac1|CNT [3]))

	.dataa(gnd),
	.datab(\dac1|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|CNT[2]~13 ),
	.combout(\dac1|CNT[3]~14_combout ),
	.cout(\dac1|CNT[3]~15 ));
// synopsys translate_off
defparam \dac1|CNT[3]~14 .lut_mask = 16'h3C3F;
defparam \dac1|CNT[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N21
dffeas \dac1|CNT[3] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|CNT[3]~14_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(!\dac1|ST [1]),
	.sload(gnd),
	.ena(\dac1|SCLK~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[3] .is_wysiwyg = "true";
defparam \dac1|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
fiftyfivenm_lcell_comb \dac1|Equal0~0 (
// Equation(s):
// \dac1|Equal0~0_combout  = (\dac1|CNT [3] & (!\dac1|CNT [1] & (!\dac1|CNT [0] & !\dac1|CNT [2])))

	.dataa(\dac1|CNT [3]),
	.datab(\dac1|CNT [1]),
	.datac(\dac1|CNT [0]),
	.datad(\dac1|CNT [2]),
	.cin(gnd),
	.combout(\dac1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal0~0 .lut_mask = 16'h0002;
defparam \dac1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N22
fiftyfivenm_lcell_comb \dac1|CNT[4]~16 (
// Equation(s):
// \dac1|CNT[4]~16_combout  = (\dac1|CNT [4] & (\dac1|CNT[3]~15  $ (GND))) # (!\dac1|CNT [4] & (!\dac1|CNT[3]~15  & VCC))
// \dac1|CNT[4]~17  = CARRY((\dac1|CNT [4] & !\dac1|CNT[3]~15 ))

	.dataa(\dac1|CNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|CNT[3]~15 ),
	.combout(\dac1|CNT[4]~16_combout ),
	.cout(\dac1|CNT[4]~17 ));
// synopsys translate_off
defparam \dac1|CNT[4]~16 .lut_mask = 16'hA50A;
defparam \dac1|CNT[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N23
dffeas \dac1|CNT[4] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|CNT[4]~16_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(!\dac1|ST [1]),
	.sload(gnd),
	.ena(\dac1|SCLK~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[4] .is_wysiwyg = "true";
defparam \dac1|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N24
fiftyfivenm_lcell_comb \dac1|CNT[5]~18 (
// Equation(s):
// \dac1|CNT[5]~18_combout  = (\dac1|CNT [5] & (!\dac1|CNT[4]~17 )) # (!\dac1|CNT [5] & ((\dac1|CNT[4]~17 ) # (GND)))
// \dac1|CNT[5]~19  = CARRY((!\dac1|CNT[4]~17 ) # (!\dac1|CNT [5]))

	.dataa(gnd),
	.datab(\dac1|CNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|CNT[4]~17 ),
	.combout(\dac1|CNT[5]~18_combout ),
	.cout(\dac1|CNT[5]~19 ));
// synopsys translate_off
defparam \dac1|CNT[5]~18 .lut_mask = 16'h3C3F;
defparam \dac1|CNT[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N25
dffeas \dac1|CNT[5] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|CNT[5]~18_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(!\dac1|ST [1]),
	.sload(gnd),
	.ena(\dac1|SCLK~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[5] .is_wysiwyg = "true";
defparam \dac1|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N26
fiftyfivenm_lcell_comb \dac1|CNT[6]~20 (
// Equation(s):
// \dac1|CNT[6]~20_combout  = (\dac1|CNT [6] & (\dac1|CNT[5]~19  $ (GND))) # (!\dac1|CNT [6] & (!\dac1|CNT[5]~19  & VCC))
// \dac1|CNT[6]~21  = CARRY((\dac1|CNT [6] & !\dac1|CNT[5]~19 ))

	.dataa(\dac1|CNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|CNT[5]~19 ),
	.combout(\dac1|CNT[6]~20_combout ),
	.cout(\dac1|CNT[6]~21 ));
// synopsys translate_off
defparam \dac1|CNT[6]~20 .lut_mask = 16'hA50A;
defparam \dac1|CNT[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N27
dffeas \dac1|CNT[6] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|CNT[6]~20_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(!\dac1|ST [1]),
	.sload(gnd),
	.ena(\dac1|SCLK~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[6] .is_wysiwyg = "true";
defparam \dac1|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N28
fiftyfivenm_lcell_comb \dac1|CNT[7]~22 (
// Equation(s):
// \dac1|CNT[7]~22_combout  = \dac1|CNT[6]~21  $ (\dac1|CNT [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac1|CNT [7]),
	.cin(\dac1|CNT[6]~21 ),
	.combout(\dac1|CNT[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|CNT[7]~22 .lut_mask = 16'h0FF0;
defparam \dac1|CNT[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y35_N29
dffeas \dac1|CNT[7] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|CNT[7]~22_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(!\dac1|ST [1]),
	.sload(gnd),
	.ena(\dac1|SCLK~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[7] .is_wysiwyg = "true";
defparam \dac1|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N6
fiftyfivenm_lcell_comb \dac1|Equal0~1 (
// Equation(s):
// \dac1|Equal0~1_combout  = (!\dac1|CNT [6] & (!\dac1|CNT [5] & (\dac1|CNT [4] & !\dac1|CNT [7])))

	.dataa(\dac1|CNT [6]),
	.datab(\dac1|CNT [5]),
	.datac(\dac1|CNT [4]),
	.datad(\dac1|CNT [7]),
	.cin(gnd),
	.combout(\dac1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal0~1 .lut_mask = 16'h0010;
defparam \dac1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
fiftyfivenm_lcell_comb \dac1|ST[2]~2 (
// Equation(s):
// \dac1|ST[2]~2_combout  = (\dac1|ST [1] & ((\dac1|ST [2]) # ((\dac1|Equal0~0_combout  & \dac1|Equal0~1_combout ))))

	.dataa(\dac1|Equal0~0_combout ),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\dac1|ST[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[2]~2 .lut_mask = 16'hC8C0;
defparam \dac1|ST[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
fiftyfivenm_lcell_comb \dac1|ST[2]~5 (
// Equation(s):
// \dac1|ST[2]~5_combout  = (\dac1|ST[0]~4_combout  & ((\dac1|ST [0] & (\dac1|ST[2]~2_combout )) # (!\dac1|ST [0] & ((\dac1|ST [2]))))) # (!\dac1|ST[0]~4_combout  & (((\dac1|ST [2]))))

	.dataa(\dac1|ST[0]~4_combout ),
	.datab(\dac1|ST[2]~2_combout ),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|ST[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[2]~5 .lut_mask = 16'hD8F0;
defparam \dac1|ST[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N5
dffeas \dac1|ST[2] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|ST[2]~5_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST[2] .is_wysiwyg = "true";
defparam \dac1|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
fiftyfivenm_lcell_comb \dac1|DELAY[0]~15 (
// Equation(s):
// \dac1|DELAY[0]~15_combout  = (!\dac1|ST [2] & (((\dac1|Equal1~2_combout  & \dac1|ST [1])) # (!\dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(\dac1|Equal1~2_combout ),
	.datac(\dac1|ST [0]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|DELAY[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[0]~15 .lut_mask = 16'h4505;
defparam \dac1|DELAY[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
fiftyfivenm_lcell_comb \dac1|DELAY[0]~8 (
// Equation(s):
// \dac1|DELAY[0]~8_combout  = (!\dac1|ST [1] & (\dac1|ST [2] $ (\dac1|ST [0])))

	.dataa(\dac1|ST [2]),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|DELAY[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[0]~8 .lut_mask = 16'h005A;
defparam \dac1|DELAY[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N8
fiftyfivenm_lcell_comb \dac1|DELAY[7]~16 (
// Equation(s):
// \dac1|DELAY[7]~16_combout  = (\FPGA_RESET_n~input_o  & ((\dac1|DELAY[0]~8_combout  & (!\dac1|Equal1~2_combout )) # (!\dac1|DELAY[0]~8_combout  & ((!\dac1|ST [2])))))

	.dataa(\dac1|Equal1~2_combout ),
	.datab(\dac1|DELAY[0]~8_combout ),
	.datac(\FPGA_RESET_n~input_o ),
	.datad(\dac1|ST [2]),
	.cin(gnd),
	.combout(\dac1|DELAY[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[7]~16 .lut_mask = 16'h4070;
defparam \dac1|DELAY[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N15
dffeas \dac1|DELAY[0] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[0]~15_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[0] .is_wysiwyg = "true";
defparam \dac1|DELAY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
fiftyfivenm_lcell_comb \dac1|DELAY[1]~11 (
// Equation(s):
// \dac1|DELAY[1]~11_combout  = (\dac1|DELAY [1] & (!\dac1|DELAY[0]~10 )) # (!\dac1|DELAY [1] & ((\dac1|DELAY[0]~10 ) # (GND)))
// \dac1|DELAY[1]~12  = CARRY((!\dac1|DELAY[0]~10 ) # (!\dac1|DELAY [1]))

	.dataa(gnd),
	.datab(\dac1|DELAY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[0]~10 ),
	.combout(\dac1|DELAY[1]~11_combout ),
	.cout(\dac1|DELAY[1]~12 ));
// synopsys translate_off
defparam \dac1|DELAY[1]~11 .lut_mask = 16'h3C3F;
defparam \dac1|DELAY[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N17
dffeas \dac1|DELAY[1] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[0]~15_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[1] .is_wysiwyg = "true";
defparam \dac1|DELAY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
fiftyfivenm_lcell_comb \dac1|DELAY[2]~13 (
// Equation(s):
// \dac1|DELAY[2]~13_combout  = (\dac1|DELAY [2] & (\dac1|DELAY[1]~12  $ (GND))) # (!\dac1|DELAY [2] & (!\dac1|DELAY[1]~12  & VCC))
// \dac1|DELAY[2]~14  = CARRY((\dac1|DELAY [2] & !\dac1|DELAY[1]~12 ))

	.dataa(gnd),
	.datab(\dac1|DELAY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[1]~12 ),
	.combout(\dac1|DELAY[2]~13_combout ),
	.cout(\dac1|DELAY[2]~14 ));
// synopsys translate_off
defparam \dac1|DELAY[2]~13 .lut_mask = 16'hC30C;
defparam \dac1|DELAY[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N19
dffeas \dac1|DELAY[2] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[0]~15_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[2] .is_wysiwyg = "true";
defparam \dac1|DELAY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
fiftyfivenm_lcell_comb \dac1|DELAY[3]~17 (
// Equation(s):
// \dac1|DELAY[3]~17_combout  = (\dac1|DELAY [3] & (!\dac1|DELAY[2]~14 )) # (!\dac1|DELAY [3] & ((\dac1|DELAY[2]~14 ) # (GND)))
// \dac1|DELAY[3]~18  = CARRY((!\dac1|DELAY[2]~14 ) # (!\dac1|DELAY [3]))

	.dataa(gnd),
	.datab(\dac1|DELAY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[2]~14 ),
	.combout(\dac1|DELAY[3]~17_combout ),
	.cout(\dac1|DELAY[3]~18 ));
// synopsys translate_off
defparam \dac1|DELAY[3]~17 .lut_mask = 16'h3C3F;
defparam \dac1|DELAY[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N21
dffeas \dac1|DELAY[3] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[0]~15_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[3] .is_wysiwyg = "true";
defparam \dac1|DELAY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
fiftyfivenm_lcell_comb \dac1|DELAY[4]~19 (
// Equation(s):
// \dac1|DELAY[4]~19_combout  = (\dac1|DELAY [4] & (\dac1|DELAY[3]~18  $ (GND))) # (!\dac1|DELAY [4] & (!\dac1|DELAY[3]~18  & VCC))
// \dac1|DELAY[4]~20  = CARRY((\dac1|DELAY [4] & !\dac1|DELAY[3]~18 ))

	.dataa(\dac1|DELAY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[3]~18 ),
	.combout(\dac1|DELAY[4]~19_combout ),
	.cout(\dac1|DELAY[4]~20 ));
// synopsys translate_off
defparam \dac1|DELAY[4]~19 .lut_mask = 16'hA50A;
defparam \dac1|DELAY[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N23
dffeas \dac1|DELAY[4] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[0]~15_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[4] .is_wysiwyg = "true";
defparam \dac1|DELAY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
fiftyfivenm_lcell_comb \dac1|DELAY[5]~21 (
// Equation(s):
// \dac1|DELAY[5]~21_combout  = (\dac1|DELAY [5] & (!\dac1|DELAY[4]~20 )) # (!\dac1|DELAY [5] & ((\dac1|DELAY[4]~20 ) # (GND)))
// \dac1|DELAY[5]~22  = CARRY((!\dac1|DELAY[4]~20 ) # (!\dac1|DELAY [5]))

	.dataa(gnd),
	.datab(\dac1|DELAY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[4]~20 ),
	.combout(\dac1|DELAY[5]~21_combout ),
	.cout(\dac1|DELAY[5]~22 ));
// synopsys translate_off
defparam \dac1|DELAY[5]~21 .lut_mask = 16'h3C3F;
defparam \dac1|DELAY[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N25
dffeas \dac1|DELAY[5] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[0]~15_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[5] .is_wysiwyg = "true";
defparam \dac1|DELAY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
fiftyfivenm_lcell_comb \dac1|DELAY[6]~23 (
// Equation(s):
// \dac1|DELAY[6]~23_combout  = (\dac1|DELAY [6] & (\dac1|DELAY[5]~22  $ (GND))) # (!\dac1|DELAY [6] & (!\dac1|DELAY[5]~22  & VCC))
// \dac1|DELAY[6]~24  = CARRY((\dac1|DELAY [6] & !\dac1|DELAY[5]~22 ))

	.dataa(\dac1|DELAY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|DELAY[5]~22 ),
	.combout(\dac1|DELAY[6]~23_combout ),
	.cout(\dac1|DELAY[6]~24 ));
// synopsys translate_off
defparam \dac1|DELAY[6]~23 .lut_mask = 16'hA50A;
defparam \dac1|DELAY[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N27
dffeas \dac1|DELAY[6] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[0]~15_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[6] .is_wysiwyg = "true";
defparam \dac1|DELAY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
fiftyfivenm_lcell_comb \dac1|DELAY[7]~25 (
// Equation(s):
// \dac1|DELAY[7]~25_combout  = \dac1|DELAY[6]~24  $ (\dac1|DELAY [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac1|DELAY [7]),
	.cin(\dac1|DELAY[6]~24 ),
	.combout(\dac1|DELAY[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DELAY[7]~25 .lut_mask = 16'h0FF0;
defparam \dac1|DELAY[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N29
dffeas \dac1|DELAY[7] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DELAY[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac1|DELAY[0]~15_combout ),
	.sload(gnd),
	.ena(\dac1|DELAY[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DELAY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DELAY[7] .is_wysiwyg = "true";
defparam \dac1|DELAY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
fiftyfivenm_lcell_comb \dac1|Equal1~1 (
// Equation(s):
// \dac1|Equal1~1_combout  = (!\dac1|DELAY [6] & (!\dac1|DELAY [5] & (!\dac1|DELAY [4] & !\dac1|DELAY [7])))

	.dataa(\dac1|DELAY [6]),
	.datab(\dac1|DELAY [5]),
	.datac(\dac1|DELAY [4]),
	.datad(\dac1|DELAY [7]),
	.cin(gnd),
	.combout(\dac1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal1~1 .lut_mask = 16'h0001;
defparam \dac1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
fiftyfivenm_lcell_comb \dac1|Equal1~0 (
// Equation(s):
// \dac1|Equal1~0_combout  = (\dac1|DELAY [2] & (!\dac1|DELAY [1] & (!\dac1|DELAY [0] & !\dac1|DELAY [3])))

	.dataa(\dac1|DELAY [2]),
	.datab(\dac1|DELAY [1]),
	.datac(\dac1|DELAY [0]),
	.datad(\dac1|DELAY [3]),
	.cin(gnd),
	.combout(\dac1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal1~0 .lut_mask = 16'h0002;
defparam \dac1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
fiftyfivenm_lcell_comb \dac1|Equal1~2 (
// Equation(s):
// \dac1|Equal1~2_combout  = (\dac1|Equal1~1_combout  & \dac1|Equal1~0_combout )

	.dataa(\dac1|Equal1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dac1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal1~2 .lut_mask = 16'hAA00;
defparam \dac1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_3
fiftyfivenm_pll \ninety6khz|altpll_component|auto_generated|pll1 (
	.areset(!\RESET_DELAY_n~clkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\ninety6khz|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\ninety6khz|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\ninety6khz|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \ninety6khz|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .bandwidth_type = "low";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c0_low = 13;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c1_high = 125;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c1_low = 125;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c1_use_casc_in = "on";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk0_divide_by = 3125;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk0_multiply_by = 6;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 8;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .m = 108;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .n = 9;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \ninety6khz|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \ninety6khz|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ninety6khz|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N14
fiftyfivenm_lcell_comb \dac1|ST[0]~3 (
// Equation(s):
// \dac1|ST[0]~3_combout  = (\dac1|ST [2] & ((\dac1|ST [1]) # ((\dac1|ST [0] & GLOBAL(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ))))) # (!\dac1|ST [2] & (!\dac1|ST [0]))

	.dataa(\dac1|ST [0]),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [2]),
	.datad(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\dac1|ST[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~3 .lut_mask = 16'hE5C5;
defparam \dac1|ST[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N12
fiftyfivenm_lcell_comb \dac1|ST[0]~4 (
// Equation(s):
// \dac1|ST[0]~4_combout  = (\dac1|ST[0]~3_combout ) # ((\dac1|Equal1~2_combout  & ((!\dac1|ST [0]) # (!\dac1|ST [2]))))

	.dataa(\dac1|Equal1~2_combout ),
	.datab(\dac1|ST [2]),
	.datac(\dac1|ST[0]~3_combout ),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|ST[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~4 .lut_mask = 16'hF2FA;
defparam \dac1|ST[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N24
fiftyfivenm_lcell_comb \dac1|ST[0]~6 (
// Equation(s):
// \dac1|ST[0]~6_combout  = (!\dac1|ST [1]) # (!\dac1|ST [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|ST[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~6 .lut_mask = 16'h0FFF;
defparam \dac1|ST[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N28
fiftyfivenm_lcell_comb \dac1|ST[0]~8 (
// Equation(s):
// \dac1|ST[0]~8_combout  = (\dac1|ST [1] & (!\dac1|ST [2] & ((!\dac1|Equal0~1_combout ) # (!\dac1|Equal0~0_combout ))))

	.dataa(\dac1|Equal0~0_combout ),
	.datab(\dac1|ST [1]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\dac1|ST[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~8 .lut_mask = 16'h040C;
defparam \dac1|ST[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N30
fiftyfivenm_lcell_comb \dac1|ST[0]~7 (
// Equation(s):
// \dac1|ST[0]~7_combout  = (\dac1|ST[0]~4_combout  & ((\dac1|ST[0]~8_combout ) # (\dac1|ST[0]~6_combout  $ (\dac1|ST [0])))) # (!\dac1|ST[0]~4_combout  & (((\dac1|ST [0]))))

	.dataa(\dac1|ST[0]~4_combout ),
	.datab(\dac1|ST[0]~6_combout ),
	.datac(\dac1|ST [0]),
	.datad(\dac1|ST[0]~8_combout ),
	.cin(gnd),
	.combout(\dac1|ST[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST[0]~7 .lut_mask = 16'hFA78;
defparam \dac1|ST[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N31
dffeas \dac1|ST[0] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|ST[0]~7_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST[0] .is_wysiwyg = "true";
defparam \dac1|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N4
fiftyfivenm_lcell_comb \mem0|count[0]~12 (
// Equation(s):
// \mem0|count[0]~12_combout  = \mem0|count [0] $ (VCC)
// \mem0|count[0]~13  = CARRY(\mem0|count [0])

	.dataa(gnd),
	.datab(\mem0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|count[0]~12_combout ),
	.cout(\mem0|count[0]~13 ));
// synopsys translate_off
defparam \mem0|count[0]~12 .lut_mask = 16'h33CC;
defparam \mem0|count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N1
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N8
fiftyfivenm_lcell_comb \mem0|trig_sync_0~0 (
// Equation(s):
// \mem0|trig_sync_0~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|trig_sync_0~0 .lut_mask = 16'h0F0F;
defparam \mem0|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y7_N9
dffeas \mem0|trig_sync_0 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|trig_sync_0 .is_wysiwyg = "true";
defparam \mem0|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N20
fiftyfivenm_lcell_comb \mem0|trig_sync_1~feeder (
// Equation(s):
// \mem0|trig_sync_1~feeder_combout  = \mem0|trig_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|trig_sync_0~q ),
	.cin(gnd),
	.combout(\mem0|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|trig_sync_1~feeder .lut_mask = 16'hFF00;
defparam \mem0|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N21
dffeas \mem0|trig_sync_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|trig_sync_1 .is_wysiwyg = "true";
defparam \mem0|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N16
fiftyfivenm_lcell_comb \mem0|trig_cnt~1 (
// Equation(s):
// \mem0|trig_cnt~1_combout  = (!\mem0|trig_cnt [0] & (\mem0|trig_now~q  $ (\mem0|trig_sync_1~q )))

	.dataa(\mem0|trig_now~q ),
	.datab(\mem0|trig_sync_1~q ),
	.datac(\mem0|trig_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|trig_cnt~1 .lut_mask = 16'h0606;
defparam \mem0|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N17
dffeas \mem0|trig_cnt[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|trig_cnt[0] .is_wysiwyg = "true";
defparam \mem0|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N26
fiftyfivenm_lcell_comb \mem0|trig_cnt~0 (
// Equation(s):
// \mem0|trig_cnt~0_combout  = (\mem0|trig_now~q  & (!\mem0|trig_sync_1~q  & (\mem0|trig_cnt [1] $ (\mem0|trig_cnt [0])))) # (!\mem0|trig_now~q  & (\mem0|trig_sync_1~q  & (\mem0|trig_cnt [1] $ (\mem0|trig_cnt [0]))))

	.dataa(\mem0|trig_now~q ),
	.datab(\mem0|trig_sync_1~q ),
	.datac(\mem0|trig_cnt [1]),
	.datad(\mem0|trig_cnt [0]),
	.cin(gnd),
	.combout(\mem0|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|trig_cnt~0 .lut_mask = 16'h0660;
defparam \mem0|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N27
dffeas \mem0|trig_cnt[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|trig_cnt[1] .is_wysiwyg = "true";
defparam \mem0|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N10
fiftyfivenm_lcell_comb \mem0|trig_now~0 (
// Equation(s):
// \mem0|trig_now~0_combout  = (\mem0|trig_cnt [1] & ((\mem0|trig_cnt [0] & (\mem0|trig_sync_1~q )) # (!\mem0|trig_cnt [0] & ((\mem0|trig_now~q ))))) # (!\mem0|trig_cnt [1] & (((\mem0|trig_now~q ))))

	.dataa(\mem0|trig_cnt [1]),
	.datab(\mem0|trig_sync_1~q ),
	.datac(\mem0|trig_now~q ),
	.datad(\mem0|trig_cnt [0]),
	.cin(gnd),
	.combout(\mem0|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|trig_now~0 .lut_mask = 16'hD8F0;
defparam \mem0|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N11
dffeas \mem0|trig_now (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|trig_now .is_wysiwyg = "true";
defparam \mem0|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N28
fiftyfivenm_lcell_comb \mem0|trig_pulse~0 (
// Equation(s):
// \mem0|trig_pulse~0_combout  = (!\mem0|trig_now~q  & (\mem0|trig_sync_1~q  & (\mem0|trig_cnt [1] & \mem0|trig_cnt [0])))

	.dataa(\mem0|trig_now~q ),
	.datab(\mem0|trig_sync_1~q ),
	.datac(\mem0|trig_cnt [1]),
	.datad(\mem0|trig_cnt [0]),
	.cin(gnd),
	.combout(\mem0|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|trig_pulse~0 .lut_mask = 16'h4000;
defparam \mem0|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N18
fiftyfivenm_lcell_comb \mem0|KP_state~11 (
// Equation(s):
// \mem0|KP_state~11_combout  = (\mem0|KP_state.010~q  & (\mem0|trig_pulse~0_combout  & ((!\mem0|KP_state.001~q )))) # (!\mem0|KP_state.010~q  & (((!\mem0|LessThan1~3_combout  & \mem0|KP_state.001~q ))))

	.dataa(\mem0|KP_state.010~q ),
	.datab(\mem0|trig_pulse~0_combout ),
	.datac(\mem0|LessThan1~3_combout ),
	.datad(\mem0|KP_state.001~q ),
	.cin(gnd),
	.combout(\mem0|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|KP_state~11 .lut_mask = 16'h0588;
defparam \mem0|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N8
fiftyfivenm_lcell_comb \mem0|KP_state~12 (
// Equation(s):
// \mem0|KP_state~12_combout  = (\mem0|KP_state.000~q  & (\RESET_DELAY_n~q  & \mem0|KP_state~11_combout ))

	.dataa(\mem0|KP_state.000~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|KP_state~11_combout ),
	.cin(gnd),
	.combout(\mem0|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|KP_state~12 .lut_mask = 16'hA000;
defparam \mem0|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N9
dffeas \mem0|KP_state.001 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|KP_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|KP_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|KP_state.001 .is_wysiwyg = "true";
defparam \mem0|KP_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N24
fiftyfivenm_lcell_comb \mem0|KP_state~13 (
// Equation(s):
// \mem0|KP_state~13_combout  = (\mem0|KP_state.000~q  & ((!\mem0|KP_state.001~q ))) # (!\mem0|KP_state.000~q  & ((\mem0|KP_state.001~q ) # (!\mem0|trig_pulse~0_combout )))

	.dataa(gnd),
	.datab(\mem0|trig_pulse~0_combout ),
	.datac(\mem0|KP_state.000~q ),
	.datad(\mem0|KP_state.001~q ),
	.cin(gnd),
	.combout(\mem0|KP_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|KP_state~13 .lut_mask = 16'h0FF3;
defparam \mem0|KP_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N22
fiftyfivenm_lcell_comb \mem0|KP_state~14 (
// Equation(s):
// \mem0|KP_state~14_combout  = (\RESET_DELAY_n~q  & ((\mem0|KP_state~13_combout  & (\mem0|KP_state.000~q  & \mem0|KP_state.010~q )) # (!\mem0|KP_state~13_combout  & ((!\mem0|KP_state.010~q )))))

	.dataa(\RESET_DELAY_n~q ),
	.datab(\mem0|KP_state~13_combout ),
	.datac(\mem0|KP_state.000~q ),
	.datad(\mem0|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem0|KP_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|KP_state~14 .lut_mask = 16'h8022;
defparam \mem0|KP_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N23
dffeas \mem0|KP_state.000 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|KP_state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|KP_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|KP_state.000 .is_wysiwyg = "true";
defparam \mem0|KP_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N4
fiftyfivenm_lcell_comb \mem0|count[4]~14 (
// Equation(s):
// \mem0|count[4]~14_combout  = (\mem0|trig_pulse~0_combout  & (((\mem0|KP_state.010~q ) # (!\mem0|KP_state.000~q )))) # (!\mem0|trig_pulse~0_combout  & (\mem0|LessThan1~3_combout  & ((\mem0|KP_state.010~q ))))

	.dataa(\mem0|LessThan1~3_combout ),
	.datab(\mem0|trig_pulse~0_combout ),
	.datac(\mem0|KP_state.000~q ),
	.datad(\mem0|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem0|count[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|count[4]~14 .lut_mask = 16'hEE0C;
defparam \mem0|count[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N2
fiftyfivenm_lcell_comb \mem0|count[4]~15 (
// Equation(s):
// \mem0|count[4]~15_combout  = (\mem0|count[4]~14_combout ) # (((\mem0|KP_state.001~q  & \mem0|LessThan1~3_combout )) # (!\RESET_DELAY_n~q ))

	.dataa(\mem0|count[4]~14_combout ),
	.datab(\mem0|KP_state.001~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\mem0|count[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|count[4]~15 .lut_mask = 16'hEFAF;
defparam \mem0|count[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N5
dffeas \mem0|count[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[0] .is_wysiwyg = "true";
defparam \mem0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N6
fiftyfivenm_lcell_comb \mem0|count[1]~16 (
// Equation(s):
// \mem0|count[1]~16_combout  = (\mem0|count [1] & (!\mem0|count[0]~13 )) # (!\mem0|count [1] & ((\mem0|count[0]~13 ) # (GND)))
// \mem0|count[1]~17  = CARRY((!\mem0|count[0]~13 ) # (!\mem0|count [1]))

	.dataa(\mem0|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[0]~13 ),
	.combout(\mem0|count[1]~16_combout ),
	.cout(\mem0|count[1]~17 ));
// synopsys translate_off
defparam \mem0|count[1]~16 .lut_mask = 16'h5A5F;
defparam \mem0|count[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \mem0|count[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[1] .is_wysiwyg = "true";
defparam \mem0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N8
fiftyfivenm_lcell_comb \mem0|count[2]~18 (
// Equation(s):
// \mem0|count[2]~18_combout  = (\mem0|count [2] & (\mem0|count[1]~17  $ (GND))) # (!\mem0|count [2] & (!\mem0|count[1]~17  & VCC))
// \mem0|count[2]~19  = CARRY((\mem0|count [2] & !\mem0|count[1]~17 ))

	.dataa(gnd),
	.datab(\mem0|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[1]~17 ),
	.combout(\mem0|count[2]~18_combout ),
	.cout(\mem0|count[2]~19 ));
// synopsys translate_off
defparam \mem0|count[2]~18 .lut_mask = 16'hC30C;
defparam \mem0|count[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N9
dffeas \mem0|count[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[2] .is_wysiwyg = "true";
defparam \mem0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N10
fiftyfivenm_lcell_comb \mem0|count[3]~20 (
// Equation(s):
// \mem0|count[3]~20_combout  = (\mem0|count [3] & (!\mem0|count[2]~19 )) # (!\mem0|count [3] & ((\mem0|count[2]~19 ) # (GND)))
// \mem0|count[3]~21  = CARRY((!\mem0|count[2]~19 ) # (!\mem0|count [3]))

	.dataa(\mem0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[2]~19 ),
	.combout(\mem0|count[3]~20_combout ),
	.cout(\mem0|count[3]~21 ));
// synopsys translate_off
defparam \mem0|count[3]~20 .lut_mask = 16'h5A5F;
defparam \mem0|count[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N11
dffeas \mem0|count[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[3] .is_wysiwyg = "true";
defparam \mem0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N12
fiftyfivenm_lcell_comb \mem0|count[4]~22 (
// Equation(s):
// \mem0|count[4]~22_combout  = (\mem0|count [4] & (\mem0|count[3]~21  $ (GND))) # (!\mem0|count [4] & (!\mem0|count[3]~21  & VCC))
// \mem0|count[4]~23  = CARRY((\mem0|count [4] & !\mem0|count[3]~21 ))

	.dataa(\mem0|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[3]~21 ),
	.combout(\mem0|count[4]~22_combout ),
	.cout(\mem0|count[4]~23 ));
// synopsys translate_off
defparam \mem0|count[4]~22 .lut_mask = 16'hA50A;
defparam \mem0|count[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N13
dffeas \mem0|count[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[4] .is_wysiwyg = "true";
defparam \mem0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N14
fiftyfivenm_lcell_comb \mem0|count[5]~24 (
// Equation(s):
// \mem0|count[5]~24_combout  = (\mem0|count [5] & (!\mem0|count[4]~23 )) # (!\mem0|count [5] & ((\mem0|count[4]~23 ) # (GND)))
// \mem0|count[5]~25  = CARRY((!\mem0|count[4]~23 ) # (!\mem0|count [5]))

	.dataa(gnd),
	.datab(\mem0|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[4]~23 ),
	.combout(\mem0|count[5]~24_combout ),
	.cout(\mem0|count[5]~25 ));
// synopsys translate_off
defparam \mem0|count[5]~24 .lut_mask = 16'h3C3F;
defparam \mem0|count[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N15
dffeas \mem0|count[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[5] .is_wysiwyg = "true";
defparam \mem0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N16
fiftyfivenm_lcell_comb \mem0|count[6]~26 (
// Equation(s):
// \mem0|count[6]~26_combout  = (\mem0|count [6] & (\mem0|count[5]~25  $ (GND))) # (!\mem0|count [6] & (!\mem0|count[5]~25  & VCC))
// \mem0|count[6]~27  = CARRY((\mem0|count [6] & !\mem0|count[5]~25 ))

	.dataa(gnd),
	.datab(\mem0|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[5]~25 ),
	.combout(\mem0|count[6]~26_combout ),
	.cout(\mem0|count[6]~27 ));
// synopsys translate_off
defparam \mem0|count[6]~26 .lut_mask = 16'hC30C;
defparam \mem0|count[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N17
dffeas \mem0|count[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[6] .is_wysiwyg = "true";
defparam \mem0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N18
fiftyfivenm_lcell_comb \mem0|count[7]~28 (
// Equation(s):
// \mem0|count[7]~28_combout  = (\mem0|count [7] & (!\mem0|count[6]~27 )) # (!\mem0|count [7] & ((\mem0|count[6]~27 ) # (GND)))
// \mem0|count[7]~29  = CARRY((!\mem0|count[6]~27 ) # (!\mem0|count [7]))

	.dataa(gnd),
	.datab(\mem0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[6]~27 ),
	.combout(\mem0|count[7]~28_combout ),
	.cout(\mem0|count[7]~29 ));
// synopsys translate_off
defparam \mem0|count[7]~28 .lut_mask = 16'h3C3F;
defparam \mem0|count[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \mem0|count[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[7] .is_wysiwyg = "true";
defparam \mem0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N30
fiftyfivenm_lcell_comb \mem0|LessThan1~1 (
// Equation(s):
// \mem0|LessThan1~1_combout  = (\mem0|count [4] & (\mem0|count [6] & (\mem0|count [5] & \mem0|count [7])))

	.dataa(\mem0|count [4]),
	.datab(\mem0|count [6]),
	.datac(\mem0|count [5]),
	.datad(\mem0|count [7]),
	.cin(gnd),
	.combout(\mem0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|LessThan1~1 .lut_mask = 16'h8000;
defparam \mem0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N20
fiftyfivenm_lcell_comb \mem0|count[8]~30 (
// Equation(s):
// \mem0|count[8]~30_combout  = (\mem0|count [8] & (\mem0|count[7]~29  $ (GND))) # (!\mem0|count [8] & (!\mem0|count[7]~29  & VCC))
// \mem0|count[8]~31  = CARRY((\mem0|count [8] & !\mem0|count[7]~29 ))

	.dataa(gnd),
	.datab(\mem0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[7]~29 ),
	.combout(\mem0|count[8]~30_combout ),
	.cout(\mem0|count[8]~31 ));
// synopsys translate_off
defparam \mem0|count[8]~30 .lut_mask = 16'hC30C;
defparam \mem0|count[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N21
dffeas \mem0|count[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[8] .is_wysiwyg = "true";
defparam \mem0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N22
fiftyfivenm_lcell_comb \mem0|count[9]~32 (
// Equation(s):
// \mem0|count[9]~32_combout  = (\mem0|count [9] & (!\mem0|count[8]~31 )) # (!\mem0|count [9] & ((\mem0|count[8]~31 ) # (GND)))
// \mem0|count[9]~33  = CARRY((!\mem0|count[8]~31 ) # (!\mem0|count [9]))

	.dataa(\mem0|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[8]~31 ),
	.combout(\mem0|count[9]~32_combout ),
	.cout(\mem0|count[9]~33 ));
// synopsys translate_off
defparam \mem0|count[9]~32 .lut_mask = 16'h5A5F;
defparam \mem0|count[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N23
dffeas \mem0|count[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[9] .is_wysiwyg = "true";
defparam \mem0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N24
fiftyfivenm_lcell_comb \mem0|count[10]~34 (
// Equation(s):
// \mem0|count[10]~34_combout  = (\mem0|count [10] & (\mem0|count[9]~33  $ (GND))) # (!\mem0|count [10] & (!\mem0|count[9]~33  & VCC))
// \mem0|count[10]~35  = CARRY((\mem0|count [10] & !\mem0|count[9]~33 ))

	.dataa(\mem0|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|count[9]~33 ),
	.combout(\mem0|count[10]~34_combout ),
	.cout(\mem0|count[10]~35 ));
// synopsys translate_off
defparam \mem0|count[10]~34 .lut_mask = 16'hA50A;
defparam \mem0|count[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N25
dffeas \mem0|count[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[10] .is_wysiwyg = "true";
defparam \mem0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N10
fiftyfivenm_lcell_comb \mem0|LessThan1~2 (
// Equation(s):
// \mem0|LessThan1~2_combout  = (\mem0|count [8] & (\mem0|count [10] & \mem0|count [9]))

	.dataa(\mem0|count [8]),
	.datab(\mem0|count [10]),
	.datac(gnd),
	.datad(\mem0|count [9]),
	.cin(gnd),
	.combout(\mem0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|LessThan1~2 .lut_mask = 16'h8800;
defparam \mem0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N26
fiftyfivenm_lcell_comb \mem0|count[11]~36 (
// Equation(s):
// \mem0|count[11]~36_combout  = \mem0|count [11] $ (\mem0|count[10]~35 )

	.dataa(\mem0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem0|count[10]~35 ),
	.combout(\mem0|count[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|count[11]~36 .lut_mask = 16'h5A5A;
defparam \mem0|count[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N27
dffeas \mem0|count[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|count[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem0|count[4]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|count[11] .is_wysiwyg = "true";
defparam \mem0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N28
fiftyfivenm_lcell_comb \mem0|LessThan1~0 (
// Equation(s):
// \mem0|LessThan1~0_combout  = (\mem0|count [1] & (\mem0|count [2] & (\mem0|count [0] & \mem0|count [3])))

	.dataa(\mem0|count [1]),
	.datab(\mem0|count [2]),
	.datac(\mem0|count [0]),
	.datad(\mem0|count [3]),
	.cin(gnd),
	.combout(\mem0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|LessThan1~0 .lut_mask = 16'h8000;
defparam \mem0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N0
fiftyfivenm_lcell_comb \mem0|LessThan1~3 (
// Equation(s):
// \mem0|LessThan1~3_combout  = (\mem0|count [11]) # ((\mem0|LessThan1~1_combout  & (\mem0|LessThan1~2_combout  & \mem0|LessThan1~0_combout )))

	.dataa(\mem0|LessThan1~1_combout ),
	.datab(\mem0|LessThan1~2_combout ),
	.datac(\mem0|count [11]),
	.datad(\mem0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\mem0|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|LessThan1~3 .lut_mask = 16'hF8F0;
defparam \mem0|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N2
fiftyfivenm_lcell_comb \mem0|KP_state~9 (
// Equation(s):
// \mem0|KP_state~9_combout  = (\mem0|trig_pulse~0_combout  & (!\mem0|KP_state.010~q  & (\mem0|KP_state.000~q  $ (!\mem0|KP_state.001~q )))) # (!\mem0|trig_pulse~0_combout  & (\mem0|KP_state.000~q  & (\mem0|KP_state.010~q  $ (\mem0|KP_state.001~q ))))

	.dataa(\mem0|KP_state.010~q ),
	.datab(\mem0|trig_pulse~0_combout ),
	.datac(\mem0|KP_state.000~q ),
	.datad(\mem0|KP_state.001~q ),
	.cin(gnd),
	.combout(\mem0|KP_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|KP_state~9 .lut_mask = 16'h5024;
defparam \mem0|KP_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N6
fiftyfivenm_lcell_comb \mem0|KP_state~10 (
// Equation(s):
// \mem0|KP_state~10_combout  = (\mem0|KP_state~9_combout  & (\RESET_DELAY_n~q  & ((\mem0|LessThan1~3_combout ) # (!\mem0|KP_state.001~q ))))

	.dataa(\mem0|LessThan1~3_combout ),
	.datab(\mem0|KP_state~9_combout ),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|KP_state.001~q ),
	.cin(gnd),
	.combout(\mem0|KP_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|KP_state~10 .lut_mask = 16'h80C0;
defparam \mem0|KP_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N7
dffeas \mem0|KP_state.010 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|KP_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|KP_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|KP_state.010 .is_wysiwyg = "true";
defparam \mem0|KP_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N12
fiftyfivenm_lcell_comb \mem0|rden~0 (
// Equation(s):
// \mem0|rden~0_combout  = (\mem0|KP_state.010~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|KP_state.010~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|rden~0 .lut_mask = 16'hA0A0;
defparam \mem0|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N13
dffeas \mem0|rden (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|rden .is_wysiwyg = "true";
defparam \mem0|rden .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N29
dffeas \mem0|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|rden~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
fiftyfivenm_lcell_comb \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\mem0|rden~q ) # (\mem0|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(\mem0|rden~q ),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFAFA;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N22
fiftyfivenm_lcell_comb \noise|out~16 (
// Equation(s):
// \noise|out~16_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [14]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [14]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~16 .lut_mask = 16'hFFC0;
defparam \noise|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N23
dffeas \noise|out[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[15] .is_wysiwyg = "true";
defparam \noise|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N20
fiftyfivenm_lcell_comb \noise|out~17 (
// Equation(s):
// \noise|out~17_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [15]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [15]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~17 .lut_mask = 16'hFFC0;
defparam \noise|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N21
dffeas \noise|out[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[16] .is_wysiwyg = "true";
defparam \noise|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N30
fiftyfivenm_lcell_comb \noise|out~18 (
// Equation(s):
// \noise|out~18_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [16]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [16]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~18 .lut_mask = 16'hFFC0;
defparam \noise|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N31
dffeas \noise|out[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[17] .is_wysiwyg = "true";
defparam \noise|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N24
fiftyfivenm_lcell_comb \noise|Equal0~5 (
// Equation(s):
// \noise|Equal0~5_combout  = (\noise|out [16]) # ((\noise|out [18]) # ((\noise|out [17]) # (\noise|out [19])))

	.dataa(\noise|out [16]),
	.datab(\noise|out [18]),
	.datac(\noise|out [17]),
	.datad(\noise|out [19]),
	.cin(gnd),
	.combout(\noise|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~5 .lut_mask = 16'hFFFE;
defparam \noise|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N22
fiftyfivenm_lcell_comb \noise|Equal0~7 (
// Equation(s):
// \noise|Equal0~7_combout  = (\noise|Equal0~4_combout ) # ((\noise|Equal0~6_combout ) # (\noise|Equal0~5_combout ))

	.dataa(\noise|Equal0~4_combout ),
	.datab(\noise|Equal0~6_combout ),
	.datac(gnd),
	.datad(\noise|Equal0~5_combout ),
	.cin(gnd),
	.combout(\noise|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~7 .lut_mask = 16'hFFEE;
defparam \noise|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N30
fiftyfivenm_lcell_comb \noise|out~22 (
// Equation(s):
// \noise|out~22_combout  = ((\noise|out [20] & \noise|out24ref_0[0]~0_combout )) # (!\noise|Equal0~7_combout )

	.dataa(gnd),
	.datab(\noise|out [20]),
	.datac(\noise|Equal0~7_combout ),
	.datad(\noise|out24ref_0[0]~0_combout ),
	.cin(gnd),
	.combout(\noise|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~22 .lut_mask = 16'hCF0F;
defparam \noise|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N31
dffeas \noise|out[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[21] .is_wysiwyg = "true";
defparam \noise|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N0
fiftyfivenm_lcell_comb \noise|out~23 (
// Equation(s):
// \noise|out~23_combout  = ((\noise|out [21] & \noise|out24ref_0[0]~0_combout )) # (!\noise|Equal0~7_combout )

	.dataa(\noise|out [21]),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~23 .lut_mask = 16'h8F8F;
defparam \noise|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N1
dffeas \noise|out[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[22] .is_wysiwyg = "true";
defparam \noise|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N8
fiftyfivenm_lcell_comb \noise|out~24 (
// Equation(s):
// \noise|out~24_combout  = (\noise|out~0_combout ) # ((\noise|out [22] & \noise|out24ref_0[0]~0_combout ))

	.dataa(gnd),
	.datab(\noise|out [22]),
	.datac(\noise|out24ref_0[0]~0_combout ),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~24 .lut_mask = 16'hFFC0;
defparam \noise|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N9
dffeas \noise|out[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[23] .is_wysiwyg = "true";
defparam \noise|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N14
fiftyfivenm_lcell_comb \noise|Equal0~6 (
// Equation(s):
// \noise|Equal0~6_combout  = (\noise|out [21]) # ((\noise|out [20]) # ((\noise|out [23]) # (\noise|out [22])))

	.dataa(\noise|out [21]),
	.datab(\noise|out [20]),
	.datac(\noise|out [23]),
	.datad(\noise|out [22]),
	.cin(gnd),
	.combout(\noise|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~6 .lut_mask = 16'hFFFE;
defparam \noise|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N14
fiftyfivenm_lcell_comb \noise|out~0 (
// Equation(s):
// \noise|out~0_combout  = (!\RESET_DELAY_n~q  & ((\noise|Equal0~4_combout ) # ((\noise|Equal0~5_combout ) # (\noise|Equal0~6_combout ))))

	.dataa(\noise|Equal0~4_combout ),
	.datab(\noise|Equal0~5_combout ),
	.datac(\noise|Equal0~6_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\noise|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~0 .lut_mask = 16'h00FE;
defparam \noise|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N16
fiftyfivenm_lcell_comb \noise|out~20 (
// Equation(s):
// \noise|out~20_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [18]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [18]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~20 .lut_mask = 16'hFFC0;
defparam \noise|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N17
dffeas \noise|out[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[19] .is_wysiwyg = "true";
defparam \noise|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N18
fiftyfivenm_lcell_comb \noise|out~21 (
// Equation(s):
// \noise|out~21_combout  = (\noise|out~0_combout ) # ((\noise|out [19] & \noise|out24ref_0[0]~0_combout ))

	.dataa(gnd),
	.datab(\noise|out [19]),
	.datac(\noise|out24ref_0[0]~0_combout ),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~21 .lut_mask = 16'hFFC0;
defparam \noise|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N19
dffeas \noise|out[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[20] .is_wysiwyg = "true";
defparam \noise|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N20
fiftyfivenm_lcell_comb \noise|linear_feedback~0 (
// Equation(s):
// \noise|linear_feedback~0_combout  = \noise|out [20] $ (\noise|out [23] $ (\noise|out [19] $ (\noise|out [22])))

	.dataa(\noise|out [20]),
	.datab(\noise|out [23]),
	.datac(\noise|out [19]),
	.datad(\noise|out [22]),
	.cin(gnd),
	.combout(\noise|linear_feedback~0_combout ),
	.cout());
// synopsys translate_off
defparam \noise|linear_feedback~0 .lut_mask = 16'h6996;
defparam \noise|linear_feedback~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N10
fiftyfivenm_lcell_comb \noise|out~1 (
// Equation(s):
// \noise|out~1_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|linear_feedback~0_combout ))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|linear_feedback~0_combout ),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~1 .lut_mask = 16'hFFC0;
defparam \noise|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N11
dffeas \noise|out[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[0] .is_wysiwyg = "true";
defparam \noise|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N2
fiftyfivenm_lcell_comb \noise|out~2 (
// Equation(s):
// \noise|out~2_combout  = (\noise|out~0_combout ) # ((\noise|out [0] & \noise|out24ref_0[0]~0_combout ))

	.dataa(\noise|out [0]),
	.datab(gnd),
	.datac(\noise|out24ref_0[0]~0_combout ),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~2 .lut_mask = 16'hFFA0;
defparam \noise|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N3
dffeas \noise|out[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[1] .is_wysiwyg = "true";
defparam \noise|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N22
fiftyfivenm_lcell_comb \noise|out~3 (
// Equation(s):
// \noise|out~3_combout  = (\noise|out~0_combout ) # ((\noise|out [1] & \noise|out24ref_0[0]~0_combout ))

	.dataa(gnd),
	.datab(\noise|out [1]),
	.datac(\noise|out24ref_0[0]~0_combout ),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~3 .lut_mask = 16'hFFC0;
defparam \noise|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N23
dffeas \noise|out[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[2] .is_wysiwyg = "true";
defparam \noise|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N24
fiftyfivenm_lcell_comb \noise|out~4 (
// Equation(s):
// \noise|out~4_combout  = (\noise|out~0_combout ) # ((\noise|out [2] & \noise|out24ref_0[0]~0_combout ))

	.dataa(\noise|out [2]),
	.datab(gnd),
	.datac(\noise|out24ref_0[0]~0_combout ),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~4 .lut_mask = 16'hFFA0;
defparam \noise|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N25
dffeas \noise|out[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[3] .is_wysiwyg = "true";
defparam \noise|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N26
fiftyfivenm_lcell_comb \noise|out~5 (
// Equation(s):
// \noise|out~5_combout  = ((\noise|out [3] & \noise|out24ref_0[0]~0_combout )) # (!\noise|Equal0~7_combout )

	.dataa(gnd),
	.datab(\noise|out [3]),
	.datac(\noise|Equal0~7_combout ),
	.datad(\noise|out24ref_0[0]~0_combout ),
	.cin(gnd),
	.combout(\noise|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~5 .lut_mask = 16'hCF0F;
defparam \noise|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N27
dffeas \noise|out[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[4] .is_wysiwyg = "true";
defparam \noise|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N12
fiftyfivenm_lcell_comb \noise|out~6 (
// Equation(s):
// \noise|out~6_combout  = (\noise|out~0_combout ) # ((\noise|out [4] & \noise|out24ref_0[0]~0_combout ))

	.dataa(\noise|out [4]),
	.datab(gnd),
	.datac(\noise|out24ref_0[0]~0_combout ),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~6 .lut_mask = 16'hFFA0;
defparam \noise|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N13
dffeas \noise|out[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[5] .is_wysiwyg = "true";
defparam \noise|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N28
fiftyfivenm_lcell_comb \noise|out~7 (
// Equation(s):
// \noise|out~7_combout  = ((\noise|out [5] & \noise|out24ref_0[0]~0_combout )) # (!\noise|Equal0~7_combout )

	.dataa(\noise|out [5]),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~7 .lut_mask = 16'h8F8F;
defparam \noise|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N29
dffeas \noise|out[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[6] .is_wysiwyg = "true";
defparam \noise|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N16
fiftyfivenm_lcell_comb \noise|out~8 (
// Equation(s):
// \noise|out~8_combout  = (\noise|out~0_combout ) # ((\noise|out [6] & \noise|out24ref_0[0]~0_combout ))

	.dataa(gnd),
	.datab(\noise|out [6]),
	.datac(\noise|out24ref_0[0]~0_combout ),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~8 .lut_mask = 16'hFFC0;
defparam \noise|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y5_N17
dffeas \noise|out[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[7] .is_wysiwyg = "true";
defparam \noise|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N14
fiftyfivenm_lcell_comb \noise|out~9 (
// Equation(s):
// \noise|out~9_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [7]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [7]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~9 .lut_mask = 16'hFFC0;
defparam \noise|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N15
dffeas \noise|out[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[8] .is_wysiwyg = "true";
defparam \noise|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N8
fiftyfivenm_lcell_comb \noise|out~10 (
// Equation(s):
// \noise|out~10_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [8]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [8]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~10 .lut_mask = 16'hFFC0;
defparam \noise|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N9
dffeas \noise|out[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[9] .is_wysiwyg = "true";
defparam \noise|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N26
fiftyfivenm_lcell_comb \noise|out~11 (
// Equation(s):
// \noise|out~11_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [9]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [9]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~11 .lut_mask = 16'hFFC0;
defparam \noise|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N27
dffeas \noise|out[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[10] .is_wysiwyg = "true";
defparam \noise|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N12
fiftyfivenm_lcell_comb \noise|out~12 (
// Equation(s):
// \noise|out~12_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [10]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [10]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~12 .lut_mask = 16'hFFC0;
defparam \noise|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N13
dffeas \noise|out[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[11] .is_wysiwyg = "true";
defparam \noise|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N0
fiftyfivenm_lcell_comb \noise|out~13 (
// Equation(s):
// \noise|out~13_combout  = (\noise|out~0_combout ) # ((\noise|out [11] & \noise|out24ref_0[0]~0_combout ))

	.dataa(\noise|out [11]),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(gnd),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~13 .lut_mask = 16'hFF88;
defparam \noise|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N1
dffeas \noise|out[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[12] .is_wysiwyg = "true";
defparam \noise|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N28
fiftyfivenm_lcell_comb \noise|out~14 (
// Equation(s):
// \noise|out~14_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [12]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [12]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~14 .lut_mask = 16'hFFC0;
defparam \noise|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N29
dffeas \noise|out[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[13] .is_wysiwyg = "true";
defparam \noise|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N2
fiftyfivenm_lcell_comb \noise|out~15 (
// Equation(s):
// \noise|out~15_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [13]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [13]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~15 .lut_mask = 16'hFFC0;
defparam \noise|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N3
dffeas \noise|out[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[14] .is_wysiwyg = "true";
defparam \noise|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N4
fiftyfivenm_lcell_comb \noise|Equal0~3 (
// Equation(s):
// \noise|Equal0~3_combout  = (\noise|out [14]) # ((\noise|out [15]) # ((\noise|out [12]) # (\noise|out [13])))

	.dataa(\noise|out [14]),
	.datab(\noise|out [15]),
	.datac(\noise|out [12]),
	.datad(\noise|out [13]),
	.cin(gnd),
	.combout(\noise|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~3 .lut_mask = 16'hFFFE;
defparam \noise|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N6
fiftyfivenm_lcell_comb \noise|Equal0~0 (
// Equation(s):
// \noise|Equal0~0_combout  = (\noise|out [0]) # ((\noise|out [3]) # ((\noise|out [2]) # (\noise|out [1])))

	.dataa(\noise|out [0]),
	.datab(\noise|out [3]),
	.datac(\noise|out [2]),
	.datad(\noise|out [1]),
	.cin(gnd),
	.combout(\noise|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~0 .lut_mask = 16'hFFFE;
defparam \noise|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N6
fiftyfivenm_lcell_comb \noise|Equal0~2 (
// Equation(s):
// \noise|Equal0~2_combout  = (\noise|out [10]) # ((\noise|out [8]) # ((\noise|out [11]) # (\noise|out [9])))

	.dataa(\noise|out [10]),
	.datab(\noise|out [8]),
	.datac(\noise|out [11]),
	.datad(\noise|out [9]),
	.cin(gnd),
	.combout(\noise|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~2 .lut_mask = 16'hFFFE;
defparam \noise|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N4
fiftyfivenm_lcell_comb \noise|Equal0~1 (
// Equation(s):
// \noise|Equal0~1_combout  = (\noise|out [4]) # ((\noise|out [7]) # ((\noise|out [5]) # (\noise|out [6])))

	.dataa(\noise|out [4]),
	.datab(\noise|out [7]),
	.datac(\noise|out [5]),
	.datad(\noise|out [6]),
	.cin(gnd),
	.combout(\noise|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~1 .lut_mask = 16'hFFFE;
defparam \noise|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N22
fiftyfivenm_lcell_comb \noise|Equal0~4 (
// Equation(s):
// \noise|Equal0~4_combout  = (\noise|Equal0~3_combout ) # ((\noise|Equal0~0_combout ) # ((\noise|Equal0~2_combout ) # (\noise|Equal0~1_combout )))

	.dataa(\noise|Equal0~3_combout ),
	.datab(\noise|Equal0~0_combout ),
	.datac(\noise|Equal0~2_combout ),
	.datad(\noise|Equal0~1_combout ),
	.cin(gnd),
	.combout(\noise|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~4 .lut_mask = 16'hFFFE;
defparam \noise|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N30
fiftyfivenm_lcell_comb \noise|out24ref_0[0]~0 (
// Equation(s):
// \noise|out24ref_0[0]~0_combout  = (\RESET_DELAY_n~q  & ((\noise|Equal0~4_combout ) # ((\noise|Equal0~5_combout ) # (\noise|Equal0~6_combout ))))

	.dataa(\noise|Equal0~4_combout ),
	.datab(\noise|Equal0~5_combout ),
	.datac(\noise|Equal0~6_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\noise|out24ref_0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[0]~0 .lut_mask = 16'hFE00;
defparam \noise|out24ref_0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N24
fiftyfivenm_lcell_comb \noise|out~19 (
// Equation(s):
// \noise|out~19_combout  = (\noise|out~0_combout ) # ((\noise|out24ref_0[0]~0_combout  & \noise|out [17]))

	.dataa(gnd),
	.datab(\noise|out24ref_0[0]~0_combout ),
	.datac(\noise|out [17]),
	.datad(\noise|out~0_combout ),
	.cin(gnd),
	.combout(\noise|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~19 .lut_mask = 16'hFFC0;
defparam \noise|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N25
dffeas \noise|out[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[18] .is_wysiwyg = "true";
defparam \noise|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N12
fiftyfivenm_lcell_comb \noise|out24ref_5[18]~feeder (
// Equation(s):
// \noise|out24ref_5[18]~feeder_combout  = \noise|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [18]),
	.cin(gnd),
	.combout(\noise|out24ref_5[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[18]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N13
dffeas \noise|out24ref_5[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[18] .is_wysiwyg = "true";
defparam \noise|out24ref_5[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N30
fiftyfivenm_lcell_comb \noise|out24ref_4[18]~feeder (
// Equation(s):
// \noise|out24ref_4[18]~feeder_combout  = \noise|out24ref_5 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_5 [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_4[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[18]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_4[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N31
dffeas \noise|out24ref_4[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[18] .is_wysiwyg = "true";
defparam \noise|out24ref_4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N2
fiftyfivenm_lcell_comb \noise|out24ref_3[18]~feeder (
// Equation(s):
// \noise|out24ref_3[18]~feeder_combout  = \noise|out24ref_4 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[18]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N3
dffeas \noise|out24ref_3[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[18] .is_wysiwyg = "true";
defparam \noise|out24ref_3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N24
fiftyfivenm_lcell_comb \noise|out24ref_2[18]~feeder (
// Equation(s):
// \noise|out24ref_2[18]~feeder_combout  = \noise|out24ref_3 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [18]),
	.cin(gnd),
	.combout(\noise|out24ref_2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[18]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N25
dffeas \noise|out24ref_2[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[18] .is_wysiwyg = "true";
defparam \noise|out24ref_2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N24
fiftyfivenm_lcell_comb \noise|out24ref_1[18]~feeder (
// Equation(s):
// \noise|out24ref_1[18]~feeder_combout  = \noise|out24ref_2 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [18]),
	.cin(gnd),
	.combout(\noise|out24ref_1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[18]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N25
dffeas \noise|out24ref_1[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[18] .is_wysiwyg = "true";
defparam \noise|out24ref_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N8
fiftyfivenm_lcell_comb \noise|out24ref_0[18]~feeder (
// Equation(s):
// \noise|out24ref_0[18]~feeder_combout  = \noise|out24ref_1 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [18]),
	.cin(gnd),
	.combout(\noise|out24ref_0[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[18]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N9
dffeas \noise|out24ref_0[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[18] .is_wysiwyg = "true";
defparam \noise|out24ref_0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N12
fiftyfivenm_lcell_comb \noise|out24hold_0[18]~feeder (
// Equation(s):
// \noise|out24hold_0[18]~feeder_combout  = \noise|out24ref_0 [18]

	.dataa(gnd),
	.datab(\noise|out24ref_0 [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[18]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_0[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y6_N13
dffeas \noise|out24hold_0[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[18] .is_wysiwyg = "true";
defparam \noise|out24hold_0[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N21
dffeas \noise|out24ref_5[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[19] .is_wysiwyg = "true";
defparam \noise|out24ref_5[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N2
fiftyfivenm_lcell_comb \noise|out24ref_4[19]~feeder (
// Equation(s):
// \noise|out24ref_4[19]~feeder_combout  = \noise|out24ref_5 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_5 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_4[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[19]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_4[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N3
dffeas \noise|out24ref_4[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[19] .is_wysiwyg = "true";
defparam \noise|out24ref_4[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N6
fiftyfivenm_lcell_comb \noise|out24ref_3[19]~feeder (
// Equation(s):
// \noise|out24ref_3[19]~feeder_combout  = \noise|out24ref_4 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [19]),
	.cin(gnd),
	.combout(\noise|out24ref_3[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[19]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N7
dffeas \noise|out24ref_3[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[19] .is_wysiwyg = "true";
defparam \noise|out24ref_3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N6
fiftyfivenm_lcell_comb \noise|out24ref_2[19]~feeder (
// Equation(s):
// \noise|out24ref_2[19]~feeder_combout  = \noise|out24ref_3 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_2[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[19]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_2[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N7
dffeas \noise|out24ref_2[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[19] .is_wysiwyg = "true";
defparam \noise|out24ref_2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N8
fiftyfivenm_lcell_comb \noise|out24ref_1[19]~feeder (
// Equation(s):
// \noise|out24ref_1[19]~feeder_combout  = \noise|out24ref_2 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [19]),
	.cin(gnd),
	.combout(\noise|out24ref_1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[19]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N9
dffeas \noise|out24ref_1[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[19] .is_wysiwyg = "true";
defparam \noise|out24ref_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N4
fiftyfivenm_lcell_comb \noise|out24ref_0[19]~feeder (
// Equation(s):
// \noise|out24ref_0[19]~feeder_combout  = \noise|out24ref_1 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[19]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N5
dffeas \noise|out24ref_0[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[19] .is_wysiwyg = "true";
defparam \noise|out24ref_0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N16
fiftyfivenm_lcell_comb \noise|out24hold_0[19]~feeder (
// Equation(s):
// \noise|out24hold_0[19]~feeder_combout  = \noise|out24ref_0 [19]

	.dataa(gnd),
	.datab(\noise|out24ref_0 [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[19]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_0[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N17
dffeas \noise|out24hold_0[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[19] .is_wysiwyg = "true";
defparam \noise|out24hold_0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N16
fiftyfivenm_lcell_comb \noise|out24ref_5[20]~feeder (
// Equation(s):
// \noise|out24ref_5[20]~feeder_combout  = \noise|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [20]),
	.cin(gnd),
	.combout(\noise|out24ref_5[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[20]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N17
dffeas \noise|out24ref_5[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[20] .is_wysiwyg = "true";
defparam \noise|out24ref_5[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N12
fiftyfivenm_lcell_comb \noise|out24ref_4[20]~feeder (
// Equation(s):
// \noise|out24ref_4[20]~feeder_combout  = \noise|out24ref_5 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [20]),
	.cin(gnd),
	.combout(\noise|out24ref_4[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[20]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N13
dffeas \noise|out24ref_4[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[20] .is_wysiwyg = "true";
defparam \noise|out24ref_4[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N24
fiftyfivenm_lcell_comb \noise|out24ref_3[20]~feeder (
// Equation(s):
// \noise|out24ref_3[20]~feeder_combout  = \noise|out24ref_4 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [20]),
	.cin(gnd),
	.combout(\noise|out24ref_3[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[20]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N25
dffeas \noise|out24ref_3[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[20] .is_wysiwyg = "true";
defparam \noise|out24ref_3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N2
fiftyfivenm_lcell_comb \noise|out24ref_2[20]~feeder (
// Equation(s):
// \noise|out24ref_2[20]~feeder_combout  = \noise|out24ref_3 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [20]),
	.cin(gnd),
	.combout(\noise|out24ref_2[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[20]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N3
dffeas \noise|out24ref_2[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[20] .is_wysiwyg = "true";
defparam \noise|out24ref_2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N18
fiftyfivenm_lcell_comb \noise|out24ref_1[20]~feeder (
// Equation(s):
// \noise|out24ref_1[20]~feeder_combout  = \noise|out24ref_2 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [20]),
	.cin(gnd),
	.combout(\noise|out24ref_1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[20]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N19
dffeas \noise|out24ref_1[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[20] .is_wysiwyg = "true";
defparam \noise|out24ref_1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N2
fiftyfivenm_lcell_comb \noise|out24ref_0[20]~feeder (
// Equation(s):
// \noise|out24ref_0[20]~feeder_combout  = \noise|out24ref_1 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[20]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N3
dffeas \noise|out24ref_0[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[20] .is_wysiwyg = "true";
defparam \noise|out24ref_0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N5
dffeas \noise|out24hold_0[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_0 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[20] .is_wysiwyg = "true";
defparam \noise|out24hold_0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N10
fiftyfivenm_lcell_comb \noise|out24ref_5[21]~feeder (
// Equation(s):
// \noise|out24ref_5[21]~feeder_combout  = \noise|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[21]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N11
dffeas \noise|out24ref_5[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[21] .is_wysiwyg = "true";
defparam \noise|out24ref_5[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N20
fiftyfivenm_lcell_comb \noise|out24ref_4[21]~feeder (
// Equation(s):
// \noise|out24ref_4[21]~feeder_combout  = \noise|out24ref_5 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [21]),
	.cin(gnd),
	.combout(\noise|out24ref_4[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[21]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N21
dffeas \noise|out24ref_4[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[21] .is_wysiwyg = "true";
defparam \noise|out24ref_4[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N2
fiftyfivenm_lcell_comb \noise|out24ref_3[21]~feeder (
// Equation(s):
// \noise|out24ref_3[21]~feeder_combout  = \noise|out24ref_4 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[21]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N3
dffeas \noise|out24ref_3[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[21] .is_wysiwyg = "true";
defparam \noise|out24ref_3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N0
fiftyfivenm_lcell_comb \noise|out24ref_2[21]~feeder (
// Equation(s):
// \noise|out24ref_2[21]~feeder_combout  = \noise|out24ref_3 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [21]),
	.cin(gnd),
	.combout(\noise|out24ref_2[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[21]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N1
dffeas \noise|out24ref_2[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[21] .is_wysiwyg = "true";
defparam \noise|out24ref_2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N26
fiftyfivenm_lcell_comb \noise|out24ref_1[21]~feeder (
// Equation(s):
// \noise|out24ref_1[21]~feeder_combout  = \noise|out24ref_2 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [21]),
	.cin(gnd),
	.combout(\noise|out24ref_1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[21]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N27
dffeas \noise|out24ref_1[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[21] .is_wysiwyg = "true";
defparam \noise|out24ref_1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N2
fiftyfivenm_lcell_comb \noise|out24ref_0[21]~feeder (
// Equation(s):
// \noise|out24ref_0[21]~feeder_combout  = \noise|out24ref_1 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[21]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N3
dffeas \noise|out24ref_0[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[21] .is_wysiwyg = "true";
defparam \noise|out24ref_0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N10
fiftyfivenm_lcell_comb \noise|out24hold_0[21]~feeder (
// Equation(s):
// \noise|out24hold_0[21]~feeder_combout  = \noise|out24ref_0 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_0 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[21]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_0[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N11
dffeas \noise|out24hold_0[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[21] .is_wysiwyg = "true";
defparam \noise|out24hold_0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N24
fiftyfivenm_lcell_comb \noise|out24ref_5[22]~feeder (
// Equation(s):
// \noise|out24ref_5[22]~feeder_combout  = \noise|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [22]),
	.cin(gnd),
	.combout(\noise|out24ref_5[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[22]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N25
dffeas \noise|out24ref_5[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[22] .is_wysiwyg = "true";
defparam \noise|out24ref_5[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N26
fiftyfivenm_lcell_comb \noise|out24ref_4[22]~feeder (
// Equation(s):
// \noise|out24ref_4[22]~feeder_combout  = \noise|out24ref_5 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [22]),
	.cin(gnd),
	.combout(\noise|out24ref_4[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[22]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N27
dffeas \noise|out24ref_4[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[22] .is_wysiwyg = "true";
defparam \noise|out24ref_4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N2
fiftyfivenm_lcell_comb \noise|out24ref_3[22]~feeder (
// Equation(s):
// \noise|out24ref_3[22]~feeder_combout  = \noise|out24ref_4 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[22]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N3
dffeas \noise|out24ref_3[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[22] .is_wysiwyg = "true";
defparam \noise|out24ref_3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N26
fiftyfivenm_lcell_comb \noise|out24ref_2[22]~feeder (
// Equation(s):
// \noise|out24ref_2[22]~feeder_combout  = \noise|out24ref_3 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [22]),
	.cin(gnd),
	.combout(\noise|out24ref_2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[22]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N27
dffeas \noise|out24ref_2[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[22] .is_wysiwyg = "true";
defparam \noise|out24ref_2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N22
fiftyfivenm_lcell_comb \noise|out24ref_1[22]~feeder (
// Equation(s):
// \noise|out24ref_1[22]~feeder_combout  = \noise|out24ref_2 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[22]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N23
dffeas \noise|out24ref_1[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[22] .is_wysiwyg = "true";
defparam \noise|out24ref_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N14
fiftyfivenm_lcell_comb \noise|out24ref_0[22]~feeder (
// Equation(s):
// \noise|out24ref_0[22]~feeder_combout  = \noise|out24ref_1 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[22]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N15
dffeas \noise|out24ref_0[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[22] .is_wysiwyg = "true";
defparam \noise|out24ref_0[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N18
fiftyfivenm_lcell_comb \noise|out24hold_0[22]~feeder (
// Equation(s):
// \noise|out24hold_0[22]~feeder_combout  = \noise|out24ref_0 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_0 [22]),
	.cin(gnd),
	.combout(\noise|out24hold_0[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[22]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_0[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N19
dffeas \noise|out24hold_0[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[22] .is_wysiwyg = "true";
defparam \noise|out24hold_0[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N18
fiftyfivenm_lcell_comb \noise|out24ref_5[23]~feeder (
// Equation(s):
// \noise|out24ref_5[23]~feeder_combout  = \noise|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [23]),
	.cin(gnd),
	.combout(\noise|out24ref_5[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[23]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N19
dffeas \noise|out24ref_5[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[23] .is_wysiwyg = "true";
defparam \noise|out24ref_5[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N14
fiftyfivenm_lcell_comb \noise|out24ref_4[23]~feeder (
// Equation(s):
// \noise|out24ref_4[23]~feeder_combout  = \noise|out24ref_5 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [23]),
	.cin(gnd),
	.combout(\noise|out24ref_4[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[23]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N15
dffeas \noise|out24ref_4[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[23] .is_wysiwyg = "true";
defparam \noise|out24ref_4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N12
fiftyfivenm_lcell_comb \noise|out24ref_3[23]~feeder (
// Equation(s):
// \noise|out24ref_3[23]~feeder_combout  = \noise|out24ref_4 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [23]),
	.cin(gnd),
	.combout(\noise|out24ref_3[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[23]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N13
dffeas \noise|out24ref_3[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[23] .is_wysiwyg = "true";
defparam \noise|out24ref_3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N10
fiftyfivenm_lcell_comb \noise|out24ref_2[23]~feeder (
// Equation(s):
// \noise|out24ref_2[23]~feeder_combout  = \noise|out24ref_3 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [23]),
	.cin(gnd),
	.combout(\noise|out24ref_2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[23]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N11
dffeas \noise|out24ref_2[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[23] .is_wysiwyg = "true";
defparam \noise|out24ref_2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N28
fiftyfivenm_lcell_comb \noise|out24ref_1[23]~feeder (
// Equation(s):
// \noise|out24ref_1[23]~feeder_combout  = \noise|out24ref_2 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[23]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N29
dffeas \noise|out24ref_1[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[23] .is_wysiwyg = "true";
defparam \noise|out24ref_1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N6
fiftyfivenm_lcell_comb \noise|out24ref_0[23]~feeder (
// Equation(s):
// \noise|out24ref_0[23]~feeder_combout  = \noise|out24ref_1 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[23]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y3_N7
dffeas \noise|out24ref_0[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[23] .is_wysiwyg = "true";
defparam \noise|out24ref_0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N22
fiftyfivenm_lcell_comb \noise|out24hold_0[23]~feeder (
// Equation(s):
// \noise|out24hold_0[23]~feeder_combout  = \noise|out24ref_0 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_0 [23]),
	.cin(gnd),
	.combout(\noise|out24hold_0[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[23]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_0[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N23
dffeas \noise|out24hold_0[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[23] .is_wysiwyg = "true";
defparam \noise|out24hold_0[23] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y9_N0
fiftyfivenm_mac_mult \mem0|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\noise|out24hold_0 [23],\noise|out24hold_0 [22],\noise|out24hold_0 [21],\noise|out24hold_0 [20],\noise|out24hold_0 [19],\noise|out24hold_0 [18],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem0|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem0|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem0|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \mem0|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem0|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem0|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y9_N2
fiftyfivenm_mac_out \mem0|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem0|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\mem0|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT9 ,
\mem0|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\mem0|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\mem0|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\mem0|Mult0|auto_generated|mac_mult3~dataout ,\mem0|Mult0|auto_generated|mac_mult3~16 ,
\mem0|Mult0|auto_generated|mac_mult3~15 ,\mem0|Mult0|auto_generated|mac_mult3~14 ,\mem0|Mult0|auto_generated|mac_mult3~13 ,\mem0|Mult0|auto_generated|mac_mult3~12 ,\mem0|Mult0|auto_generated|mac_mult3~11 ,\mem0|Mult0|auto_generated|mac_mult3~10 ,
\mem0|Mult0|auto_generated|mac_mult3~9 ,\mem0|Mult0|auto_generated|mac_mult3~8 ,\mem0|Mult0|auto_generated|mac_mult3~7 ,\mem0|Mult0|auto_generated|mac_mult3~6 ,\mem0|Mult0|auto_generated|mac_mult3~5 ,\mem0|Mult0|auto_generated|mac_mult3~4 ,
\mem0|Mult0|auto_generated|mac_mult3~3 ,\mem0|Mult0|auto_generated|mac_mult3~2 ,\mem0|Mult0|auto_generated|mac_mult3~1 ,\mem0|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem0|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem0|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N20
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_2~0_combout  = \mem0|Mult0|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem0|Mult0|auto_generated|op_2~1  = CARRY(\mem0|Mult0|auto_generated|mac_out4~DATAOUT12 )

	.dataa(gnd),
	.datab(\mem0|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|Mult0|auto_generated|op_2~0_combout ),
	.cout(\mem0|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_2~0 .lut_mask = 16'h33CC;
defparam \mem0|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N22
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_2~2_combout  = (\mem0|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\mem0|Mult0|auto_generated|op_2~1 )) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\mem0|Mult0|auto_generated|op_2~1 ) # (GND)))
// \mem0|Mult0|auto_generated|op_2~3  = CARRY((!\mem0|Mult0|auto_generated|op_2~1 ) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\mem0|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_2~1 ),
	.combout(\mem0|Mult0|auto_generated|op_2~2_combout ),
	.cout(\mem0|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \mem0|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N24
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_2~4_combout  = (\mem0|Mult0|auto_generated|mac_out4~DATAOUT14  & (\mem0|Mult0|auto_generated|op_2~3  $ (GND))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT14  & (!\mem0|Mult0|auto_generated|op_2~3  & VCC))
// \mem0|Mult0|auto_generated|op_2~5  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT14  & !\mem0|Mult0|auto_generated|op_2~3 ))

	.dataa(gnd),
	.datab(\mem0|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_2~3 ),
	.combout(\mem0|Mult0|auto_generated|op_2~4_combout ),
	.cout(\mem0|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_2~4 .lut_mask = 16'hC30C;
defparam \mem0|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N26
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_2~6_combout  = (\mem0|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\mem0|Mult0|auto_generated|op_2~5 )) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\mem0|Mult0|auto_generated|op_2~5 ) # (GND)))
// \mem0|Mult0|auto_generated|op_2~7  = CARRY((!\mem0|Mult0|auto_generated|op_2~5 ) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_2~5 ),
	.combout(\mem0|Mult0|auto_generated|op_2~6_combout ),
	.cout(\mem0|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \mem0|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N28
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_2~8_combout  = (\mem0|Mult0|auto_generated|mac_out4~DATAOUT16  & (\mem0|Mult0|auto_generated|op_2~7  $ (GND))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT16  & (!\mem0|Mult0|auto_generated|op_2~7  & VCC))
// \mem0|Mult0|auto_generated|op_2~9  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT16  & !\mem0|Mult0|auto_generated|op_2~7 ))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_2~7 ),
	.combout(\mem0|Mult0|auto_generated|op_2~8_combout ),
	.cout(\mem0|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \mem0|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N18
fiftyfivenm_lcell_comb \noise|out24ref_5[0]~feeder (
// Equation(s):
// \noise|out24ref_5[0]~feeder_combout  = \noise|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[0]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N19
dffeas \noise|out24ref_5[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[0] .is_wysiwyg = "true";
defparam \noise|out24ref_5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N12
fiftyfivenm_lcell_comb \noise|out24ref_4[0]~feeder (
// Equation(s):
// \noise|out24ref_4[0]~feeder_combout  = \noise|out24ref_5 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [0]),
	.cin(gnd),
	.combout(\noise|out24ref_4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[0]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N13
dffeas \noise|out24ref_4[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[0] .is_wysiwyg = "true";
defparam \noise|out24ref_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N0
fiftyfivenm_lcell_comb \noise|out24ref_3[0]~feeder (
// Equation(s):
// \noise|out24ref_3[0]~feeder_combout  = \noise|out24ref_4 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [0]),
	.cin(gnd),
	.combout(\noise|out24ref_3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[0]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N1
dffeas \noise|out24ref_3[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[0] .is_wysiwyg = "true";
defparam \noise|out24ref_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N28
fiftyfivenm_lcell_comb \noise|out24ref_2[0]~feeder (
// Equation(s):
// \noise|out24ref_2[0]~feeder_combout  = \noise|out24ref_3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [0]),
	.cin(gnd),
	.combout(\noise|out24ref_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[0]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N29
dffeas \noise|out24ref_2[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[0] .is_wysiwyg = "true";
defparam \noise|out24ref_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N20
fiftyfivenm_lcell_comb \noise|out24ref_1[0]~feeder (
// Equation(s):
// \noise|out24ref_1[0]~feeder_combout  = \noise|out24ref_2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [0]),
	.cin(gnd),
	.combout(\noise|out24ref_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[0]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N21
dffeas \noise|out24ref_1[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[0] .is_wysiwyg = "true";
defparam \noise|out24ref_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N10
fiftyfivenm_lcell_comb \noise|out24ref_0[0]~feeder (
// Equation(s):
// \noise|out24ref_0[0]~feeder_combout  = \noise|out24ref_1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [0]),
	.cin(gnd),
	.combout(\noise|out24ref_0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[0]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N11
dffeas \noise|out24ref_0[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[0] .is_wysiwyg = "true";
defparam \noise|out24ref_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N22
fiftyfivenm_lcell_comb \noise|out24hold_0[0]~feeder (
// Equation(s):
// \noise|out24hold_0[0]~feeder_combout  = \noise|out24ref_0 [0]

	.dataa(gnd),
	.datab(\noise|out24ref_0 [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[0]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N23
dffeas \noise|out24hold_0[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[0] .is_wysiwyg = "true";
defparam \noise|out24hold_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N18
fiftyfivenm_lcell_comb \noise|out24ref_5[1]~feeder (
// Equation(s):
// \noise|out24ref_5[1]~feeder_combout  = \noise|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [1]),
	.cin(gnd),
	.combout(\noise|out24ref_5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[1]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N19
dffeas \noise|out24ref_5[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[1] .is_wysiwyg = "true";
defparam \noise|out24ref_5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N30
fiftyfivenm_lcell_comb \noise|out24ref_4[1]~feeder (
// Equation(s):
// \noise|out24ref_4[1]~feeder_combout  = \noise|out24ref_5 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [1]),
	.cin(gnd),
	.combout(\noise|out24ref_4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[1]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N31
dffeas \noise|out24ref_4[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[1] .is_wysiwyg = "true";
defparam \noise|out24ref_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N4
fiftyfivenm_lcell_comb \noise|out24ref_3[1]~feeder (
// Equation(s):
// \noise|out24ref_3[1]~feeder_combout  = \noise|out24ref_4 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[1]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N5
dffeas \noise|out24ref_3[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[1] .is_wysiwyg = "true";
defparam \noise|out24ref_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N12
fiftyfivenm_lcell_comb \noise|out24ref_2[1]~feeder (
// Equation(s):
// \noise|out24ref_2[1]~feeder_combout  = \noise|out24ref_3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[1]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N13
dffeas \noise|out24ref_2[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[1] .is_wysiwyg = "true";
defparam \noise|out24ref_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N30
fiftyfivenm_lcell_comb \noise|out24ref_1[1]~feeder (
// Equation(s):
// \noise|out24ref_1[1]~feeder_combout  = \noise|out24ref_2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[1]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N31
dffeas \noise|out24ref_1[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[1] .is_wysiwyg = "true";
defparam \noise|out24ref_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N28
fiftyfivenm_lcell_comb \noise|out24ref_0[1]~feeder (
// Equation(s):
// \noise|out24ref_0[1]~feeder_combout  = \noise|out24ref_1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [1]),
	.cin(gnd),
	.combout(\noise|out24ref_0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[1]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N29
dffeas \noise|out24ref_0[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[1] .is_wysiwyg = "true";
defparam \noise|out24ref_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N0
fiftyfivenm_lcell_comb \noise|out24hold_0[1]~feeder (
// Equation(s):
// \noise|out24hold_0[1]~feeder_combout  = \noise|out24ref_0 [1]

	.dataa(\noise|out24ref_0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[1]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N1
dffeas \noise|out24hold_0[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[1] .is_wysiwyg = "true";
defparam \noise|out24hold_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N26
fiftyfivenm_lcell_comb \noise|out24ref_5[2]~feeder (
// Equation(s):
// \noise|out24ref_5[2]~feeder_combout  = \noise|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[2]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N27
dffeas \noise|out24ref_5[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[2] .is_wysiwyg = "true";
defparam \noise|out24ref_5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N18
fiftyfivenm_lcell_comb \noise|out24ref_4[2]~feeder (
// Equation(s):
// \noise|out24ref_4[2]~feeder_combout  = \noise|out24ref_5 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [2]),
	.cin(gnd),
	.combout(\noise|out24ref_4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[2]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N19
dffeas \noise|out24ref_4[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[2] .is_wysiwyg = "true";
defparam \noise|out24ref_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N16
fiftyfivenm_lcell_comb \noise|out24ref_3[2]~feeder (
// Equation(s):
// \noise|out24ref_3[2]~feeder_combout  = \noise|out24ref_4 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [2]),
	.cin(gnd),
	.combout(\noise|out24ref_3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[2]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N17
dffeas \noise|out24ref_3[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[2] .is_wysiwyg = "true";
defparam \noise|out24ref_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N14
fiftyfivenm_lcell_comb \noise|out24ref_2[2]~feeder (
// Equation(s):
// \noise|out24ref_2[2]~feeder_combout  = \noise|out24ref_3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [2]),
	.cin(gnd),
	.combout(\noise|out24ref_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[2]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N15
dffeas \noise|out24ref_2[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[2] .is_wysiwyg = "true";
defparam \noise|out24ref_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N8
fiftyfivenm_lcell_comb \noise|out24ref_1[2]~feeder (
// Equation(s):
// \noise|out24ref_1[2]~feeder_combout  = \noise|out24ref_2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [2]),
	.cin(gnd),
	.combout(\noise|out24ref_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[2]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N9
dffeas \noise|out24ref_1[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[2] .is_wysiwyg = "true";
defparam \noise|out24ref_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N20
fiftyfivenm_lcell_comb \noise|out24ref_0[2]~feeder (
// Equation(s):
// \noise|out24ref_0[2]~feeder_combout  = \noise|out24ref_1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[2]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N21
dffeas \noise|out24ref_0[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[2] .is_wysiwyg = "true";
defparam \noise|out24ref_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N4
fiftyfivenm_lcell_comb \noise|out24hold_0[2]~feeder (
// Equation(s):
// \noise|out24hold_0[2]~feeder_combout  = \noise|out24ref_0 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_0 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[2]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N5
dffeas \noise|out24hold_0[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[2] .is_wysiwyg = "true";
defparam \noise|out24hold_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N16
fiftyfivenm_lcell_comb \noise|out24ref_5[3]~feeder (
// Equation(s):
// \noise|out24ref_5[3]~feeder_combout  = \noise|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [3]),
	.cin(gnd),
	.combout(\noise|out24ref_5[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[3]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N17
dffeas \noise|out24ref_5[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[3] .is_wysiwyg = "true";
defparam \noise|out24ref_5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N30
fiftyfivenm_lcell_comb \noise|out24ref_4[3]~feeder (
// Equation(s):
// \noise|out24ref_4[3]~feeder_combout  = \noise|out24ref_5 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [3]),
	.cin(gnd),
	.combout(\noise|out24ref_4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[3]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N31
dffeas \noise|out24ref_4[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[3] .is_wysiwyg = "true";
defparam \noise|out24ref_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N22
fiftyfivenm_lcell_comb \noise|out24ref_3[3]~feeder (
// Equation(s):
// \noise|out24ref_3[3]~feeder_combout  = \noise|out24ref_4 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[3]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N23
dffeas \noise|out24ref_3[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[3] .is_wysiwyg = "true";
defparam \noise|out24ref_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N28
fiftyfivenm_lcell_comb \noise|out24ref_2[3]~feeder (
// Equation(s):
// \noise|out24ref_2[3]~feeder_combout  = \noise|out24ref_3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [3]),
	.cin(gnd),
	.combout(\noise|out24ref_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[3]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N29
dffeas \noise|out24ref_2[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[3] .is_wysiwyg = "true";
defparam \noise|out24ref_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N8
fiftyfivenm_lcell_comb \noise|out24ref_1[3]~feeder (
// Equation(s):
// \noise|out24ref_1[3]~feeder_combout  = \noise|out24ref_2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [3]),
	.cin(gnd),
	.combout(\noise|out24ref_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[3]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N9
dffeas \noise|out24ref_1[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[3] .is_wysiwyg = "true";
defparam \noise|out24ref_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N26
fiftyfivenm_lcell_comb \noise|out24ref_0[3]~feeder (
// Equation(s):
// \noise|out24ref_0[3]~feeder_combout  = \noise|out24ref_1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[3]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N27
dffeas \noise|out24ref_0[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[3] .is_wysiwyg = "true";
defparam \noise|out24ref_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N10
fiftyfivenm_lcell_comb \noise|out24hold_0[3]~feeder (
// Equation(s):
// \noise|out24hold_0[3]~feeder_combout  = \noise|out24ref_0 [3]

	.dataa(\noise|out24ref_0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[3]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N11
dffeas \noise|out24hold_0[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[3] .is_wysiwyg = "true";
defparam \noise|out24hold_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N20
fiftyfivenm_lcell_comb \noise|out24ref_5[4]~feeder (
// Equation(s):
// \noise|out24ref_5[4]~feeder_combout  = \noise|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [4]),
	.cin(gnd),
	.combout(\noise|out24ref_5[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[4]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N21
dffeas \noise|out24ref_5[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[4] .is_wysiwyg = "true";
defparam \noise|out24ref_5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N10
fiftyfivenm_lcell_comb \noise|out24ref_4[4]~feeder (
// Equation(s):
// \noise|out24ref_4[4]~feeder_combout  = \noise|out24ref_5 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [4]),
	.cin(gnd),
	.combout(\noise|out24ref_4[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[4]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N11
dffeas \noise|out24ref_4[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[4] .is_wysiwyg = "true";
defparam \noise|out24ref_4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N2
fiftyfivenm_lcell_comb \noise|out24ref_3[4]~feeder (
// Equation(s):
// \noise|out24ref_3[4]~feeder_combout  = \noise|out24ref_4 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[4]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N3
dffeas \noise|out24ref_3[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[4] .is_wysiwyg = "true";
defparam \noise|out24ref_3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N6
fiftyfivenm_lcell_comb \noise|out24ref_2[4]~feeder (
// Equation(s):
// \noise|out24ref_2[4]~feeder_combout  = \noise|out24ref_3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [4]),
	.cin(gnd),
	.combout(\noise|out24ref_2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[4]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N7
dffeas \noise|out24ref_2[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[4] .is_wysiwyg = "true";
defparam \noise|out24ref_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N2
fiftyfivenm_lcell_comb \noise|out24ref_1[4]~feeder (
// Equation(s):
// \noise|out24ref_1[4]~feeder_combout  = \noise|out24ref_2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [4]),
	.cin(gnd),
	.combout(\noise|out24ref_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[4]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N3
dffeas \noise|out24ref_1[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[4] .is_wysiwyg = "true";
defparam \noise|out24ref_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N14
fiftyfivenm_lcell_comb \noise|out24ref_0[4]~feeder (
// Equation(s):
// \noise|out24ref_0[4]~feeder_combout  = \noise|out24ref_1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [4]),
	.cin(gnd),
	.combout(\noise|out24ref_0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[4]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N15
dffeas \noise|out24ref_0[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[4] .is_wysiwyg = "true";
defparam \noise|out24ref_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N24
fiftyfivenm_lcell_comb \noise|out24hold_0[4]~feeder (
// Equation(s):
// \noise|out24hold_0[4]~feeder_combout  = \noise|out24ref_0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_0 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[4]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N25
dffeas \noise|out24hold_0[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[4] .is_wysiwyg = "true";
defparam \noise|out24hold_0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N5
dffeas \noise|out24ref_5[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[5] .is_wysiwyg = "true";
defparam \noise|out24ref_5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N2
fiftyfivenm_lcell_comb \noise|out24ref_4[5]~feeder (
// Equation(s):
// \noise|out24ref_4[5]~feeder_combout  = \noise|out24ref_5 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_5 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_4[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[5]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_4[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N3
dffeas \noise|out24ref_4[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[5] .is_wysiwyg = "true";
defparam \noise|out24ref_4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N26
fiftyfivenm_lcell_comb \noise|out24ref_3[5]~feeder (
// Equation(s):
// \noise|out24ref_3[5]~feeder_combout  = \noise|out24ref_4 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [5]),
	.cin(gnd),
	.combout(\noise|out24ref_3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[5]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N27
dffeas \noise|out24ref_3[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[5] .is_wysiwyg = "true";
defparam \noise|out24ref_3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N4
fiftyfivenm_lcell_comb \noise|out24ref_2[5]~feeder (
// Equation(s):
// \noise|out24ref_2[5]~feeder_combout  = \noise|out24ref_3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[5]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N5
dffeas \noise|out24ref_2[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[5] .is_wysiwyg = "true";
defparam \noise|out24ref_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N6
fiftyfivenm_lcell_comb \noise|out24ref_1[5]~feeder (
// Equation(s):
// \noise|out24ref_1[5]~feeder_combout  = \noise|out24ref_2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[5]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N7
dffeas \noise|out24ref_1[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[5] .is_wysiwyg = "true";
defparam \noise|out24ref_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N12
fiftyfivenm_lcell_comb \noise|out24ref_0[5]~feeder (
// Equation(s):
// \noise|out24ref_0[5]~feeder_combout  = \noise|out24ref_1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [5]),
	.cin(gnd),
	.combout(\noise|out24ref_0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[5]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N13
dffeas \noise|out24ref_0[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[5] .is_wysiwyg = "true";
defparam \noise|out24ref_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N0
fiftyfivenm_lcell_comb \noise|out24hold_0[5]~feeder (
// Equation(s):
// \noise|out24hold_0[5]~feeder_combout  = \noise|out24ref_0 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_0 [5]),
	.cin(gnd),
	.combout(\noise|out24hold_0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[5]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y5_N1
dffeas \noise|out24hold_0[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[5] .is_wysiwyg = "true";
defparam \noise|out24hold_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N30
fiftyfivenm_lcell_comb \noise|out24ref_5[6]~feeder (
// Equation(s):
// \noise|out24ref_5[6]~feeder_combout  = \noise|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [6]),
	.cin(gnd),
	.combout(\noise|out24ref_5[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[6]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N31
dffeas \noise|out24ref_5[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[6] .is_wysiwyg = "true";
defparam \noise|out24ref_5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N20
fiftyfivenm_lcell_comb \noise|out24ref_4[6]~feeder (
// Equation(s):
// \noise|out24ref_4[6]~feeder_combout  = \noise|out24ref_5 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_5 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_4[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[6]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_4[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N21
dffeas \noise|out24ref_4[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[6] .is_wysiwyg = "true";
defparam \noise|out24ref_4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N28
fiftyfivenm_lcell_comb \noise|out24ref_3[6]~feeder (
// Equation(s):
// \noise|out24ref_3[6]~feeder_combout  = \noise|out24ref_4 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[6]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N29
dffeas \noise|out24ref_3[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[6] .is_wysiwyg = "true";
defparam \noise|out24ref_3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N30
fiftyfivenm_lcell_comb \noise|out24ref_2[6]~feeder (
// Equation(s):
// \noise|out24ref_2[6]~feeder_combout  = \noise|out24ref_3 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [6]),
	.cin(gnd),
	.combout(\noise|out24ref_2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[6]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N31
dffeas \noise|out24ref_2[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[6] .is_wysiwyg = "true";
defparam \noise|out24ref_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N2
fiftyfivenm_lcell_comb \noise|out24ref_1[6]~feeder (
// Equation(s):
// \noise|out24ref_1[6]~feeder_combout  = \noise|out24ref_2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[6]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N3
dffeas \noise|out24ref_1[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[6] .is_wysiwyg = "true";
defparam \noise|out24ref_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N0
fiftyfivenm_lcell_comb \noise|out24ref_0[6]~feeder (
// Equation(s):
// \noise|out24ref_0[6]~feeder_combout  = \noise|out24ref_1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [6]),
	.cin(gnd),
	.combout(\noise|out24ref_0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[6]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N1
dffeas \noise|out24ref_0[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[6] .is_wysiwyg = "true";
defparam \noise|out24ref_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N20
fiftyfivenm_lcell_comb \noise|out24hold_0[6]~feeder (
// Equation(s):
// \noise|out24hold_0[6]~feeder_combout  = \noise|out24ref_0 [6]

	.dataa(gnd),
	.datab(\noise|out24ref_0 [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[6]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N21
dffeas \noise|out24hold_0[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[6] .is_wysiwyg = "true";
defparam \noise|out24hold_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N10
fiftyfivenm_lcell_comb \noise|out24ref_5[7]~feeder (
// Equation(s):
// \noise|out24ref_5[7]~feeder_combout  = \noise|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [7]),
	.cin(gnd),
	.combout(\noise|out24ref_5[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[7]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N11
dffeas \noise|out24ref_5[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[7] .is_wysiwyg = "true";
defparam \noise|out24ref_5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N4
fiftyfivenm_lcell_comb \noise|out24ref_4[7]~feeder (
// Equation(s):
// \noise|out24ref_4[7]~feeder_combout  = \noise|out24ref_5 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [7]),
	.cin(gnd),
	.combout(\noise|out24ref_4[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[7]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N5
dffeas \noise|out24ref_4[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[7] .is_wysiwyg = "true";
defparam \noise|out24ref_4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N4
fiftyfivenm_lcell_comb \noise|out24ref_3[7]~feeder (
// Equation(s):
// \noise|out24ref_3[7]~feeder_combout  = \noise|out24ref_4 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [7]),
	.cin(gnd),
	.combout(\noise|out24ref_3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[7]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N5
dffeas \noise|out24ref_3[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[7] .is_wysiwyg = "true";
defparam \noise|out24ref_3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N28
fiftyfivenm_lcell_comb \noise|out24ref_2[7]~feeder (
// Equation(s):
// \noise|out24ref_2[7]~feeder_combout  = \noise|out24ref_3 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [7]),
	.cin(gnd),
	.combout(\noise|out24ref_2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[7]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N29
dffeas \noise|out24ref_2[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[7] .is_wysiwyg = "true";
defparam \noise|out24ref_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N30
fiftyfivenm_lcell_comb \noise|out24ref_1[7]~feeder (
// Equation(s):
// \noise|out24ref_1[7]~feeder_combout  = \noise|out24ref_2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [7]),
	.cin(gnd),
	.combout(\noise|out24ref_1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[7]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N31
dffeas \noise|out24ref_1[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[7] .is_wysiwyg = "true";
defparam \noise|out24ref_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N10
fiftyfivenm_lcell_comb \noise|out24ref_0[7]~feeder (
// Equation(s):
// \noise|out24ref_0[7]~feeder_combout  = \noise|out24ref_1 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [7]),
	.cin(gnd),
	.combout(\noise|out24ref_0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[7]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N11
dffeas \noise|out24ref_0[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[7] .is_wysiwyg = "true";
defparam \noise|out24ref_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N8
fiftyfivenm_lcell_comb \noise|out24hold_0[7]~feeder (
// Equation(s):
// \noise|out24hold_0[7]~feeder_combout  = \noise|out24ref_0 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_0 [7]),
	.cin(gnd),
	.combout(\noise|out24hold_0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[7]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N9
dffeas \noise|out24hold_0[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[7] .is_wysiwyg = "true";
defparam \noise|out24hold_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N20
fiftyfivenm_lcell_comb \noise|out24ref_5[8]~feeder (
// Equation(s):
// \noise|out24ref_5[8]~feeder_combout  = \noise|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[8]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N21
dffeas \noise|out24ref_5[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[8] .is_wysiwyg = "true";
defparam \noise|out24ref_5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N10
fiftyfivenm_lcell_comb \noise|out24ref_4[8]~feeder (
// Equation(s):
// \noise|out24ref_4[8]~feeder_combout  = \noise|out24ref_5 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [8]),
	.cin(gnd),
	.combout(\noise|out24ref_4[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[8]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N11
dffeas \noise|out24ref_4[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[8] .is_wysiwyg = "true";
defparam \noise|out24ref_4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N0
fiftyfivenm_lcell_comb \noise|out24ref_3[8]~feeder (
// Equation(s):
// \noise|out24ref_3[8]~feeder_combout  = \noise|out24ref_4 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [8]),
	.cin(gnd),
	.combout(\noise|out24ref_3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[8]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N1
dffeas \noise|out24ref_3[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[8] .is_wysiwyg = "true";
defparam \noise|out24ref_3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N14
fiftyfivenm_lcell_comb \noise|out24ref_2[8]~feeder (
// Equation(s):
// \noise|out24ref_2[8]~feeder_combout  = \noise|out24ref_3 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [8]),
	.cin(gnd),
	.combout(\noise|out24ref_2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[8]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N15
dffeas \noise|out24ref_2[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[8] .is_wysiwyg = "true";
defparam \noise|out24ref_2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N8
fiftyfivenm_lcell_comb \noise|out24ref_1[8]~feeder (
// Equation(s):
// \noise|out24ref_1[8]~feeder_combout  = \noise|out24ref_2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[8]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N9
dffeas \noise|out24ref_1[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[8] .is_wysiwyg = "true";
defparam \noise|out24ref_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N4
fiftyfivenm_lcell_comb \noise|out24ref_0[8]~feeder (
// Equation(s):
// \noise|out24ref_0[8]~feeder_combout  = \noise|out24ref_1 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[8]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N5
dffeas \noise|out24ref_0[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[8] .is_wysiwyg = "true";
defparam \noise|out24ref_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N0
fiftyfivenm_lcell_comb \noise|out24hold_0[8]~feeder (
// Equation(s):
// \noise|out24hold_0[8]~feeder_combout  = \noise|out24ref_0 [8]

	.dataa(\noise|out24ref_0 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[8]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N1
dffeas \noise|out24hold_0[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[8] .is_wysiwyg = "true";
defparam \noise|out24hold_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N4
fiftyfivenm_lcell_comb \noise|out24ref_5[9]~feeder (
// Equation(s):
// \noise|out24ref_5[9]~feeder_combout  = \noise|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [9]),
	.cin(gnd),
	.combout(\noise|out24ref_5[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[9]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N5
dffeas \noise|out24ref_5[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[9] .is_wysiwyg = "true";
defparam \noise|out24ref_5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N0
fiftyfivenm_lcell_comb \noise|out24ref_4[9]~feeder (
// Equation(s):
// \noise|out24ref_4[9]~feeder_combout  = \noise|out24ref_5 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_5 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_4[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[9]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_4[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N1
dffeas \noise|out24ref_4[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[9] .is_wysiwyg = "true";
defparam \noise|out24ref_4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N22
fiftyfivenm_lcell_comb \noise|out24ref_3[9]~feeder (
// Equation(s):
// \noise|out24ref_3[9]~feeder_combout  = \noise|out24ref_4 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [9]),
	.cin(gnd),
	.combout(\noise|out24ref_3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[9]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N23
dffeas \noise|out24ref_3[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[9] .is_wysiwyg = "true";
defparam \noise|out24ref_3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N10
fiftyfivenm_lcell_comb \noise|out24ref_2[9]~feeder (
// Equation(s):
// \noise|out24ref_2[9]~feeder_combout  = \noise|out24ref_3 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[9]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N11
dffeas \noise|out24ref_2[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[9] .is_wysiwyg = "true";
defparam \noise|out24ref_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N14
fiftyfivenm_lcell_comb \noise|out24ref_1[9]~feeder (
// Equation(s):
// \noise|out24ref_1[9]~feeder_combout  = \noise|out24ref_2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [9]),
	.cin(gnd),
	.combout(\noise|out24ref_1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[9]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N15
dffeas \noise|out24ref_1[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[9] .is_wysiwyg = "true";
defparam \noise|out24ref_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N22
fiftyfivenm_lcell_comb \noise|out24ref_0[9]~feeder (
// Equation(s):
// \noise|out24ref_0[9]~feeder_combout  = \noise|out24ref_1 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[9]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N23
dffeas \noise|out24ref_0[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[9] .is_wysiwyg = "true";
defparam \noise|out24ref_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N6
fiftyfivenm_lcell_comb \noise|out24hold_0[9]~feeder (
// Equation(s):
// \noise|out24hold_0[9]~feeder_combout  = \noise|out24ref_0 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_0 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[9]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N7
dffeas \noise|out24hold_0[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[9] .is_wysiwyg = "true";
defparam \noise|out24hold_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N4
fiftyfivenm_lcell_comb \noise|out24ref_5[10]~feeder (
// Equation(s):
// \noise|out24ref_5[10]~feeder_combout  = \noise|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[10]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N5
dffeas \noise|out24ref_5[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[10] .is_wysiwyg = "true";
defparam \noise|out24ref_5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N6
fiftyfivenm_lcell_comb \noise|out24ref_4[10]~feeder (
// Equation(s):
// \noise|out24ref_4[10]~feeder_combout  = \noise|out24ref_5 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [10]),
	.cin(gnd),
	.combout(\noise|out24ref_4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[10]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N7
dffeas \noise|out24ref_4[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[10] .is_wysiwyg = "true";
defparam \noise|out24ref_4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N8
fiftyfivenm_lcell_comb \noise|out24ref_3[10]~feeder (
// Equation(s):
// \noise|out24ref_3[10]~feeder_combout  = \noise|out24ref_4 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[10]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N9
dffeas \noise|out24ref_3[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[10] .is_wysiwyg = "true";
defparam \noise|out24ref_3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N20
fiftyfivenm_lcell_comb \noise|out24ref_2[10]~feeder (
// Equation(s):
// \noise|out24ref_2[10]~feeder_combout  = \noise|out24ref_3 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[10]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N21
dffeas \noise|out24ref_2[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[10] .is_wysiwyg = "true";
defparam \noise|out24ref_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N0
fiftyfivenm_lcell_comb \noise|out24ref_1[10]~feeder (
// Equation(s):
// \noise|out24ref_1[10]~feeder_combout  = \noise|out24ref_2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[10]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N1
dffeas \noise|out24ref_1[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[10] .is_wysiwyg = "true";
defparam \noise|out24ref_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N2
fiftyfivenm_lcell_comb \noise|out24ref_0[10]~feeder (
// Equation(s):
// \noise|out24ref_0[10]~feeder_combout  = \noise|out24ref_1 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[10]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N3
dffeas \noise|out24ref_0[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[10] .is_wysiwyg = "true";
defparam \noise|out24ref_0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N0
fiftyfivenm_lcell_comb \noise|out24hold_0[10]~feeder (
// Equation(s):
// \noise|out24hold_0[10]~feeder_combout  = \noise|out24ref_0 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_0 [10]),
	.cin(gnd),
	.combout(\noise|out24hold_0[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[10]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_0[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N1
dffeas \noise|out24hold_0[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[10] .is_wysiwyg = "true";
defparam \noise|out24hold_0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N7
dffeas \noise|out24ref_5[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[11] .is_wysiwyg = "true";
defparam \noise|out24ref_5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N18
fiftyfivenm_lcell_comb \noise|out24ref_4[11]~feeder (
// Equation(s):
// \noise|out24ref_4[11]~feeder_combout  = \noise|out24ref_5 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [11]),
	.cin(gnd),
	.combout(\noise|out24ref_4[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[11]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y4_N19
dffeas \noise|out24ref_4[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[11] .is_wysiwyg = "true";
defparam \noise|out24ref_4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N24
fiftyfivenm_lcell_comb \noise|out24ref_3[11]~feeder (
// Equation(s):
// \noise|out24ref_3[11]~feeder_combout  = \noise|out24ref_4 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [11]),
	.cin(gnd),
	.combout(\noise|out24ref_3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[11]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N25
dffeas \noise|out24ref_3[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[11] .is_wysiwyg = "true";
defparam \noise|out24ref_3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N26
fiftyfivenm_lcell_comb \noise|out24ref_2[11]~feeder (
// Equation(s):
// \noise|out24ref_2[11]~feeder_combout  = \noise|out24ref_3 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[11]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N27
dffeas \noise|out24ref_2[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[11] .is_wysiwyg = "true";
defparam \noise|out24ref_2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N0
fiftyfivenm_lcell_comb \noise|out24ref_1[11]~feeder (
// Equation(s):
// \noise|out24ref_1[11]~feeder_combout  = \noise|out24ref_2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[11]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N1
dffeas \noise|out24ref_1[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[11] .is_wysiwyg = "true";
defparam \noise|out24ref_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N28
fiftyfivenm_lcell_comb \noise|out24ref_0[11]~feeder (
// Equation(s):
// \noise|out24ref_0[11]~feeder_combout  = \noise|out24ref_1 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [11]),
	.cin(gnd),
	.combout(\noise|out24ref_0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[11]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N29
dffeas \noise|out24ref_0[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[11] .is_wysiwyg = "true";
defparam \noise|out24ref_0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N28
fiftyfivenm_lcell_comb \noise|out24hold_0[11]~feeder (
// Equation(s):
// \noise|out24hold_0[11]~feeder_combout  = \noise|out24ref_0 [11]

	.dataa(\noise|out24ref_0 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[11]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N29
dffeas \noise|out24hold_0[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[11] .is_wysiwyg = "true";
defparam \noise|out24hold_0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N5
dffeas \noise|out24ref_5[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[12] .is_wysiwyg = "true";
defparam \noise|out24ref_5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N24
fiftyfivenm_lcell_comb \noise|out24ref_4[12]~feeder (
// Equation(s):
// \noise|out24ref_4[12]~feeder_combout  = \noise|out24ref_5 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [12]),
	.cin(gnd),
	.combout(\noise|out24ref_4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[12]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N25
dffeas \noise|out24ref_4[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[12] .is_wysiwyg = "true";
defparam \noise|out24ref_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N22
fiftyfivenm_lcell_comb \noise|out24ref_3[12]~feeder (
// Equation(s):
// \noise|out24ref_3[12]~feeder_combout  = \noise|out24ref_4 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [12]),
	.cin(gnd),
	.combout(\noise|out24ref_3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[12]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N23
dffeas \noise|out24ref_3[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[12] .is_wysiwyg = "true";
defparam \noise|out24ref_3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N20
fiftyfivenm_lcell_comb \noise|out24ref_2[12]~feeder (
// Equation(s):
// \noise|out24ref_2[12]~feeder_combout  = \noise|out24ref_3 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[12]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N21
dffeas \noise|out24ref_2[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[12] .is_wysiwyg = "true";
defparam \noise|out24ref_2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N30
fiftyfivenm_lcell_comb \noise|out24ref_1[12]~feeder (
// Equation(s):
// \noise|out24ref_1[12]~feeder_combout  = \noise|out24ref_2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [12]),
	.cin(gnd),
	.combout(\noise|out24ref_1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[12]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N31
dffeas \noise|out24ref_1[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[12] .is_wysiwyg = "true";
defparam \noise|out24ref_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N10
fiftyfivenm_lcell_comb \noise|out24ref_0[12]~feeder (
// Equation(s):
// \noise|out24ref_0[12]~feeder_combout  = \noise|out24ref_1 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[12]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N11
dffeas \noise|out24ref_0[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[12] .is_wysiwyg = "true";
defparam \noise|out24ref_0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N2
fiftyfivenm_lcell_comb \noise|out24hold_0[12]~feeder (
// Equation(s):
// \noise|out24hold_0[12]~feeder_combout  = \noise|out24ref_0 [12]

	.dataa(\noise|out24ref_0 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[12]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N3
dffeas \noise|out24hold_0[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[12] .is_wysiwyg = "true";
defparam \noise|out24hold_0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N26
fiftyfivenm_lcell_comb \noise|out24ref_5[13]~feeder (
// Equation(s):
// \noise|out24ref_5[13]~feeder_combout  = \noise|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [13]),
	.cin(gnd),
	.combout(\noise|out24ref_5[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[13]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N27
dffeas \noise|out24ref_5[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[13] .is_wysiwyg = "true";
defparam \noise|out24ref_5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N18
fiftyfivenm_lcell_comb \noise|out24ref_4[13]~feeder (
// Equation(s):
// \noise|out24ref_4[13]~feeder_combout  = \noise|out24ref_5 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [13]),
	.cin(gnd),
	.combout(\noise|out24ref_4[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[13]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N19
dffeas \noise|out24ref_4[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[13] .is_wysiwyg = "true";
defparam \noise|out24ref_4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N6
fiftyfivenm_lcell_comb \noise|out24ref_3[13]~feeder (
// Equation(s):
// \noise|out24ref_3[13]~feeder_combout  = \noise|out24ref_4 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [13]),
	.cin(gnd),
	.combout(\noise|out24ref_3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[13]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N7
dffeas \noise|out24ref_3[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[13] .is_wysiwyg = "true";
defparam \noise|out24ref_3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N4
fiftyfivenm_lcell_comb \noise|out24ref_2[13]~feeder (
// Equation(s):
// \noise|out24ref_2[13]~feeder_combout  = \noise|out24ref_3 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[13]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N5
dffeas \noise|out24ref_2[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[13] .is_wysiwyg = "true";
defparam \noise|out24ref_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N24
fiftyfivenm_lcell_comb \noise|out24ref_1[13]~feeder (
// Equation(s):
// \noise|out24ref_1[13]~feeder_combout  = \noise|out24ref_2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[13]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N25
dffeas \noise|out24ref_1[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[13] .is_wysiwyg = "true";
defparam \noise|out24ref_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N12
fiftyfivenm_lcell_comb \noise|out24ref_0[13]~feeder (
// Equation(s):
// \noise|out24ref_0[13]~feeder_combout  = \noise|out24ref_1 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [13]),
	.cin(gnd),
	.combout(\noise|out24ref_0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[13]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N13
dffeas \noise|out24ref_0[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[13] .is_wysiwyg = "true";
defparam \noise|out24ref_0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N20
fiftyfivenm_lcell_comb \noise|out24hold_0[13]~feeder (
// Equation(s):
// \noise|out24hold_0[13]~feeder_combout  = \noise|out24ref_0 [13]

	.dataa(gnd),
	.datab(\noise|out24ref_0 [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[13]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N21
dffeas \noise|out24hold_0[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[13] .is_wysiwyg = "true";
defparam \noise|out24hold_0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N16
fiftyfivenm_lcell_comb \noise|out24ref_5[14]~feeder (
// Equation(s):
// \noise|out24ref_5[14]~feeder_combout  = \noise|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [14]),
	.cin(gnd),
	.combout(\noise|out24ref_5[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[14]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N17
dffeas \noise|out24ref_5[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[14] .is_wysiwyg = "true";
defparam \noise|out24ref_5[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N12
fiftyfivenm_lcell_comb \noise|out24ref_4[14]~feeder (
// Equation(s):
// \noise|out24ref_4[14]~feeder_combout  = \noise|out24ref_5 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_5 [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_4[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[14]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_4[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N13
dffeas \noise|out24ref_4[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[14] .is_wysiwyg = "true";
defparam \noise|out24ref_4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N28
fiftyfivenm_lcell_comb \noise|out24ref_3[14]~feeder (
// Equation(s):
// \noise|out24ref_3[14]~feeder_combout  = \noise|out24ref_4 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [14]),
	.cin(gnd),
	.combout(\noise|out24ref_3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[14]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N29
dffeas \noise|out24ref_3[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[14] .is_wysiwyg = "true";
defparam \noise|out24ref_3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N28
fiftyfivenm_lcell_comb \noise|out24ref_2[14]~feeder (
// Equation(s):
// \noise|out24ref_2[14]~feeder_combout  = \noise|out24ref_3 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [14]),
	.cin(gnd),
	.combout(\noise|out24ref_2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[14]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N29
dffeas \noise|out24ref_2[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[14] .is_wysiwyg = "true";
defparam \noise|out24ref_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N26
fiftyfivenm_lcell_comb \noise|out24ref_1[14]~feeder (
// Equation(s):
// \noise|out24ref_1[14]~feeder_combout  = \noise|out24ref_2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [14]),
	.cin(gnd),
	.combout(\noise|out24ref_1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[14]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N27
dffeas \noise|out24ref_1[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[14] .is_wysiwyg = "true";
defparam \noise|out24ref_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N14
fiftyfivenm_lcell_comb \noise|out24ref_0[14]~feeder (
// Equation(s):
// \noise|out24ref_0[14]~feeder_combout  = \noise|out24ref_1 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [14]),
	.cin(gnd),
	.combout(\noise|out24ref_0[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[14]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N15
dffeas \noise|out24ref_0[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[14] .is_wysiwyg = "true";
defparam \noise|out24ref_0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N16
fiftyfivenm_lcell_comb \noise|out24hold_0[14]~feeder (
// Equation(s):
// \noise|out24hold_0[14]~feeder_combout  = \noise|out24ref_0 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_0 [14]),
	.cin(gnd),
	.combout(\noise|out24hold_0[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[14]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_0[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N17
dffeas \noise|out24hold_0[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[14] .is_wysiwyg = "true";
defparam \noise|out24hold_0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N0
fiftyfivenm_lcell_comb \noise|out24ref_5[15]~feeder (
// Equation(s):
// \noise|out24ref_5[15]~feeder_combout  = \noise|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [15]),
	.cin(gnd),
	.combout(\noise|out24ref_5[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[15]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N1
dffeas \noise|out24ref_5[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[15] .is_wysiwyg = "true";
defparam \noise|out24ref_5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N18
fiftyfivenm_lcell_comb \noise|out24ref_4[15]~feeder (
// Equation(s):
// \noise|out24ref_4[15]~feeder_combout  = \noise|out24ref_5 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [15]),
	.cin(gnd),
	.combout(\noise|out24ref_4[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[15]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N19
dffeas \noise|out24ref_4[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[15] .is_wysiwyg = "true";
defparam \noise|out24ref_4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N28
fiftyfivenm_lcell_comb \noise|out24ref_3[15]~feeder (
// Equation(s):
// \noise|out24ref_3[15]~feeder_combout  = \noise|out24ref_4 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [15]),
	.cin(gnd),
	.combout(\noise|out24ref_3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[15]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N29
dffeas \noise|out24ref_3[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[15] .is_wysiwyg = "true";
defparam \noise|out24ref_3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N12
fiftyfivenm_lcell_comb \noise|out24ref_2[15]~feeder (
// Equation(s):
// \noise|out24ref_2[15]~feeder_combout  = \noise|out24ref_3 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [15]),
	.cin(gnd),
	.combout(\noise|out24ref_2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[15]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N13
dffeas \noise|out24ref_2[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[15] .is_wysiwyg = "true";
defparam \noise|out24ref_2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N6
fiftyfivenm_lcell_comb \noise|out24ref_1[15]~feeder (
// Equation(s):
// \noise|out24ref_1[15]~feeder_combout  = \noise|out24ref_2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [15]),
	.cin(gnd),
	.combout(\noise|out24ref_1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[15]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N7
dffeas \noise|out24ref_1[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[15] .is_wysiwyg = "true";
defparam \noise|out24ref_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N30
fiftyfivenm_lcell_comb \noise|out24ref_0[15]~feeder (
// Equation(s):
// \noise|out24ref_0[15]~feeder_combout  = \noise|out24ref_1 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [15]),
	.cin(gnd),
	.combout(\noise|out24ref_0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[15]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N31
dffeas \noise|out24ref_0[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[15] .is_wysiwyg = "true";
defparam \noise|out24ref_0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N26
fiftyfivenm_lcell_comb \noise|out24hold_0[15]~feeder (
// Equation(s):
// \noise|out24hold_0[15]~feeder_combout  = \noise|out24ref_0 [15]

	.dataa(\noise|out24ref_0 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[15]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N27
dffeas \noise|out24hold_0[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[15] .is_wysiwyg = "true";
defparam \noise|out24hold_0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N8
fiftyfivenm_lcell_comb \noise|out24ref_5[16]~feeder (
// Equation(s):
// \noise|out24ref_5[16]~feeder_combout  = \noise|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[16]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N9
dffeas \noise|out24ref_5[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_5[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[16] .is_wysiwyg = "true";
defparam \noise|out24ref_5[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N23
dffeas \noise|out24ref_4[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[16] .is_wysiwyg = "true";
defparam \noise|out24ref_4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N6
fiftyfivenm_lcell_comb \noise|out24ref_3[16]~feeder (
// Equation(s):
// \noise|out24ref_3[16]~feeder_combout  = \noise|out24ref_4 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [16]),
	.cin(gnd),
	.combout(\noise|out24ref_3[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[16]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N7
dffeas \noise|out24ref_3[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[16] .is_wysiwyg = "true";
defparam \noise|out24ref_3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N2
fiftyfivenm_lcell_comb \noise|out24ref_2[16]~feeder (
// Equation(s):
// \noise|out24ref_2[16]~feeder_combout  = \noise|out24ref_3 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [16]),
	.cin(gnd),
	.combout(\noise|out24ref_2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[16]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N3
dffeas \noise|out24ref_2[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[16] .is_wysiwyg = "true";
defparam \noise|out24ref_2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N24
fiftyfivenm_lcell_comb \noise|out24ref_1[16]~feeder (
// Equation(s):
// \noise|out24ref_1[16]~feeder_combout  = \noise|out24ref_2 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[16]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N25
dffeas \noise|out24ref_1[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[16] .is_wysiwyg = "true";
defparam \noise|out24ref_1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N6
fiftyfivenm_lcell_comb \noise|out24ref_0[16]~feeder (
// Equation(s):
// \noise|out24ref_0[16]~feeder_combout  = \noise|out24ref_1 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [16]),
	.cin(gnd),
	.combout(\noise|out24ref_0[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[16]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N7
dffeas \noise|out24ref_0[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[16] .is_wysiwyg = "true";
defparam \noise|out24ref_0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N14
fiftyfivenm_lcell_comb \noise|out24hold_0[16]~feeder (
// Equation(s):
// \noise|out24hold_0[16]~feeder_combout  = \noise|out24ref_0 [16]

	.dataa(gnd),
	.datab(\noise|out24ref_0 [16]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[16]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_0[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N15
dffeas \noise|out24hold_0[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[16] .is_wysiwyg = "true";
defparam \noise|out24hold_0[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N25
dffeas \noise|out24ref_5[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[17] .is_wysiwyg = "true";
defparam \noise|out24ref_5[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N20
fiftyfivenm_lcell_comb \noise|out24ref_4[17]~feeder (
// Equation(s):
// \noise|out24ref_4[17]~feeder_combout  = \noise|out24ref_5 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [17]),
	.cin(gnd),
	.combout(\noise|out24ref_4[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[17]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N21
dffeas \noise|out24ref_4[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_4[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[17] .is_wysiwyg = "true";
defparam \noise|out24ref_4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N0
fiftyfivenm_lcell_comb \noise|out24ref_3[17]~feeder (
// Equation(s):
// \noise|out24ref_3[17]~feeder_combout  = \noise|out24ref_4 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[17]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N1
dffeas \noise|out24ref_3[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_3[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[17] .is_wysiwyg = "true";
defparam \noise|out24ref_3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N28
fiftyfivenm_lcell_comb \noise|out24ref_2[17]~feeder (
// Equation(s):
// \noise|out24ref_2[17]~feeder_combout  = \noise|out24ref_3 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [17]),
	.cin(gnd),
	.combout(\noise|out24ref_2[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_2[17]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_2[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N29
dffeas \noise|out24ref_2[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_2[17] .is_wysiwyg = "true";
defparam \noise|out24ref_2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N18
fiftyfivenm_lcell_comb \noise|out24ref_1[17]~feeder (
// Equation(s):
// \noise|out24ref_1[17]~feeder_combout  = \noise|out24ref_2 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [17]),
	.cin(gnd),
	.combout(\noise|out24ref_1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_1[17]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N19
dffeas \noise|out24ref_1[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_1[17] .is_wysiwyg = "true";
defparam \noise|out24ref_1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N30
fiftyfivenm_lcell_comb \noise|out24ref_0[17]~feeder (
// Equation(s):
// \noise|out24ref_0[17]~feeder_combout  = \noise|out24ref_1 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [17]),
	.cin(gnd),
	.combout(\noise|out24ref_0[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_0[17]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_0[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N31
dffeas \noise|out24ref_0[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24ref_0[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_0[17] .is_wysiwyg = "true";
defparam \noise|out24ref_0[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N22
fiftyfivenm_lcell_comb \noise|out24hold_0[17]~feeder (
// Equation(s):
// \noise|out24hold_0[17]~feeder_combout  = \noise|out24ref_0 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_0 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_0[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_0[17]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_0[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N23
dffeas \noise|out24hold_0[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_0[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_0[17] .is_wysiwyg = "true";
defparam \noise|out24hold_0[17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y8_N0
fiftyfivenm_mac_mult \mem0|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\noise|out24hold_0 [17],\noise|out24hold_0 [16],\noise|out24hold_0 [15],\noise|out24hold_0 [14],\noise|out24hold_0 [13],\noise|out24hold_0 [12],\noise|out24hold_0 [11],\noise|out24hold_0 [10],\noise|out24hold_0 [9],\noise|out24hold_0 [8],\noise|out24hold_0 [7],\noise|out24hold_0 [6],\noise|out24hold_0 [5],
\noise|out24hold_0 [4],\noise|out24hold_0 [3],\noise|out24hold_0 [2],\noise|out24hold_0 [1],\noise|out24hold_0 [0]}),
	.datab({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \mem0|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem0|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem0|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem0|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem0|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y8_N2
fiftyfivenm_mac_out \mem0|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem0|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\mem0|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\mem0|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\mem0|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\mem0|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\mem0|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\mem0|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\mem0|Mult0|auto_generated|mac_mult1~dataout ,\mem0|Mult0|auto_generated|mac_mult1~4 ,\mem0|Mult0|auto_generated|mac_mult1~3 ,\mem0|Mult0|auto_generated|mac_mult1~2 ,\mem0|Mult0|auto_generated|mac_mult1~1 ,\mem0|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem0|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem0|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N14
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~0_combout  = (\mem0|Mult0|auto_generated|mac_out4~dataout  & (\mem0|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\mem0|Mult0|auto_generated|mac_out4~dataout  & (\mem0|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// VCC))
// \mem0|Mult0|auto_generated|op_1~1  = CARRY((\mem0|Mult0|auto_generated|mac_out4~dataout  & \mem0|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\mem0|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|Mult0|auto_generated|op_1~0_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem0|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N16
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~2_combout  = (\mem0|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT19  & (\mem0|Mult0|auto_generated|op_1~1  & VCC)) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\mem0|Mult0|auto_generated|op_1~1 )))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\mem0|Mult0|auto_generated|op_1~1 )) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((\mem0|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \mem0|Mult0|auto_generated|op_1~3  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT19  & !\mem0|Mult0|auto_generated|op_1~1 )) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((!\mem0|Mult0|auto_generated|op_1~1 ) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\mem0|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~1 ),
	.combout(\mem0|Mult0|auto_generated|op_1~2_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem0|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N18
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~4_combout  = ((\mem0|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\mem0|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\mem0|Mult0|auto_generated|op_1~3 )))) # (GND)
// \mem0|Mult0|auto_generated|op_1~5  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\mem0|Mult0|auto_generated|op_1~3 ))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT2  & 
// (\mem0|Mult0|auto_generated|mac_out2~DATAOUT20  & !\mem0|Mult0|auto_generated|op_1~3 )))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\mem0|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~3 ),
	.combout(\mem0|Mult0|auto_generated|op_1~4_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem0|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N20
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~6_combout  = (\mem0|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\mem0|Mult0|auto_generated|op_1~5  & VCC)) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\mem0|Mult0|auto_generated|op_1~5 )))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\mem0|Mult0|auto_generated|op_1~5 )) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((\mem0|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \mem0|Mult0|auto_generated|op_1~7  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\mem0|Mult0|auto_generated|op_1~5 )) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((!\mem0|Mult0|auto_generated|op_1~5 ) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\mem0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~5 ),
	.combout(\mem0|Mult0|auto_generated|op_1~6_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem0|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N22
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~8_combout  = ((\mem0|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\mem0|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\mem0|Mult0|auto_generated|op_1~7 )))) # (GND)
// \mem0|Mult0|auto_generated|op_1~9  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\mem0|Mult0|auto_generated|op_1~7 ))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\mem0|Mult0|auto_generated|mac_out2~DATAOUT22  & !\mem0|Mult0|auto_generated|op_1~7 )))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\mem0|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~7 ),
	.combout(\mem0|Mult0|auto_generated|op_1~8_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem0|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N24
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~10_combout  = (\mem0|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT23  & (\mem0|Mult0|auto_generated|op_1~9  & VCC)) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\mem0|Mult0|auto_generated|op_1~9 )))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\mem0|Mult0|auto_generated|op_1~9 )) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\mem0|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \mem0|Mult0|auto_generated|op_1~11  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT23  & !\mem0|Mult0|auto_generated|op_1~9 )) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((!\mem0|Mult0|auto_generated|op_1~9 ) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\mem0|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~9 ),
	.combout(\mem0|Mult0|auto_generated|op_1~10_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem0|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N26
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~12_combout  = ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\mem0|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\mem0|Mult0|auto_generated|op_1~11 )))) # (GND)
// \mem0|Mult0|auto_generated|op_1~13  = CARRY((\mem0|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\mem0|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\mem0|Mult0|auto_generated|op_1~11 ))) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// (\mem0|Mult0|auto_generated|mac_out4~DATAOUT6  & !\mem0|Mult0|auto_generated|op_1~11 )))

	.dataa(\mem0|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\mem0|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~11 ),
	.combout(\mem0|Mult0|auto_generated|op_1~12_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem0|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N28
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~14_combout  = (\mem0|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT25  & (\mem0|Mult0|auto_generated|op_1~13  & VCC)) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (!\mem0|Mult0|auto_generated|op_1~13 )))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\mem0|Mult0|auto_generated|op_1~13 )) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((\mem0|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \mem0|Mult0|auto_generated|op_1~15  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT25  & !\mem0|Mult0|auto_generated|op_1~13 )) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((!\mem0|Mult0|auto_generated|op_1~13 ) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\mem0|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~13 ),
	.combout(\mem0|Mult0|auto_generated|op_1~14_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem0|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N30
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~16_combout  = ((\mem0|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\mem0|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\mem0|Mult0|auto_generated|op_1~15 )))) # (GND)
// \mem0|Mult0|auto_generated|op_1~17  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\mem0|Mult0|auto_generated|op_1~15 ))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\mem0|Mult0|auto_generated|mac_out2~DATAOUT26  & !\mem0|Mult0|auto_generated|op_1~15 )))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\mem0|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~15 ),
	.combout(\mem0|Mult0|auto_generated|op_1~16_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem0|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N0
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~18_combout  = (\mem0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\mem0|Mult0|auto_generated|mac_out4~DATAOUT9  & (\mem0|Mult0|auto_generated|op_1~17  & VCC)) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\mem0|Mult0|auto_generated|op_1~17 )))) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\mem0|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\mem0|Mult0|auto_generated|op_1~17 )) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\mem0|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \mem0|Mult0|auto_generated|op_1~19  = CARRY((\mem0|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT9  & !\mem0|Mult0|auto_generated|op_1~17 )) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\mem0|Mult0|auto_generated|op_1~17 ) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\mem0|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\mem0|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~17 ),
	.combout(\mem0|Mult0|auto_generated|op_1~18_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem0|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N2
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~20_combout  = ((\mem0|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\mem0|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\mem0|Mult0|auto_generated|op_1~19 )))) # (GND)
// \mem0|Mult0|auto_generated|op_1~21  = CARRY((\mem0|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\mem0|Mult0|auto_generated|op_1~19 ))) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\mem0|Mult0|auto_generated|mac_out2~DATAOUT28  & !\mem0|Mult0|auto_generated|op_1~19 )))

	.dataa(\mem0|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\mem0|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~19 ),
	.combout(\mem0|Mult0|auto_generated|op_1~20_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem0|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N4
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~22_combout  = (\mem0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\mem0|Mult0|auto_generated|mac_out4~DATAOUT11  & (\mem0|Mult0|auto_generated|op_1~21  & VCC)) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\mem0|Mult0|auto_generated|op_1~21 )))) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\mem0|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\mem0|Mult0|auto_generated|op_1~21 )) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((\mem0|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \mem0|Mult0|auto_generated|op_1~23  = CARRY((\mem0|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT11  & !\mem0|Mult0|auto_generated|op_1~21 )) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((!\mem0|Mult0|auto_generated|op_1~21 ) # (!\mem0|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\mem0|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\mem0|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~21 ),
	.combout(\mem0|Mult0|auto_generated|op_1~22_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem0|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N6
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~24_combout  = ((\mem0|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\mem0|Mult0|auto_generated|op_2~0_combout  $ (\mem0|Mult0|auto_generated|op_1~23 )))) # (GND)
// \mem0|Mult0|auto_generated|op_1~25  = CARRY((\mem0|Mult0|auto_generated|mac_out2~DATAOUT30  & (\mem0|Mult0|auto_generated|op_2~0_combout  & !\mem0|Mult0|auto_generated|op_1~23 )) # (!\mem0|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// ((\mem0|Mult0|auto_generated|op_2~0_combout ) # (!\mem0|Mult0|auto_generated|op_1~23 ))))

	.dataa(\mem0|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\mem0|Mult0|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~23 ),
	.combout(\mem0|Mult0|auto_generated|op_1~24_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \mem0|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N8
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~26_combout  = (\mem0|Mult0|auto_generated|op_2~2_combout  & (\mem0|Mult0|auto_generated|op_1~25  & VCC)) # (!\mem0|Mult0|auto_generated|op_2~2_combout  & (!\mem0|Mult0|auto_generated|op_1~25 ))
// \mem0|Mult0|auto_generated|op_1~27  = CARRY((!\mem0|Mult0|auto_generated|op_2~2_combout  & !\mem0|Mult0|auto_generated|op_1~25 ))

	.dataa(\mem0|Mult0|auto_generated|op_2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~25 ),
	.combout(\mem0|Mult0|auto_generated|op_1~26_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~26 .lut_mask = 16'hA505;
defparam \mem0|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N10
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~28_combout  = (\mem0|Mult0|auto_generated|op_2~4_combout  & ((GND) # (!\mem0|Mult0|auto_generated|op_1~27 ))) # (!\mem0|Mult0|auto_generated|op_2~4_combout  & (\mem0|Mult0|auto_generated|op_1~27  $ (GND)))
// \mem0|Mult0|auto_generated|op_1~29  = CARRY((\mem0|Mult0|auto_generated|op_2~4_combout ) # (!\mem0|Mult0|auto_generated|op_1~27 ))

	.dataa(gnd),
	.datab(\mem0|Mult0|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~27 ),
	.combout(\mem0|Mult0|auto_generated|op_1~28_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~28 .lut_mask = 16'h3CCF;
defparam \mem0|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N12
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~30_combout  = (\mem0|Mult0|auto_generated|op_2~6_combout  & (\mem0|Mult0|auto_generated|op_1~29  & VCC)) # (!\mem0|Mult0|auto_generated|op_2~6_combout  & (!\mem0|Mult0|auto_generated|op_1~29 ))
// \mem0|Mult0|auto_generated|op_1~31  = CARRY((!\mem0|Mult0|auto_generated|op_2~6_combout  & !\mem0|Mult0|auto_generated|op_1~29 ))

	.dataa(\mem0|Mult0|auto_generated|op_2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~29 ),
	.combout(\mem0|Mult0|auto_generated|op_1~30_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~30 .lut_mask = 16'hA505;
defparam \mem0|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N14
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~32_combout  = (\mem0|Mult0|auto_generated|op_2~8_combout  & ((GND) # (!\mem0|Mult0|auto_generated|op_1~31 ))) # (!\mem0|Mult0|auto_generated|op_2~8_combout  & (\mem0|Mult0|auto_generated|op_1~31  $ (GND)))
// \mem0|Mult0|auto_generated|op_1~33  = CARRY((\mem0|Mult0|auto_generated|op_2~8_combout ) # (!\mem0|Mult0|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\mem0|Mult0|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult0|auto_generated|op_1~31 ),
	.combout(\mem0|Mult0|auto_generated|op_1~32_combout ),
	.cout(\mem0|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \mem0|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N1
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N1
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
fiftyfivenm_lcell_comb \mem0|wr_ptr[0]~feeder (
// Equation(s):
// \mem0|wr_ptr[0]~feeder_combout  = \mem0|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|wr_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[0]~feeder .lut_mask = 16'hF0F0;
defparam \mem0|wr_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \mem0|wr_ptr[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[0] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
fiftyfivenm_lcell_comb \mem0|wr_ptr[1]~feeder (
// Equation(s):
// \mem0|wr_ptr[1]~feeder_combout  = \mem0|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|count [1]),
	.cin(gnd),
	.combout(\mem0|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[1]~feeder .lut_mask = 16'hFF00;
defparam \mem0|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \mem0|wr_ptr[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[1] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
fiftyfivenm_lcell_comb \mem0|wr_ptr[2]~feeder (
// Equation(s):
// \mem0|wr_ptr[2]~feeder_combout  = \mem0|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|count [2]),
	.cin(gnd),
	.combout(\mem0|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \mem0|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N9
dffeas \mem0|wr_ptr[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[2] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N8
fiftyfivenm_lcell_comb \mem0|wr_ptr[3]~feeder (
// Equation(s):
// \mem0|wr_ptr[3]~feeder_combout  = \mem0|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|count [3]),
	.cin(gnd),
	.combout(\mem0|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[3]~feeder .lut_mask = 16'hFF00;
defparam \mem0|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N9
dffeas \mem0|wr_ptr[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[3] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
fiftyfivenm_lcell_comb \mem0|wr_ptr[4]~feeder (
// Equation(s):
// \mem0|wr_ptr[4]~feeder_combout  = \mem0|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|count [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[4]~feeder .lut_mask = 16'hF0F0;
defparam \mem0|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N27
dffeas \mem0|wr_ptr[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[4] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
fiftyfivenm_lcell_comb \mem0|wr_ptr[5]~feeder (
// Equation(s):
// \mem0|wr_ptr[5]~feeder_combout  = \mem0|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[5]~feeder .lut_mask = 16'hF0F0;
defparam \mem0|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N5
dffeas \mem0|wr_ptr[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[5] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
fiftyfivenm_lcell_comb \mem0|wr_ptr[6]~feeder (
// Equation(s):
// \mem0|wr_ptr[6]~feeder_combout  = \mem0|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|count [6]),
	.cin(gnd),
	.combout(\mem0|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[6]~feeder .lut_mask = 16'hFF00;
defparam \mem0|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas \mem0|wr_ptr[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[6] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N22
fiftyfivenm_lcell_comb \mem0|wr_ptr[7]~feeder (
// Equation(s):
// \mem0|wr_ptr[7]~feeder_combout  = \mem0|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|count [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[7]~feeder .lut_mask = 16'hF0F0;
defparam \mem0|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N23
dffeas \mem0|wr_ptr[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[7] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N8
fiftyfivenm_lcell_comb \mem0|wr_ptr[8]~feeder (
// Equation(s):
// \mem0|wr_ptr[8]~feeder_combout  = \mem0|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|count [8]),
	.cin(gnd),
	.combout(\mem0|wr_ptr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[8]~feeder .lut_mask = 16'hFF00;
defparam \mem0|wr_ptr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N9
dffeas \mem0|wr_ptr[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[8] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N2
fiftyfivenm_lcell_comb \mem0|wr_ptr[9]~feeder (
// Equation(s):
// \mem0|wr_ptr[9]~feeder_combout  = \mem0|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|count [9]),
	.cin(gnd),
	.combout(\mem0|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[9]~feeder .lut_mask = 16'hFF00;
defparam \mem0|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N3
dffeas \mem0|wr_ptr[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[9] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N0
fiftyfivenm_lcell_comb \mem0|wr_ptr[10]~feeder (
// Equation(s):
// \mem0|wr_ptr[10]~feeder_combout  = \mem0|count [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|count [10]),
	.cin(gnd),
	.combout(\mem0|wr_ptr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[10]~feeder .lut_mask = 16'hFF00;
defparam \mem0|wr_ptr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas \mem0|wr_ptr[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[10] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
fiftyfivenm_lcell_comb \mem0|wr_ptr[11]~feeder (
// Equation(s):
// \mem0|wr_ptr[11]~feeder_combout  = \mem0|count [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|count [11]),
	.cin(gnd),
	.combout(\mem0|wr_ptr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|wr_ptr[11]~feeder .lut_mask = 16'hFF00;
defparam \mem0|wr_ptr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N21
dffeas \mem0|wr_ptr[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|wr_ptr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|wr_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|wr_ptr[11] .is_wysiwyg = "true";
defparam \mem0|wr_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N30
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_2~10_combout  = \mem0|Mult0|auto_generated|op_2~9  $ (\mem0|Mult0|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\mem0|Mult0|auto_generated|op_2~9 ),
	.combout(\mem0|Mult0|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \mem0|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N16
fiftyfivenm_lcell_comb \mem0|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \mem0|Mult0|auto_generated|op_1~34_combout  = \mem0|Mult0|auto_generated|op_2~10_combout  $ (!\mem0|Mult0|auto_generated|op_1~33 )

	.dataa(\mem0|Mult0|auto_generated|op_2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem0|Mult0|auto_generated|op_1~33 ),
	.combout(\mem0|Mult0|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|Mult0|auto_generated|op_1~34 .lut_mask = 16'hA5A5;
defparam \mem0|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~3 (
// Equation(s):
// \mem0|filt0|del~3_combout  = (\mem0|filt0|del[0][22]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~3 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N23
dffeas \mem0|filt0|del[1][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~19 (
// Equation(s):
// \mem0|filt0|del~19_combout  = (\mem0|filt0|del[1][22]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~19 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N5
dffeas \mem0|filt0|del[2][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~29 (
// Equation(s):
// \mem0|filt0|del~29_combout  = (\mem0|filt0|del[2][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~29 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N25
dffeas \mem0|filt0|del[3][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~40 (
// Equation(s):
// \mem0|filt0|del~40_combout  = (\mem0|filt0|del[3][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~40 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N31
dffeas \mem0|filt0|del[4][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~52 (
// Equation(s):
// \mem0|filt0|del~52_combout  = (\mem0|filt0|del[4][22]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~52 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N9
dffeas \mem0|filt0|del[5][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~65 (
// Equation(s):
// \mem0|filt0|del~65_combout  = (\mem0|filt0|del[5][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~65_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~65 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y9_N31
dffeas \mem0|filt0|del[6][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~79 (
// Equation(s):
// \mem0|filt0|del~79_combout  = (\mem0|filt0|del[6][22]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[6][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~79_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~79 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y9_N23
dffeas \mem0|filt0|del[7][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~94 (
// Equation(s):
// \mem0|filt0|del~94_combout  = (\mem0|filt0|del[7][22]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[7][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~94_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~94 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y9_N27
dffeas \mem0|filt0|del[8][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~110 (
// Equation(s):
// \mem0|filt0|del~110_combout  = (\mem0|filt0|del[8][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~110_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~110 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y9_N21
dffeas \mem0|filt0|del[9][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~127 (
// Equation(s):
// \mem0|filt0|del~127_combout  = (\mem0|filt0|del[9][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~127_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~127 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y9_N25
dffeas \mem0|filt0|del[10][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~145 (
// Equation(s):
// \mem0|filt0|del~145_combout  = (\mem0|filt0|del[10][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~145_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~145 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y9_N25
dffeas \mem0|filt0|del[11][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~164 (
// Equation(s):
// \mem0|filt0|del~164_combout  = (\mem0|filt0|del[11][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[11][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~164_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~164 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y9_N31
dffeas \mem0|filt0|del[12][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~184 (
// Equation(s):
// \mem0|filt0|del~184_combout  = (\mem0|filt0|del[12][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[12][22]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~184_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~184 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N25
dffeas \mem0|filt0|del[13][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~205 (
// Equation(s):
// \mem0|filt0|del~205_combout  = (\mem0|filt0|del[13][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~205_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~205 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N31
dffeas \mem0|filt0|del[14][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~227 (
// Equation(s):
// \mem0|filt0|del~227_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[14][22]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\mem0|filt0|del[14][22]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~227_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~227 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N7
dffeas \mem0|filt0|del[15][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~227_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add55~18 (
// Equation(s):
// \mem0|filt0|Add55~18_combout  = (\mem0|filt0|del[0][23]~q  & ((\mem0|filt0|del[1][23]~q  & (\mem0|filt0|Add55~17  & VCC)) # (!\mem0|filt0|del[1][23]~q  & (!\mem0|filt0|Add55~17 )))) # (!\mem0|filt0|del[0][23]~q  & ((\mem0|filt0|del[1][23]~q  & 
// (!\mem0|filt0|Add55~17 )) # (!\mem0|filt0|del[1][23]~q  & ((\mem0|filt0|Add55~17 ) # (GND)))))
// \mem0|filt0|Add55~19  = CARRY((\mem0|filt0|del[0][23]~q  & (!\mem0|filt0|del[1][23]~q  & !\mem0|filt0|Add55~17 )) # (!\mem0|filt0|del[0][23]~q  & ((!\mem0|filt0|Add55~17 ) # (!\mem0|filt0|del[1][23]~q ))))

	.dataa(\mem0|filt0|del[0][23]~q ),
	.datab(\mem0|filt0|del[1][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add55~17 ),
	.combout(\mem0|filt0|Add55~18_combout ),
	.cout(\mem0|filt0|Add55~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add55~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add55~16 (
// Equation(s):
// \mem0|filt0|Add55~16_combout  = ((\mem0|filt0|del[0][23]~q  $ (\mem0|filt0|del[1][23]~q  $ (!\mem0|filt0|Add55~15 )))) # (GND)
// \mem0|filt0|Add55~17  = CARRY((\mem0|filt0|del[0][23]~q  & ((\mem0|filt0|del[1][23]~q ) # (!\mem0|filt0|Add55~15 ))) # (!\mem0|filt0|del[0][23]~q  & (\mem0|filt0|del[1][23]~q  & !\mem0|filt0|Add55~15 )))

	.dataa(\mem0|filt0|del[0][23]~q ),
	.datab(\mem0|filt0|del[1][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add55~15 ),
	.combout(\mem0|filt0|Add55~16_combout ),
	.cout(\mem0|filt0|Add55~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add55~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~226 (
// Equation(s):
// \mem0|filt0|del~226_combout  = (\mem0|filt0|del[14][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[14][23]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~226_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~226 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N5
dffeas \mem0|filt0|del[15][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~226_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add65~36 (
// Equation(s):
// \mem0|filt0|Add65~36_combout  = ((\mem0|filt0|del[11][23]~q  $ (\mem0|filt0|Add64~36_combout  $ (!\mem0|filt0|Add65~35 )))) # (GND)
// \mem0|filt0|Add65~37  = CARRY((\mem0|filt0|del[11][23]~q  & ((\mem0|filt0|Add64~36_combout ) # (!\mem0|filt0|Add65~35 ))) # (!\mem0|filt0|del[11][23]~q  & (\mem0|filt0|Add64~36_combout  & !\mem0|filt0|Add65~35 )))

	.dataa(\mem0|filt0|del[11][23]~q ),
	.datab(\mem0|filt0|Add64~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~35 ),
	.combout(\mem0|filt0|Add65~36_combout ),
	.cout(\mem0|filt0|Add65~37 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~36 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add65~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add63~32 (
// Equation(s):
// \mem0|filt0|Add63~32_combout  = ((\mem0|filt0|del[9][23]~q  $ (\mem0|filt0|Add62~32_combout  $ (!\mem0|filt0|Add63~31 )))) # (GND)
// \mem0|filt0|Add63~33  = CARRY((\mem0|filt0|del[9][23]~q  & ((\mem0|filt0|Add62~32_combout ) # (!\mem0|filt0|Add63~31 ))) # (!\mem0|filt0|del[9][23]~q  & (\mem0|filt0|Add62~32_combout  & !\mem0|filt0|Add63~31 )))

	.dataa(\mem0|filt0|del[9][23]~q ),
	.datab(\mem0|filt0|Add62~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~31 ),
	.combout(\mem0|filt0|Add63~32_combout ),
	.cout(\mem0|filt0|Add63~33 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~32 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add63~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add61~28 (
// Equation(s):
// \mem0|filt0|Add61~28_combout  = ((\mem0|filt0|del[7][23]~q  $ (\mem0|filt0|Add60~28_combout  $ (!\mem0|filt0|Add61~27 )))) # (GND)
// \mem0|filt0|Add61~29  = CARRY((\mem0|filt0|del[7][23]~q  & ((\mem0|filt0|Add60~28_combout ) # (!\mem0|filt0|Add61~27 ))) # (!\mem0|filt0|del[7][23]~q  & (\mem0|filt0|Add60~28_combout  & !\mem0|filt0|Add61~27 )))

	.dataa(\mem0|filt0|del[7][23]~q ),
	.datab(\mem0|filt0|Add60~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~27 ),
	.combout(\mem0|filt0|Add61~28_combout ),
	.cout(\mem0|filt0|Add61~29 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~28 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add61~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add59~24 (
// Equation(s):
// \mem0|filt0|Add59~24_combout  = ((\mem0|filt0|del[5][23]~q  $ (\mem0|filt0|Add58~24_combout  $ (!\mem0|filt0|Add59~23 )))) # (GND)
// \mem0|filt0|Add59~25  = CARRY((\mem0|filt0|del[5][23]~q  & ((\mem0|filt0|Add58~24_combout ) # (!\mem0|filt0|Add59~23 ))) # (!\mem0|filt0|del[5][23]~q  & (\mem0|filt0|Add58~24_combout  & !\mem0|filt0|Add59~23 )))

	.dataa(\mem0|filt0|del[5][23]~q ),
	.datab(\mem0|filt0|Add58~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~23 ),
	.combout(\mem0|filt0|Add59~24_combout ),
	.cout(\mem0|filt0|Add59~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add59~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add57~20 (
// Equation(s):
// \mem0|filt0|Add57~20_combout  = ((\mem0|filt0|Add56~20_combout  $ (\mem0|filt0|del[3][23]~q  $ (!\mem0|filt0|Add57~19 )))) # (GND)
// \mem0|filt0|Add57~21  = CARRY((\mem0|filt0|Add56~20_combout  & ((\mem0|filt0|del[3][23]~q ) # (!\mem0|filt0|Add57~19 ))) # (!\mem0|filt0|Add56~20_combout  & (\mem0|filt0|del[3][23]~q  & !\mem0|filt0|Add57~19 )))

	.dataa(\mem0|filt0|Add56~20_combout ),
	.datab(\mem0|filt0|del[3][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~19 ),
	.combout(\mem0|filt0|Add57~20_combout ),
	.cout(\mem0|filt0|Add57~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add57~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add56~16 (
// Equation(s):
// \mem0|filt0|Add56~16_combout  = ((\mem0|filt0|del[2][22]~q  $ (\mem0|filt0|Add55~16_combout  $ (!\mem0|filt0|Add56~15 )))) # (GND)
// \mem0|filt0|Add56~17  = CARRY((\mem0|filt0|del[2][22]~q  & ((\mem0|filt0|Add55~16_combout ) # (!\mem0|filt0|Add56~15 ))) # (!\mem0|filt0|del[2][22]~q  & (\mem0|filt0|Add55~16_combout  & !\mem0|filt0|Add56~15 )))

	.dataa(\mem0|filt0|del[2][22]~q ),
	.datab(\mem0|filt0|Add55~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add56~15 ),
	.combout(\mem0|filt0|Add56~16_combout ),
	.cout(\mem0|filt0|Add56~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add56~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~21 (
// Equation(s):
// \mem0|filt0|del~21_combout  = (\mem0|filt0|del[1][20]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~21 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N11
dffeas \mem0|filt0|del[2][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~31 (
// Equation(s):
// \mem0|filt0|del~31_combout  = (\mem0|filt0|del[2][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[2][20]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~31 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N7
dffeas \mem0|filt0|del[3][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add55~12 (
// Equation(s):
// \mem0|filt0|Add55~12_combout  = ((\mem0|filt0|del[0][21]~q  $ (\mem0|filt0|del[1][21]~q  $ (!\mem0|filt0|Add55~11 )))) # (GND)
// \mem0|filt0|Add55~13  = CARRY((\mem0|filt0|del[0][21]~q  & ((\mem0|filt0|del[1][21]~q ) # (!\mem0|filt0|Add55~11 ))) # (!\mem0|filt0|del[0][21]~q  & (\mem0|filt0|del[1][21]~q  & !\mem0|filt0|Add55~11 )))

	.dataa(\mem0|filt0|del[0][21]~q ),
	.datab(\mem0|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add55~11 ),
	.combout(\mem0|filt0|Add55~12_combout ),
	.cout(\mem0|filt0|Add55~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add55~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N1
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N1
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N15
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X48_Y16_N0
fiftyfivenm_mac_mult \mem0|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o ,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\mem0|filt0|regq[23]~70_combout ,\mem0|filt0|regq[22]~68_combout ,\mem0|filt0|regq[21]~66_combout ,\mem0|filt0|regq[20]~64_combout ,\mem0|filt0|regq[19]~62_combout ,\mem0|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem0|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem0|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem0|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \mem0|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem0|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem0|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y16_N2
fiftyfivenm_mac_out \mem0|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem0|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\mem0|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\mem0|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\mem0|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\mem0|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\mem0|Mult1|auto_generated|mac_mult3~dataout ,\mem0|Mult1|auto_generated|mac_mult3~16 ,
\mem0|Mult1|auto_generated|mac_mult3~15 ,\mem0|Mult1|auto_generated|mac_mult3~14 ,\mem0|Mult1|auto_generated|mac_mult3~13 ,\mem0|Mult1|auto_generated|mac_mult3~12 ,\mem0|Mult1|auto_generated|mac_mult3~11 ,\mem0|Mult1|auto_generated|mac_mult3~10 ,
\mem0|Mult1|auto_generated|mac_mult3~9 ,\mem0|Mult1|auto_generated|mac_mult3~8 ,\mem0|Mult1|auto_generated|mac_mult3~7 ,\mem0|Mult1|auto_generated|mac_mult3~6 ,\mem0|Mult1|auto_generated|mac_mult3~5 ,\mem0|Mult1|auto_generated|mac_mult3~4 ,
\mem0|Mult1|auto_generated|mac_mult3~3 ,\mem0|Mult1|auto_generated|mac_mult3~2 ,\mem0|Mult1|auto_generated|mac_mult3~1 ,\mem0|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem0|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem0|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N14
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_2~0_combout  = \mem0|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem0|Mult1|auto_generated|op_2~1  = CARRY(\mem0|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(gnd),
	.datab(\mem0|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|Mult1|auto_generated|op_2~0_combout ),
	.cout(\mem0|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_2~0 .lut_mask = 16'h33CC;
defparam \mem0|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N16
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_2~2_combout  = (\mem0|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\mem0|Mult1|auto_generated|op_2~1 )) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\mem0|Mult1|auto_generated|op_2~1 ) # (GND)))
// \mem0|Mult1|auto_generated|op_2~3  = CARRY((!\mem0|Mult1|auto_generated|op_2~1 ) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\mem0|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_2~1 ),
	.combout(\mem0|Mult1|auto_generated|op_2~2_combout ),
	.cout(\mem0|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \mem0|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~220 (
// Equation(s):
// \mem0|filt0|del~220_combout  = (\mem0|filt0|del[13][7]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[13][7]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~220_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~220 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N7
dffeas \mem0|filt0|del[14][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~242 (
// Equation(s):
// \mem0|filt0|del~242_combout  = (\mem0|filt0|del[14][7]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[14][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~242_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~242 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N3
dffeas \mem0|filt0|del[15][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~219 (
// Equation(s):
// \mem0|filt0|del~219_combout  = (\mem0|filt0|del[13][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[13][8]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~219_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~219 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N9
dffeas \mem0|filt0|del[14][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~241 (
// Equation(s):
// \mem0|filt0|del~241_combout  = (\mem0|filt0|del[14][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[14][8]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~241_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~241 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N1
dffeas \mem0|filt0|del[15][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~196 (
// Equation(s):
// \mem0|filt0|del~196_combout  = (\mem0|filt0|del[12][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][10]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~196_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~196 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N19
dffeas \mem0|filt0|del[13][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~217 (
// Equation(s):
// \mem0|filt0|del~217_combout  = (\mem0|filt0|del[13][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][10]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~217_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~217 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N31
dffeas \mem0|filt0|del[14][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~239 (
// Equation(s):
// \mem0|filt0|del~239_combout  = (\mem0|filt0|del[14][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[14][10]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~239_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~239 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N7
dffeas \mem0|filt0|del[15][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~236 (
// Equation(s):
// \mem0|filt0|del~236_combout  = (\mem0|filt0|del[14][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[14][13]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~236_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~236 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N3
dffeas \mem0|filt0|del[15][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~153 (
// Equation(s):
// \mem0|filt0|del~153_combout  = (\mem0|filt0|del[10][14]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[10][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~153_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~153 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y10_N11
dffeas \mem0|filt0|del[11][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~172 (
// Equation(s):
// \mem0|filt0|del~172_combout  = (\mem0|filt0|del[11][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[11][14]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~172_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~172 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y10_N7
dffeas \mem0|filt0|del[12][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~192 (
// Equation(s):
// \mem0|filt0|del~192_combout  = (\mem0|filt0|del[12][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[12][14]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~192_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~192 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N11
dffeas \mem0|filt0|del[13][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~213 (
// Equation(s):
// \mem0|filt0|del~213_combout  = (\mem0|filt0|del[13][14]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[13][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~213_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~213 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N23
dffeas \mem0|filt0|del[14][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~235 (
// Equation(s):
// \mem0|filt0|del~235_combout  = (\mem0|filt0|del[14][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[14][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~235_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~235 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N27
dffeas \mem0|filt0|del[15][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~212 (
// Equation(s):
// \mem0|filt0|del~212_combout  = (\mem0|filt0|del[13][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[13][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~212_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~212 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N31
dffeas \mem0|filt0|del[14][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~234 (
// Equation(s):
// \mem0|filt0|del~234_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[14][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|filt0|del[14][15]~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~234_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~234 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N29
dffeas \mem0|filt0|del[15][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~234_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~23 (
// Equation(s):
// \mem0|filt0|del~23_combout  = (\mem0|filt0|del[1][18]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~23 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N27
dffeas \mem0|filt0|del[2][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~33 (
// Equation(s):
// \mem0|filt0|del~33_combout  = (\mem0|filt0|del[2][18]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~33 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N27
dffeas \mem0|filt0|del[3][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~44 (
// Equation(s):
// \mem0|filt0|del~44_combout  = (\mem0|filt0|del[3][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[3][18]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~44 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N5
dffeas \mem0|filt0|del[4][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~56 (
// Equation(s):
// \mem0|filt0|del~56_combout  = (\mem0|filt0|del[4][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~56 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y8_N1
dffeas \mem0|filt0|del[5][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~69 (
// Equation(s):
// \mem0|filt0|del~69_combout  = (\mem0|filt0|del[5][18]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][18]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~69_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~69 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N29
dffeas \mem0|filt0|del[6][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~83 (
// Equation(s):
// \mem0|filt0|del~83_combout  = (\mem0|filt0|del[6][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][18]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~83_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~83 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N1
dffeas \mem0|filt0|del[7][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~98 (
// Equation(s):
// \mem0|filt0|del~98_combout  = (\mem0|filt0|del[7][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[7][18]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~98_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~98 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y9_N25
dffeas \mem0|filt0|del[8][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~114 (
// Equation(s):
// \mem0|filt0|del~114_combout  = (\mem0|filt0|del[8][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~114_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~114 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y9_N19
dffeas \mem0|filt0|del[9][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~131 (
// Equation(s):
// \mem0|filt0|del~131_combout  = (\mem0|filt0|del[9][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~131_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~131 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y9_N3
dffeas \mem0|filt0|del[10][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~149 (
// Equation(s):
// \mem0|filt0|del~149_combout  = (\mem0|filt0|del[10][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~149_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~149 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y9_N27
dffeas \mem0|filt0|del[11][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~168 (
// Equation(s):
// \mem0|filt0|del~168_combout  = (\mem0|filt0|del[11][18]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~168_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~168 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y9_N11
dffeas \mem0|filt0|del[12][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~42 (
// Equation(s):
// \mem0|filt0|del~42_combout  = (\mem0|filt0|del[3][20]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[3][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~42 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N17
dffeas \mem0|filt0|del[4][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~54 (
// Equation(s):
// \mem0|filt0|del~54_combout  = (\mem0|filt0|del[4][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~54 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N13
dffeas \mem0|filt0|del[5][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~67 (
// Equation(s):
// \mem0|filt0|del~67_combout  = (\mem0|filt0|del[5][20]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~67_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~67 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N21
dffeas \mem0|filt0|del[6][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~81 (
// Equation(s):
// \mem0|filt0|del~81_combout  = (\mem0|filt0|del[6][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~81_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~81 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N1
dffeas \mem0|filt0|del[7][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~96 (
// Equation(s):
// \mem0|filt0|del~96_combout  = (\mem0|filt0|del[7][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~96_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~96 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N31
dffeas \mem0|filt0|del[8][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add57~16 (
// Equation(s):
// \mem0|filt0|Add57~16_combout  = ((\mem0|filt0|Add56~16_combout  $ (\mem0|filt0|del[3][21]~q  $ (!\mem0|filt0|Add57~15 )))) # (GND)
// \mem0|filt0|Add57~17  = CARRY((\mem0|filt0|Add56~16_combout  & ((\mem0|filt0|del[3][21]~q ) # (!\mem0|filt0|Add57~15 ))) # (!\mem0|filt0|Add56~16_combout  & (\mem0|filt0|del[3][21]~q  & !\mem0|filt0|Add57~15 )))

	.dataa(\mem0|filt0|Add56~16_combout ),
	.datab(\mem0|filt0|del[3][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~15 ),
	.combout(\mem0|filt0|Add57~16_combout ),
	.cout(\mem0|filt0|Add57~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add57~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add56~12 (
// Equation(s):
// \mem0|filt0|Add56~12_combout  = ((\mem0|filt0|Add55~12_combout  $ (\mem0|filt0|del[2][20]~q  $ (!\mem0|filt0|Add56~11 )))) # (GND)
// \mem0|filt0|Add56~13  = CARRY((\mem0|filt0|Add55~12_combout  & ((\mem0|filt0|del[2][20]~q ) # (!\mem0|filt0|Add56~11 ))) # (!\mem0|filt0|Add55~12_combout  & (\mem0|filt0|del[2][20]~q  & !\mem0|filt0|Add56~11 )))

	.dataa(\mem0|filt0|Add55~12_combout ),
	.datab(\mem0|filt0|del[2][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add56~11 ),
	.combout(\mem0|filt0|Add56~12_combout ),
	.cout(\mem0|filt0|Add56~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add56~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add55~8 (
// Equation(s):
// \mem0|filt0|Add55~8_combout  = ((\mem0|filt0|del[0][19]~q  $ (\mem0|filt0|del[1][19]~q  $ (!\mem0|filt0|Add55~7 )))) # (GND)
// \mem0|filt0|Add55~9  = CARRY((\mem0|filt0|del[0][19]~q  & ((\mem0|filt0|del[1][19]~q ) # (!\mem0|filt0|Add55~7 ))) # (!\mem0|filt0|del[0][19]~q  & (\mem0|filt0|del[1][19]~q  & !\mem0|filt0|Add55~7 )))

	.dataa(\mem0|filt0|del[0][19]~q ),
	.datab(\mem0|filt0|del[1][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add55~7 ),
	.combout(\mem0|filt0|Add55~8_combout ),
	.cout(\mem0|filt0|Add55~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add55~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~24 (
// Equation(s):
// \mem0|filt0|del~24_combout  = (\mem0|filt0|del[1][17]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~24 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N29
dffeas \mem0|filt0|del[2][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~34 (
// Equation(s):
// \mem0|filt0|del~34_combout  = (\mem0|filt0|del[2][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~34 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N5
dffeas \mem0|filt0|del[3][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~45 (
// Equation(s):
// \mem0|filt0|del~45_combout  = (\mem0|filt0|del[3][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[3][17]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~45 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y8_N5
dffeas \mem0|filt0|del[4][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~57 (
// Equation(s):
// \mem0|filt0|del~57_combout  = (\mem0|filt0|del[4][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[4][17]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~57 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N29
dffeas \mem0|filt0|del[5][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~70 (
// Equation(s):
// \mem0|filt0|del~70_combout  = (\mem0|filt0|del[5][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~70 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N7
dffeas \mem0|filt0|del[6][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~84 (
// Equation(s):
// \mem0|filt0|del~84_combout  = (\mem0|filt0|del[6][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[6][17]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~84_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~84 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y9_N27
dffeas \mem0|filt0|del[7][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~99 (
// Equation(s):
// \mem0|filt0|del~99_combout  = (\mem0|filt0|del[7][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~99_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~99 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y9_N19
dffeas \mem0|filt0|del[8][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~115 (
// Equation(s):
// \mem0|filt0|del~115_combout  = (\mem0|filt0|del[8][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[8][17]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~115_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~115 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N25
dffeas \mem0|filt0|del[9][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~132 (
// Equation(s):
// \mem0|filt0|del~132_combout  = (\mem0|filt0|del[9][17]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[9][17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~132_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~132 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N3
dffeas \mem0|filt0|del[10][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~150 (
// Equation(s):
// \mem0|filt0|del~150_combout  = (\mem0|filt0|del[10][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~150_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~150 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N29
dffeas \mem0|filt0|del[11][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~169 (
// Equation(s):
// \mem0|filt0|del~169_combout  = (\mem0|filt0|del[11][17]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~169_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~169 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N3
dffeas \mem0|filt0|del[12][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~189 (
// Equation(s):
// \mem0|filt0|del~189_combout  = (\mem0|filt0|del[12][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~189_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~189 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N21
dffeas \mem0|filt0|del[13][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~210 (
// Equation(s):
// \mem0|filt0|del~210_combout  = (\mem0|filt0|del[13][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][17]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~210_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~210 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N29
dffeas \mem0|filt0|del[14][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~112 (
// Equation(s):
// \mem0|filt0|del~112_combout  = (\mem0|filt0|del[8][20]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[8][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~112_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~112 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N25
dffeas \mem0|filt0|del[9][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~129 (
// Equation(s):
// \mem0|filt0|del~129_combout  = (\mem0|filt0|del[9][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~129_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~129 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N31
dffeas \mem0|filt0|del[10][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~147 (
// Equation(s):
// \mem0|filt0|del~147_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[10][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|filt0|del[10][20]~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~147_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~147 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y9_N21
dffeas \mem0|filt0|del[11][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add58~16 (
// Equation(s):
// \mem0|filt0|Add58~16_combout  = ((\mem0|filt0|del[4][20]~q  $ (\mem0|filt0|Add57~16_combout  $ (!\mem0|filt0|Add58~15 )))) # (GND)
// \mem0|filt0|Add58~17  = CARRY((\mem0|filt0|del[4][20]~q  & ((\mem0|filt0|Add57~16_combout ) # (!\mem0|filt0|Add58~15 ))) # (!\mem0|filt0|del[4][20]~q  & (\mem0|filt0|Add57~16_combout  & !\mem0|filt0|Add58~15 )))

	.dataa(\mem0|filt0|del[4][20]~q ),
	.datab(\mem0|filt0|Add57~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~15 ),
	.combout(\mem0|filt0|Add58~16_combout ),
	.cout(\mem0|filt0|Add58~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add58~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add57~12 (
// Equation(s):
// \mem0|filt0|Add57~12_combout  = ((\mem0|filt0|Add56~12_combout  $ (\mem0|filt0|del[3][19]~q  $ (!\mem0|filt0|Add57~11 )))) # (GND)
// \mem0|filt0|Add57~13  = CARRY((\mem0|filt0|Add56~12_combout  & ((\mem0|filt0|del[3][19]~q ) # (!\mem0|filt0|Add57~11 ))) # (!\mem0|filt0|Add56~12_combout  & (\mem0|filt0|del[3][19]~q  & !\mem0|filt0|Add57~11 )))

	.dataa(\mem0|filt0|Add56~12_combout ),
	.datab(\mem0|filt0|del[3][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~11 ),
	.combout(\mem0|filt0|Add57~12_combout ),
	.cout(\mem0|filt0|Add57~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add57~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add56~8 (
// Equation(s):
// \mem0|filt0|Add56~8_combout  = ((\mem0|filt0|Add55~8_combout  $ (\mem0|filt0|del[2][18]~q  $ (!\mem0|filt0|Add56~7 )))) # (GND)
// \mem0|filt0|Add56~9  = CARRY((\mem0|filt0|Add55~8_combout  & ((\mem0|filt0|del[2][18]~q ) # (!\mem0|filt0|Add56~7 ))) # (!\mem0|filt0|Add55~8_combout  & (\mem0|filt0|del[2][18]~q  & !\mem0|filt0|Add56~7 )))

	.dataa(\mem0|filt0|Add55~8_combout ),
	.datab(\mem0|filt0|del[2][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add56~7 ),
	.combout(\mem0|filt0|Add56~8_combout ),
	.cout(\mem0|filt0|Add56~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add56~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add55~0 (
// Equation(s):
// \mem0|filt0|Add55~0_combout  = (\mem0|filt0|del[1][15]~q  & (\mem0|filt0|del[0][15]~q  $ (VCC))) # (!\mem0|filt0|del[1][15]~q  & (\mem0|filt0|del[0][15]~q  & VCC))
// \mem0|filt0|Add55~1  = CARRY((\mem0|filt0|del[1][15]~q  & \mem0|filt0|del[0][15]~q ))

	.dataa(\mem0|filt0|del[1][15]~q ),
	.datab(\mem0|filt0|del[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add55~0_combout ),
	.cout(\mem0|filt0|Add55~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add55~2 (
// Equation(s):
// \mem0|filt0|Add55~2_combout  = (\mem0|filt0|del[1][16]~q  & ((\mem0|filt0|del[0][16]~q  & (\mem0|filt0|Add55~1  & VCC)) # (!\mem0|filt0|del[0][16]~q  & (!\mem0|filt0|Add55~1 )))) # (!\mem0|filt0|del[1][16]~q  & ((\mem0|filt0|del[0][16]~q  & 
// (!\mem0|filt0|Add55~1 )) # (!\mem0|filt0|del[0][16]~q  & ((\mem0|filt0|Add55~1 ) # (GND)))))
// \mem0|filt0|Add55~3  = CARRY((\mem0|filt0|del[1][16]~q  & (!\mem0|filt0|del[0][16]~q  & !\mem0|filt0|Add55~1 )) # (!\mem0|filt0|del[1][16]~q  & ((!\mem0|filt0|Add55~1 ) # (!\mem0|filt0|del[0][16]~q ))))

	.dataa(\mem0|filt0|del[1][16]~q ),
	.datab(\mem0|filt0|del[0][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add55~1 ),
	.combout(\mem0|filt0|Add55~2_combout ),
	.cout(\mem0|filt0|Add55~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add55~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add55~4 (
// Equation(s):
// \mem0|filt0|Add55~4_combout  = ((\mem0|filt0|del[1][17]~q  $ (\mem0|filt0|del[0][17]~q  $ (!\mem0|filt0|Add55~3 )))) # (GND)
// \mem0|filt0|Add55~5  = CARRY((\mem0|filt0|del[1][17]~q  & ((\mem0|filt0|del[0][17]~q ) # (!\mem0|filt0|Add55~3 ))) # (!\mem0|filt0|del[1][17]~q  & (\mem0|filt0|del[0][17]~q  & !\mem0|filt0|Add55~3 )))

	.dataa(\mem0|filt0|del[1][17]~q ),
	.datab(\mem0|filt0|del[0][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add55~3 ),
	.combout(\mem0|filt0|Add55~4_combout ),
	.cout(\mem0|filt0|Add55~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add55~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add56~0 (
// Equation(s):
// \mem0|filt0|Add56~0_combout  = (\mem0|filt0|Add55~0_combout  & (\mem0|filt0|del[2][14]~q  $ (VCC))) # (!\mem0|filt0|Add55~0_combout  & (\mem0|filt0|del[2][14]~q  & VCC))
// \mem0|filt0|Add56~1  = CARRY((\mem0|filt0|Add55~0_combout  & \mem0|filt0|del[2][14]~q ))

	.dataa(\mem0|filt0|Add55~0_combout ),
	.datab(\mem0|filt0|del[2][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add56~0_combout ),
	.cout(\mem0|filt0|Add56~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add56~2 (
// Equation(s):
// \mem0|filt0|Add56~2_combout  = (\mem0|filt0|del[2][15]~q  & ((\mem0|filt0|Add55~2_combout  & (\mem0|filt0|Add56~1  & VCC)) # (!\mem0|filt0|Add55~2_combout  & (!\mem0|filt0|Add56~1 )))) # (!\mem0|filt0|del[2][15]~q  & ((\mem0|filt0|Add55~2_combout  & 
// (!\mem0|filt0|Add56~1 )) # (!\mem0|filt0|Add55~2_combout  & ((\mem0|filt0|Add56~1 ) # (GND)))))
// \mem0|filt0|Add56~3  = CARRY((\mem0|filt0|del[2][15]~q  & (!\mem0|filt0|Add55~2_combout  & !\mem0|filt0|Add56~1 )) # (!\mem0|filt0|del[2][15]~q  & ((!\mem0|filt0|Add56~1 ) # (!\mem0|filt0|Add55~2_combout ))))

	.dataa(\mem0|filt0|del[2][15]~q ),
	.datab(\mem0|filt0|Add55~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add56~1 ),
	.combout(\mem0|filt0|Add56~2_combout ),
	.cout(\mem0|filt0|Add56~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add56~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add56~4 (
// Equation(s):
// \mem0|filt0|Add56~4_combout  = ((\mem0|filt0|Add55~4_combout  $ (\mem0|filt0|del[2][16]~q  $ (!\mem0|filt0|Add56~3 )))) # (GND)
// \mem0|filt0|Add56~5  = CARRY((\mem0|filt0|Add55~4_combout  & ((\mem0|filt0|del[2][16]~q ) # (!\mem0|filt0|Add56~3 ))) # (!\mem0|filt0|Add55~4_combout  & (\mem0|filt0|del[2][16]~q  & !\mem0|filt0|Add56~3 )))

	.dataa(\mem0|filt0|Add55~4_combout ),
	.datab(\mem0|filt0|del[2][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add56~3 ),
	.combout(\mem0|filt0|Add56~4_combout ),
	.cout(\mem0|filt0|Add56~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add56~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add56~6 (
// Equation(s):
// \mem0|filt0|Add56~6_combout  = (\mem0|filt0|Add55~6_combout  & ((\mem0|filt0|del[2][17]~q  & (\mem0|filt0|Add56~5  & VCC)) # (!\mem0|filt0|del[2][17]~q  & (!\mem0|filt0|Add56~5 )))) # (!\mem0|filt0|Add55~6_combout  & ((\mem0|filt0|del[2][17]~q  & 
// (!\mem0|filt0|Add56~5 )) # (!\mem0|filt0|del[2][17]~q  & ((\mem0|filt0|Add56~5 ) # (GND)))))
// \mem0|filt0|Add56~7  = CARRY((\mem0|filt0|Add55~6_combout  & (!\mem0|filt0|del[2][17]~q  & !\mem0|filt0|Add56~5 )) # (!\mem0|filt0|Add55~6_combout  & ((!\mem0|filt0|Add56~5 ) # (!\mem0|filt0|del[2][17]~q ))))

	.dataa(\mem0|filt0|Add55~6_combout ),
	.datab(\mem0|filt0|del[2][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add56~5 ),
	.combout(\mem0|filt0|Add56~6_combout ),
	.cout(\mem0|filt0|Add56~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add56~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add57~0 (
// Equation(s):
// \mem0|filt0|Add57~0_combout  = (\mem0|filt0|Add56~0_combout  & (\mem0|filt0|del[3][13]~q  $ (VCC))) # (!\mem0|filt0|Add56~0_combout  & (\mem0|filt0|del[3][13]~q  & VCC))
// \mem0|filt0|Add57~1  = CARRY((\mem0|filt0|Add56~0_combout  & \mem0|filt0|del[3][13]~q ))

	.dataa(\mem0|filt0|Add56~0_combout ),
	.datab(\mem0|filt0|del[3][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add57~0_combout ),
	.cout(\mem0|filt0|Add57~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add57~2 (
// Equation(s):
// \mem0|filt0|Add57~2_combout  = (\mem0|filt0|del[3][14]~q  & ((\mem0|filt0|Add56~2_combout  & (\mem0|filt0|Add57~1  & VCC)) # (!\mem0|filt0|Add56~2_combout  & (!\mem0|filt0|Add57~1 )))) # (!\mem0|filt0|del[3][14]~q  & ((\mem0|filt0|Add56~2_combout  & 
// (!\mem0|filt0|Add57~1 )) # (!\mem0|filt0|Add56~2_combout  & ((\mem0|filt0|Add57~1 ) # (GND)))))
// \mem0|filt0|Add57~3  = CARRY((\mem0|filt0|del[3][14]~q  & (!\mem0|filt0|Add56~2_combout  & !\mem0|filt0|Add57~1 )) # (!\mem0|filt0|del[3][14]~q  & ((!\mem0|filt0|Add57~1 ) # (!\mem0|filt0|Add56~2_combout ))))

	.dataa(\mem0|filt0|del[3][14]~q ),
	.datab(\mem0|filt0|Add56~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~1 ),
	.combout(\mem0|filt0|Add57~2_combout ),
	.cout(\mem0|filt0|Add57~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add57~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add57~4 (
// Equation(s):
// \mem0|filt0|Add57~4_combout  = ((\mem0|filt0|Add56~4_combout  $ (\mem0|filt0|del[3][15]~q  $ (!\mem0|filt0|Add57~3 )))) # (GND)
// \mem0|filt0|Add57~5  = CARRY((\mem0|filt0|Add56~4_combout  & ((\mem0|filt0|del[3][15]~q ) # (!\mem0|filt0|Add57~3 ))) # (!\mem0|filt0|Add56~4_combout  & (\mem0|filt0|del[3][15]~q  & !\mem0|filt0|Add57~3 )))

	.dataa(\mem0|filt0|Add56~4_combout ),
	.datab(\mem0|filt0|del[3][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~3 ),
	.combout(\mem0|filt0|Add57~4_combout ),
	.cout(\mem0|filt0|Add57~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add57~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add57~6 (
// Equation(s):
// \mem0|filt0|Add57~6_combout  = (\mem0|filt0|Add56~6_combout  & ((\mem0|filt0|del[3][16]~q  & (\mem0|filt0|Add57~5  & VCC)) # (!\mem0|filt0|del[3][16]~q  & (!\mem0|filt0|Add57~5 )))) # (!\mem0|filt0|Add56~6_combout  & ((\mem0|filt0|del[3][16]~q  & 
// (!\mem0|filt0|Add57~5 )) # (!\mem0|filt0|del[3][16]~q  & ((\mem0|filt0|Add57~5 ) # (GND)))))
// \mem0|filt0|Add57~7  = CARRY((\mem0|filt0|Add56~6_combout  & (!\mem0|filt0|del[3][16]~q  & !\mem0|filt0|Add57~5 )) # (!\mem0|filt0|Add56~6_combout  & ((!\mem0|filt0|Add57~5 ) # (!\mem0|filt0|del[3][16]~q ))))

	.dataa(\mem0|filt0|Add56~6_combout ),
	.datab(\mem0|filt0|del[3][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~5 ),
	.combout(\mem0|filt0|Add57~6_combout ),
	.cout(\mem0|filt0|Add57~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add57~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add57~8 (
// Equation(s):
// \mem0|filt0|Add57~8_combout  = ((\mem0|filt0|Add56~8_combout  $ (\mem0|filt0|del[3][17]~q  $ (!\mem0|filt0|Add57~7 )))) # (GND)
// \mem0|filt0|Add57~9  = CARRY((\mem0|filt0|Add56~8_combout  & ((\mem0|filt0|del[3][17]~q ) # (!\mem0|filt0|Add57~7 ))) # (!\mem0|filt0|Add56~8_combout  & (\mem0|filt0|del[3][17]~q  & !\mem0|filt0|Add57~7 )))

	.dataa(\mem0|filt0|Add56~8_combout ),
	.datab(\mem0|filt0|del[3][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~7 ),
	.combout(\mem0|filt0|Add57~8_combout ),
	.cout(\mem0|filt0|Add57~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add57~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add57~10 (
// Equation(s):
// \mem0|filt0|Add57~10_combout  = (\mem0|filt0|del[3][18]~q  & ((\mem0|filt0|Add56~10_combout  & (\mem0|filt0|Add57~9  & VCC)) # (!\mem0|filt0|Add56~10_combout  & (!\mem0|filt0|Add57~9 )))) # (!\mem0|filt0|del[3][18]~q  & ((\mem0|filt0|Add56~10_combout  & 
// (!\mem0|filt0|Add57~9 )) # (!\mem0|filt0|Add56~10_combout  & ((\mem0|filt0|Add57~9 ) # (GND)))))
// \mem0|filt0|Add57~11  = CARRY((\mem0|filt0|del[3][18]~q  & (!\mem0|filt0|Add56~10_combout  & !\mem0|filt0|Add57~9 )) # (!\mem0|filt0|del[3][18]~q  & ((!\mem0|filt0|Add57~9 ) # (!\mem0|filt0|Add56~10_combout ))))

	.dataa(\mem0|filt0|del[3][18]~q ),
	.datab(\mem0|filt0|Add56~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~9 ),
	.combout(\mem0|filt0|Add57~10_combout ),
	.cout(\mem0|filt0|Add57~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add57~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add58~0 (
// Equation(s):
// \mem0|filt0|Add58~0_combout  = (\mem0|filt0|del[4][12]~q  & (\mem0|filt0|Add57~0_combout  $ (VCC))) # (!\mem0|filt0|del[4][12]~q  & (\mem0|filt0|Add57~0_combout  & VCC))
// \mem0|filt0|Add58~1  = CARRY((\mem0|filt0|del[4][12]~q  & \mem0|filt0|Add57~0_combout ))

	.dataa(\mem0|filt0|del[4][12]~q ),
	.datab(\mem0|filt0|Add57~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add58~0_combout ),
	.cout(\mem0|filt0|Add58~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add58~2 (
// Equation(s):
// \mem0|filt0|Add58~2_combout  = (\mem0|filt0|Add57~2_combout  & ((\mem0|filt0|del[4][13]~q  & (\mem0|filt0|Add58~1  & VCC)) # (!\mem0|filt0|del[4][13]~q  & (!\mem0|filt0|Add58~1 )))) # (!\mem0|filt0|Add57~2_combout  & ((\mem0|filt0|del[4][13]~q  & 
// (!\mem0|filt0|Add58~1 )) # (!\mem0|filt0|del[4][13]~q  & ((\mem0|filt0|Add58~1 ) # (GND)))))
// \mem0|filt0|Add58~3  = CARRY((\mem0|filt0|Add57~2_combout  & (!\mem0|filt0|del[4][13]~q  & !\mem0|filt0|Add58~1 )) # (!\mem0|filt0|Add57~2_combout  & ((!\mem0|filt0|Add58~1 ) # (!\mem0|filt0|del[4][13]~q ))))

	.dataa(\mem0|filt0|Add57~2_combout ),
	.datab(\mem0|filt0|del[4][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~1 ),
	.combout(\mem0|filt0|Add58~2_combout ),
	.cout(\mem0|filt0|Add58~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add58~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add58~4 (
// Equation(s):
// \mem0|filt0|Add58~4_combout  = ((\mem0|filt0|Add57~4_combout  $ (\mem0|filt0|del[4][14]~q  $ (!\mem0|filt0|Add58~3 )))) # (GND)
// \mem0|filt0|Add58~5  = CARRY((\mem0|filt0|Add57~4_combout  & ((\mem0|filt0|del[4][14]~q ) # (!\mem0|filt0|Add58~3 ))) # (!\mem0|filt0|Add57~4_combout  & (\mem0|filt0|del[4][14]~q  & !\mem0|filt0|Add58~3 )))

	.dataa(\mem0|filt0|Add57~4_combout ),
	.datab(\mem0|filt0|del[4][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~3 ),
	.combout(\mem0|filt0|Add58~4_combout ),
	.cout(\mem0|filt0|Add58~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add58~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add58~6 (
// Equation(s):
// \mem0|filt0|Add58~6_combout  = (\mem0|filt0|Add57~6_combout  & ((\mem0|filt0|del[4][15]~q  & (\mem0|filt0|Add58~5  & VCC)) # (!\mem0|filt0|del[4][15]~q  & (!\mem0|filt0|Add58~5 )))) # (!\mem0|filt0|Add57~6_combout  & ((\mem0|filt0|del[4][15]~q  & 
// (!\mem0|filt0|Add58~5 )) # (!\mem0|filt0|del[4][15]~q  & ((\mem0|filt0|Add58~5 ) # (GND)))))
// \mem0|filt0|Add58~7  = CARRY((\mem0|filt0|Add57~6_combout  & (!\mem0|filt0|del[4][15]~q  & !\mem0|filt0|Add58~5 )) # (!\mem0|filt0|Add57~6_combout  & ((!\mem0|filt0|Add58~5 ) # (!\mem0|filt0|del[4][15]~q ))))

	.dataa(\mem0|filt0|Add57~6_combout ),
	.datab(\mem0|filt0|del[4][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~5 ),
	.combout(\mem0|filt0|Add58~6_combout ),
	.cout(\mem0|filt0|Add58~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add58~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add58~8 (
// Equation(s):
// \mem0|filt0|Add58~8_combout  = ((\mem0|filt0|Add57~8_combout  $ (\mem0|filt0|del[4][16]~q  $ (!\mem0|filt0|Add58~7 )))) # (GND)
// \mem0|filt0|Add58~9  = CARRY((\mem0|filt0|Add57~8_combout  & ((\mem0|filt0|del[4][16]~q ) # (!\mem0|filt0|Add58~7 ))) # (!\mem0|filt0|Add57~8_combout  & (\mem0|filt0|del[4][16]~q  & !\mem0|filt0|Add58~7 )))

	.dataa(\mem0|filt0|Add57~8_combout ),
	.datab(\mem0|filt0|del[4][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~7 ),
	.combout(\mem0|filt0|Add58~8_combout ),
	.cout(\mem0|filt0|Add58~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add58~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add58~10 (
// Equation(s):
// \mem0|filt0|Add58~10_combout  = (\mem0|filt0|Add57~10_combout  & ((\mem0|filt0|del[4][17]~q  & (\mem0|filt0|Add58~9  & VCC)) # (!\mem0|filt0|del[4][17]~q  & (!\mem0|filt0|Add58~9 )))) # (!\mem0|filt0|Add57~10_combout  & ((\mem0|filt0|del[4][17]~q  & 
// (!\mem0|filt0|Add58~9 )) # (!\mem0|filt0|del[4][17]~q  & ((\mem0|filt0|Add58~9 ) # (GND)))))
// \mem0|filt0|Add58~11  = CARRY((\mem0|filt0|Add57~10_combout  & (!\mem0|filt0|del[4][17]~q  & !\mem0|filt0|Add58~9 )) # (!\mem0|filt0|Add57~10_combout  & ((!\mem0|filt0|Add58~9 ) # (!\mem0|filt0|del[4][17]~q ))))

	.dataa(\mem0|filt0|Add57~10_combout ),
	.datab(\mem0|filt0|del[4][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~9 ),
	.combout(\mem0|filt0|Add58~10_combout ),
	.cout(\mem0|filt0|Add58~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add58~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add58~12 (
// Equation(s):
// \mem0|filt0|Add58~12_combout  = ((\mem0|filt0|Add57~12_combout  $ (\mem0|filt0|del[4][18]~q  $ (!\mem0|filt0|Add58~11 )))) # (GND)
// \mem0|filt0|Add58~13  = CARRY((\mem0|filt0|Add57~12_combout  & ((\mem0|filt0|del[4][18]~q ) # (!\mem0|filt0|Add58~11 ))) # (!\mem0|filt0|Add57~12_combout  & (\mem0|filt0|del[4][18]~q  & !\mem0|filt0|Add58~11 )))

	.dataa(\mem0|filt0|Add57~12_combout ),
	.datab(\mem0|filt0|del[4][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~11 ),
	.combout(\mem0|filt0|Add58~12_combout ),
	.cout(\mem0|filt0|Add58~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add58~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add58~14 (
// Equation(s):
// \mem0|filt0|Add58~14_combout  = (\mem0|filt0|del[4][19]~q  & ((\mem0|filt0|Add57~14_combout  & (\mem0|filt0|Add58~13  & VCC)) # (!\mem0|filt0|Add57~14_combout  & (!\mem0|filt0|Add58~13 )))) # (!\mem0|filt0|del[4][19]~q  & ((\mem0|filt0|Add57~14_combout  & 
// (!\mem0|filt0|Add58~13 )) # (!\mem0|filt0|Add57~14_combout  & ((\mem0|filt0|Add58~13 ) # (GND)))))
// \mem0|filt0|Add58~15  = CARRY((\mem0|filt0|del[4][19]~q  & (!\mem0|filt0|Add57~14_combout  & !\mem0|filt0|Add58~13 )) # (!\mem0|filt0|del[4][19]~q  & ((!\mem0|filt0|Add58~13 ) # (!\mem0|filt0|Add57~14_combout ))))

	.dataa(\mem0|filt0|del[4][19]~q ),
	.datab(\mem0|filt0|Add57~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~13 ),
	.combout(\mem0|filt0|Add58~14_combout ),
	.cout(\mem0|filt0|Add58~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add58~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N0
fiftyfivenm_lcell_comb \mem0|filt0|Add59~0 (
// Equation(s):
// \mem0|filt0|Add59~0_combout  = (\mem0|filt0|del[5][11]~q  & (\mem0|filt0|Add58~0_combout  $ (VCC))) # (!\mem0|filt0|del[5][11]~q  & (\mem0|filt0|Add58~0_combout  & VCC))
// \mem0|filt0|Add59~1  = CARRY((\mem0|filt0|del[5][11]~q  & \mem0|filt0|Add58~0_combout ))

	.dataa(\mem0|filt0|del[5][11]~q ),
	.datab(\mem0|filt0|Add58~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add59~0_combout ),
	.cout(\mem0|filt0|Add59~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add59~2 (
// Equation(s):
// \mem0|filt0|Add59~2_combout  = (\mem0|filt0|Add58~2_combout  & ((\mem0|filt0|del[5][12]~q  & (\mem0|filt0|Add59~1  & VCC)) # (!\mem0|filt0|del[5][12]~q  & (!\mem0|filt0|Add59~1 )))) # (!\mem0|filt0|Add58~2_combout  & ((\mem0|filt0|del[5][12]~q  & 
// (!\mem0|filt0|Add59~1 )) # (!\mem0|filt0|del[5][12]~q  & ((\mem0|filt0|Add59~1 ) # (GND)))))
// \mem0|filt0|Add59~3  = CARRY((\mem0|filt0|Add58~2_combout  & (!\mem0|filt0|del[5][12]~q  & !\mem0|filt0|Add59~1 )) # (!\mem0|filt0|Add58~2_combout  & ((!\mem0|filt0|Add59~1 ) # (!\mem0|filt0|del[5][12]~q ))))

	.dataa(\mem0|filt0|Add58~2_combout ),
	.datab(\mem0|filt0|del[5][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~1 ),
	.combout(\mem0|filt0|Add59~2_combout ),
	.cout(\mem0|filt0|Add59~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add59~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add59~4 (
// Equation(s):
// \mem0|filt0|Add59~4_combout  = ((\mem0|filt0|Add58~4_combout  $ (\mem0|filt0|del[5][13]~q  $ (!\mem0|filt0|Add59~3 )))) # (GND)
// \mem0|filt0|Add59~5  = CARRY((\mem0|filt0|Add58~4_combout  & ((\mem0|filt0|del[5][13]~q ) # (!\mem0|filt0|Add59~3 ))) # (!\mem0|filt0|Add58~4_combout  & (\mem0|filt0|del[5][13]~q  & !\mem0|filt0|Add59~3 )))

	.dataa(\mem0|filt0|Add58~4_combout ),
	.datab(\mem0|filt0|del[5][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~3 ),
	.combout(\mem0|filt0|Add59~4_combout ),
	.cout(\mem0|filt0|Add59~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add59~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add59~6 (
// Equation(s):
// \mem0|filt0|Add59~6_combout  = (\mem0|filt0|del[5][14]~q  & ((\mem0|filt0|Add58~6_combout  & (\mem0|filt0|Add59~5  & VCC)) # (!\mem0|filt0|Add58~6_combout  & (!\mem0|filt0|Add59~5 )))) # (!\mem0|filt0|del[5][14]~q  & ((\mem0|filt0|Add58~6_combout  & 
// (!\mem0|filt0|Add59~5 )) # (!\mem0|filt0|Add58~6_combout  & ((\mem0|filt0|Add59~5 ) # (GND)))))
// \mem0|filt0|Add59~7  = CARRY((\mem0|filt0|del[5][14]~q  & (!\mem0|filt0|Add58~6_combout  & !\mem0|filt0|Add59~5 )) # (!\mem0|filt0|del[5][14]~q  & ((!\mem0|filt0|Add59~5 ) # (!\mem0|filt0|Add58~6_combout ))))

	.dataa(\mem0|filt0|del[5][14]~q ),
	.datab(\mem0|filt0|Add58~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~5 ),
	.combout(\mem0|filt0|Add59~6_combout ),
	.cout(\mem0|filt0|Add59~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add59~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add59~8 (
// Equation(s):
// \mem0|filt0|Add59~8_combout  = ((\mem0|filt0|del[5][15]~q  $ (\mem0|filt0|Add58~8_combout  $ (!\mem0|filt0|Add59~7 )))) # (GND)
// \mem0|filt0|Add59~9  = CARRY((\mem0|filt0|del[5][15]~q  & ((\mem0|filt0|Add58~8_combout ) # (!\mem0|filt0|Add59~7 ))) # (!\mem0|filt0|del[5][15]~q  & (\mem0|filt0|Add58~8_combout  & !\mem0|filt0|Add59~7 )))

	.dataa(\mem0|filt0|del[5][15]~q ),
	.datab(\mem0|filt0|Add58~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~7 ),
	.combout(\mem0|filt0|Add59~8_combout ),
	.cout(\mem0|filt0|Add59~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add59~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add59~10 (
// Equation(s):
// \mem0|filt0|Add59~10_combout  = (\mem0|filt0|Add58~10_combout  & ((\mem0|filt0|del[5][16]~q  & (\mem0|filt0|Add59~9  & VCC)) # (!\mem0|filt0|del[5][16]~q  & (!\mem0|filt0|Add59~9 )))) # (!\mem0|filt0|Add58~10_combout  & ((\mem0|filt0|del[5][16]~q  & 
// (!\mem0|filt0|Add59~9 )) # (!\mem0|filt0|del[5][16]~q  & ((\mem0|filt0|Add59~9 ) # (GND)))))
// \mem0|filt0|Add59~11  = CARRY((\mem0|filt0|Add58~10_combout  & (!\mem0|filt0|del[5][16]~q  & !\mem0|filt0|Add59~9 )) # (!\mem0|filt0|Add58~10_combout  & ((!\mem0|filt0|Add59~9 ) # (!\mem0|filt0|del[5][16]~q ))))

	.dataa(\mem0|filt0|Add58~10_combout ),
	.datab(\mem0|filt0|del[5][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~9 ),
	.combout(\mem0|filt0|Add59~10_combout ),
	.cout(\mem0|filt0|Add59~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add59~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add59~12 (
// Equation(s):
// \mem0|filt0|Add59~12_combout  = ((\mem0|filt0|del[5][17]~q  $ (\mem0|filt0|Add58~12_combout  $ (!\mem0|filt0|Add59~11 )))) # (GND)
// \mem0|filt0|Add59~13  = CARRY((\mem0|filt0|del[5][17]~q  & ((\mem0|filt0|Add58~12_combout ) # (!\mem0|filt0|Add59~11 ))) # (!\mem0|filt0|del[5][17]~q  & (\mem0|filt0|Add58~12_combout  & !\mem0|filt0|Add59~11 )))

	.dataa(\mem0|filt0|del[5][17]~q ),
	.datab(\mem0|filt0|Add58~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~11 ),
	.combout(\mem0|filt0|Add59~12_combout ),
	.cout(\mem0|filt0|Add59~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add59~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add59~14 (
// Equation(s):
// \mem0|filt0|Add59~14_combout  = (\mem0|filt0|del[5][18]~q  & ((\mem0|filt0|Add58~14_combout  & (\mem0|filt0|Add59~13  & VCC)) # (!\mem0|filt0|Add58~14_combout  & (!\mem0|filt0|Add59~13 )))) # (!\mem0|filt0|del[5][18]~q  & ((\mem0|filt0|Add58~14_combout  & 
// (!\mem0|filt0|Add59~13 )) # (!\mem0|filt0|Add58~14_combout  & ((\mem0|filt0|Add59~13 ) # (GND)))))
// \mem0|filt0|Add59~15  = CARRY((\mem0|filt0|del[5][18]~q  & (!\mem0|filt0|Add58~14_combout  & !\mem0|filt0|Add59~13 )) # (!\mem0|filt0|del[5][18]~q  & ((!\mem0|filt0|Add59~13 ) # (!\mem0|filt0|Add58~14_combout ))))

	.dataa(\mem0|filt0|del[5][18]~q ),
	.datab(\mem0|filt0|Add58~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~13 ),
	.combout(\mem0|filt0|Add59~14_combout ),
	.cout(\mem0|filt0|Add59~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add59~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add59~16 (
// Equation(s):
// \mem0|filt0|Add59~16_combout  = ((\mem0|filt0|del[5][19]~q  $ (\mem0|filt0|Add58~16_combout  $ (!\mem0|filt0|Add59~15 )))) # (GND)
// \mem0|filt0|Add59~17  = CARRY((\mem0|filt0|del[5][19]~q  & ((\mem0|filt0|Add58~16_combout ) # (!\mem0|filt0|Add59~15 ))) # (!\mem0|filt0|del[5][19]~q  & (\mem0|filt0|Add58~16_combout  & !\mem0|filt0|Add59~15 )))

	.dataa(\mem0|filt0|del[5][19]~q ),
	.datab(\mem0|filt0|Add58~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~15 ),
	.combout(\mem0|filt0|Add59~16_combout ),
	.cout(\mem0|filt0|Add59~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add59~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add59~18 (
// Equation(s):
// \mem0|filt0|Add59~18_combout  = (\mem0|filt0|del[5][20]~q  & ((\mem0|filt0|Add58~18_combout  & (\mem0|filt0|Add59~17  & VCC)) # (!\mem0|filt0|Add58~18_combout  & (!\mem0|filt0|Add59~17 )))) # (!\mem0|filt0|del[5][20]~q  & ((\mem0|filt0|Add58~18_combout  & 
// (!\mem0|filt0|Add59~17 )) # (!\mem0|filt0|Add58~18_combout  & ((\mem0|filt0|Add59~17 ) # (GND)))))
// \mem0|filt0|Add59~19  = CARRY((\mem0|filt0|del[5][20]~q  & (!\mem0|filt0|Add58~18_combout  & !\mem0|filt0|Add59~17 )) # (!\mem0|filt0|del[5][20]~q  & ((!\mem0|filt0|Add59~17 ) # (!\mem0|filt0|Add58~18_combout ))))

	.dataa(\mem0|filt0|del[5][20]~q ),
	.datab(\mem0|filt0|Add58~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~17 ),
	.combout(\mem0|filt0|Add59~18_combout ),
	.cout(\mem0|filt0|Add59~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add59~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add60~0 (
// Equation(s):
// \mem0|filt0|Add60~0_combout  = (\mem0|filt0|Add59~0_combout  & (\mem0|filt0|del[6][10]~q  $ (VCC))) # (!\mem0|filt0|Add59~0_combout  & (\mem0|filt0|del[6][10]~q  & VCC))
// \mem0|filt0|Add60~1  = CARRY((\mem0|filt0|Add59~0_combout  & \mem0|filt0|del[6][10]~q ))

	.dataa(\mem0|filt0|Add59~0_combout ),
	.datab(\mem0|filt0|del[6][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add60~0_combout ),
	.cout(\mem0|filt0|Add60~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add60~2 (
// Equation(s):
// \mem0|filt0|Add60~2_combout  = (\mem0|filt0|del[6][11]~q  & ((\mem0|filt0|Add59~2_combout  & (\mem0|filt0|Add60~1  & VCC)) # (!\mem0|filt0|Add59~2_combout  & (!\mem0|filt0|Add60~1 )))) # (!\mem0|filt0|del[6][11]~q  & ((\mem0|filt0|Add59~2_combout  & 
// (!\mem0|filt0|Add60~1 )) # (!\mem0|filt0|Add59~2_combout  & ((\mem0|filt0|Add60~1 ) # (GND)))))
// \mem0|filt0|Add60~3  = CARRY((\mem0|filt0|del[6][11]~q  & (!\mem0|filt0|Add59~2_combout  & !\mem0|filt0|Add60~1 )) # (!\mem0|filt0|del[6][11]~q  & ((!\mem0|filt0|Add60~1 ) # (!\mem0|filt0|Add59~2_combout ))))

	.dataa(\mem0|filt0|del[6][11]~q ),
	.datab(\mem0|filt0|Add59~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~1 ),
	.combout(\mem0|filt0|Add60~2_combout ),
	.cout(\mem0|filt0|Add60~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add60~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add60~4 (
// Equation(s):
// \mem0|filt0|Add60~4_combout  = ((\mem0|filt0|del[6][12]~q  $ (\mem0|filt0|Add59~4_combout  $ (!\mem0|filt0|Add60~3 )))) # (GND)
// \mem0|filt0|Add60~5  = CARRY((\mem0|filt0|del[6][12]~q  & ((\mem0|filt0|Add59~4_combout ) # (!\mem0|filt0|Add60~3 ))) # (!\mem0|filt0|del[6][12]~q  & (\mem0|filt0|Add59~4_combout  & !\mem0|filt0|Add60~3 )))

	.dataa(\mem0|filt0|del[6][12]~q ),
	.datab(\mem0|filt0|Add59~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~3 ),
	.combout(\mem0|filt0|Add60~4_combout ),
	.cout(\mem0|filt0|Add60~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add60~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add60~6 (
// Equation(s):
// \mem0|filt0|Add60~6_combout  = (\mem0|filt0|Add59~6_combout  & ((\mem0|filt0|del[6][13]~q  & (\mem0|filt0|Add60~5  & VCC)) # (!\mem0|filt0|del[6][13]~q  & (!\mem0|filt0|Add60~5 )))) # (!\mem0|filt0|Add59~6_combout  & ((\mem0|filt0|del[6][13]~q  & 
// (!\mem0|filt0|Add60~5 )) # (!\mem0|filt0|del[6][13]~q  & ((\mem0|filt0|Add60~5 ) # (GND)))))
// \mem0|filt0|Add60~7  = CARRY((\mem0|filt0|Add59~6_combout  & (!\mem0|filt0|del[6][13]~q  & !\mem0|filt0|Add60~5 )) # (!\mem0|filt0|Add59~6_combout  & ((!\mem0|filt0|Add60~5 ) # (!\mem0|filt0|del[6][13]~q ))))

	.dataa(\mem0|filt0|Add59~6_combout ),
	.datab(\mem0|filt0|del[6][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~5 ),
	.combout(\mem0|filt0|Add60~6_combout ),
	.cout(\mem0|filt0|Add60~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add60~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add60~8 (
// Equation(s):
// \mem0|filt0|Add60~8_combout  = ((\mem0|filt0|Add59~8_combout  $ (\mem0|filt0|del[6][14]~q  $ (!\mem0|filt0|Add60~7 )))) # (GND)
// \mem0|filt0|Add60~9  = CARRY((\mem0|filt0|Add59~8_combout  & ((\mem0|filt0|del[6][14]~q ) # (!\mem0|filt0|Add60~7 ))) # (!\mem0|filt0|Add59~8_combout  & (\mem0|filt0|del[6][14]~q  & !\mem0|filt0|Add60~7 )))

	.dataa(\mem0|filt0|Add59~8_combout ),
	.datab(\mem0|filt0|del[6][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~7 ),
	.combout(\mem0|filt0|Add60~8_combout ),
	.cout(\mem0|filt0|Add60~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add60~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add60~10 (
// Equation(s):
// \mem0|filt0|Add60~10_combout  = (\mem0|filt0|Add59~10_combout  & ((\mem0|filt0|del[6][15]~q  & (\mem0|filt0|Add60~9  & VCC)) # (!\mem0|filt0|del[6][15]~q  & (!\mem0|filt0|Add60~9 )))) # (!\mem0|filt0|Add59~10_combout  & ((\mem0|filt0|del[6][15]~q  & 
// (!\mem0|filt0|Add60~9 )) # (!\mem0|filt0|del[6][15]~q  & ((\mem0|filt0|Add60~9 ) # (GND)))))
// \mem0|filt0|Add60~11  = CARRY((\mem0|filt0|Add59~10_combout  & (!\mem0|filt0|del[6][15]~q  & !\mem0|filt0|Add60~9 )) # (!\mem0|filt0|Add59~10_combout  & ((!\mem0|filt0|Add60~9 ) # (!\mem0|filt0|del[6][15]~q ))))

	.dataa(\mem0|filt0|Add59~10_combout ),
	.datab(\mem0|filt0|del[6][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~9 ),
	.combout(\mem0|filt0|Add60~10_combout ),
	.cout(\mem0|filt0|Add60~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add60~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add60~12 (
// Equation(s):
// \mem0|filt0|Add60~12_combout  = ((\mem0|filt0|Add59~12_combout  $ (\mem0|filt0|del[6][16]~q  $ (!\mem0|filt0|Add60~11 )))) # (GND)
// \mem0|filt0|Add60~13  = CARRY((\mem0|filt0|Add59~12_combout  & ((\mem0|filt0|del[6][16]~q ) # (!\mem0|filt0|Add60~11 ))) # (!\mem0|filt0|Add59~12_combout  & (\mem0|filt0|del[6][16]~q  & !\mem0|filt0|Add60~11 )))

	.dataa(\mem0|filt0|Add59~12_combout ),
	.datab(\mem0|filt0|del[6][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~11 ),
	.combout(\mem0|filt0|Add60~12_combout ),
	.cout(\mem0|filt0|Add60~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add60~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add60~14 (
// Equation(s):
// \mem0|filt0|Add60~14_combout  = (\mem0|filt0|del[6][17]~q  & ((\mem0|filt0|Add59~14_combout  & (\mem0|filt0|Add60~13  & VCC)) # (!\mem0|filt0|Add59~14_combout  & (!\mem0|filt0|Add60~13 )))) # (!\mem0|filt0|del[6][17]~q  & ((\mem0|filt0|Add59~14_combout  & 
// (!\mem0|filt0|Add60~13 )) # (!\mem0|filt0|Add59~14_combout  & ((\mem0|filt0|Add60~13 ) # (GND)))))
// \mem0|filt0|Add60~15  = CARRY((\mem0|filt0|del[6][17]~q  & (!\mem0|filt0|Add59~14_combout  & !\mem0|filt0|Add60~13 )) # (!\mem0|filt0|del[6][17]~q  & ((!\mem0|filt0|Add60~13 ) # (!\mem0|filt0|Add59~14_combout ))))

	.dataa(\mem0|filt0|del[6][17]~q ),
	.datab(\mem0|filt0|Add59~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~13 ),
	.combout(\mem0|filt0|Add60~14_combout ),
	.cout(\mem0|filt0|Add60~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add60~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add60~16 (
// Equation(s):
// \mem0|filt0|Add60~16_combout  = ((\mem0|filt0|Add59~16_combout  $ (\mem0|filt0|del[6][18]~q  $ (!\mem0|filt0|Add60~15 )))) # (GND)
// \mem0|filt0|Add60~17  = CARRY((\mem0|filt0|Add59~16_combout  & ((\mem0|filt0|del[6][18]~q ) # (!\mem0|filt0|Add60~15 ))) # (!\mem0|filt0|Add59~16_combout  & (\mem0|filt0|del[6][18]~q  & !\mem0|filt0|Add60~15 )))

	.dataa(\mem0|filt0|Add59~16_combout ),
	.datab(\mem0|filt0|del[6][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~15 ),
	.combout(\mem0|filt0|Add60~16_combout ),
	.cout(\mem0|filt0|Add60~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add60~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add60~18 (
// Equation(s):
// \mem0|filt0|Add60~18_combout  = (\mem0|filt0|Add59~18_combout  & ((\mem0|filt0|del[6][19]~q  & (\mem0|filt0|Add60~17  & VCC)) # (!\mem0|filt0|del[6][19]~q  & (!\mem0|filt0|Add60~17 )))) # (!\mem0|filt0|Add59~18_combout  & ((\mem0|filt0|del[6][19]~q  & 
// (!\mem0|filt0|Add60~17 )) # (!\mem0|filt0|del[6][19]~q  & ((\mem0|filt0|Add60~17 ) # (GND)))))
// \mem0|filt0|Add60~19  = CARRY((\mem0|filt0|Add59~18_combout  & (!\mem0|filt0|del[6][19]~q  & !\mem0|filt0|Add60~17 )) # (!\mem0|filt0|Add59~18_combout  & ((!\mem0|filt0|Add60~17 ) # (!\mem0|filt0|del[6][19]~q ))))

	.dataa(\mem0|filt0|Add59~18_combout ),
	.datab(\mem0|filt0|del[6][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~17 ),
	.combout(\mem0|filt0|Add60~18_combout ),
	.cout(\mem0|filt0|Add60~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add60~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add60~20 (
// Equation(s):
// \mem0|filt0|Add60~20_combout  = ((\mem0|filt0|del[6][20]~q  $ (\mem0|filt0|Add59~20_combout  $ (!\mem0|filt0|Add60~19 )))) # (GND)
// \mem0|filt0|Add60~21  = CARRY((\mem0|filt0|del[6][20]~q  & ((\mem0|filt0|Add59~20_combout ) # (!\mem0|filt0|Add60~19 ))) # (!\mem0|filt0|del[6][20]~q  & (\mem0|filt0|Add59~20_combout  & !\mem0|filt0|Add60~19 )))

	.dataa(\mem0|filt0|del[6][20]~q ),
	.datab(\mem0|filt0|Add59~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~19 ),
	.combout(\mem0|filt0|Add60~20_combout ),
	.cout(\mem0|filt0|Add60~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add60~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add61~0 (
// Equation(s):
// \mem0|filt0|Add61~0_combout  = (\mem0|filt0|del[7][9]~q  & (\mem0|filt0|Add60~0_combout  $ (VCC))) # (!\mem0|filt0|del[7][9]~q  & (\mem0|filt0|Add60~0_combout  & VCC))
// \mem0|filt0|Add61~1  = CARRY((\mem0|filt0|del[7][9]~q  & \mem0|filt0|Add60~0_combout ))

	.dataa(\mem0|filt0|del[7][9]~q ),
	.datab(\mem0|filt0|Add60~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add61~0_combout ),
	.cout(\mem0|filt0|Add61~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add61~2 (
// Equation(s):
// \mem0|filt0|Add61~2_combout  = (\mem0|filt0|Add60~2_combout  & ((\mem0|filt0|del[7][10]~q  & (\mem0|filt0|Add61~1  & VCC)) # (!\mem0|filt0|del[7][10]~q  & (!\mem0|filt0|Add61~1 )))) # (!\mem0|filt0|Add60~2_combout  & ((\mem0|filt0|del[7][10]~q  & 
// (!\mem0|filt0|Add61~1 )) # (!\mem0|filt0|del[7][10]~q  & ((\mem0|filt0|Add61~1 ) # (GND)))))
// \mem0|filt0|Add61~3  = CARRY((\mem0|filt0|Add60~2_combout  & (!\mem0|filt0|del[7][10]~q  & !\mem0|filt0|Add61~1 )) # (!\mem0|filt0|Add60~2_combout  & ((!\mem0|filt0|Add61~1 ) # (!\mem0|filt0|del[7][10]~q ))))

	.dataa(\mem0|filt0|Add60~2_combout ),
	.datab(\mem0|filt0|del[7][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~1 ),
	.combout(\mem0|filt0|Add61~2_combout ),
	.cout(\mem0|filt0|Add61~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add61~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add61~4 (
// Equation(s):
// \mem0|filt0|Add61~4_combout  = ((\mem0|filt0|del[7][11]~q  $ (\mem0|filt0|Add60~4_combout  $ (!\mem0|filt0|Add61~3 )))) # (GND)
// \mem0|filt0|Add61~5  = CARRY((\mem0|filt0|del[7][11]~q  & ((\mem0|filt0|Add60~4_combout ) # (!\mem0|filt0|Add61~3 ))) # (!\mem0|filt0|del[7][11]~q  & (\mem0|filt0|Add60~4_combout  & !\mem0|filt0|Add61~3 )))

	.dataa(\mem0|filt0|del[7][11]~q ),
	.datab(\mem0|filt0|Add60~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~3 ),
	.combout(\mem0|filt0|Add61~4_combout ),
	.cout(\mem0|filt0|Add61~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add61~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add61~6 (
// Equation(s):
// \mem0|filt0|Add61~6_combout  = (\mem0|filt0|Add60~6_combout  & ((\mem0|filt0|del[7][12]~q  & (\mem0|filt0|Add61~5  & VCC)) # (!\mem0|filt0|del[7][12]~q  & (!\mem0|filt0|Add61~5 )))) # (!\mem0|filt0|Add60~6_combout  & ((\mem0|filt0|del[7][12]~q  & 
// (!\mem0|filt0|Add61~5 )) # (!\mem0|filt0|del[7][12]~q  & ((\mem0|filt0|Add61~5 ) # (GND)))))
// \mem0|filt0|Add61~7  = CARRY((\mem0|filt0|Add60~6_combout  & (!\mem0|filt0|del[7][12]~q  & !\mem0|filt0|Add61~5 )) # (!\mem0|filt0|Add60~6_combout  & ((!\mem0|filt0|Add61~5 ) # (!\mem0|filt0|del[7][12]~q ))))

	.dataa(\mem0|filt0|Add60~6_combout ),
	.datab(\mem0|filt0|del[7][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~5 ),
	.combout(\mem0|filt0|Add61~6_combout ),
	.cout(\mem0|filt0|Add61~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add61~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add61~8 (
// Equation(s):
// \mem0|filt0|Add61~8_combout  = ((\mem0|filt0|Add60~8_combout  $ (\mem0|filt0|del[7][13]~q  $ (!\mem0|filt0|Add61~7 )))) # (GND)
// \mem0|filt0|Add61~9  = CARRY((\mem0|filt0|Add60~8_combout  & ((\mem0|filt0|del[7][13]~q ) # (!\mem0|filt0|Add61~7 ))) # (!\mem0|filt0|Add60~8_combout  & (\mem0|filt0|del[7][13]~q  & !\mem0|filt0|Add61~7 )))

	.dataa(\mem0|filt0|Add60~8_combout ),
	.datab(\mem0|filt0|del[7][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~7 ),
	.combout(\mem0|filt0|Add61~8_combout ),
	.cout(\mem0|filt0|Add61~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add61~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add61~10 (
// Equation(s):
// \mem0|filt0|Add61~10_combout  = (\mem0|filt0|del[7][14]~q  & ((\mem0|filt0|Add60~10_combout  & (\mem0|filt0|Add61~9  & VCC)) # (!\mem0|filt0|Add60~10_combout  & (!\mem0|filt0|Add61~9 )))) # (!\mem0|filt0|del[7][14]~q  & ((\mem0|filt0|Add60~10_combout  & 
// (!\mem0|filt0|Add61~9 )) # (!\mem0|filt0|Add60~10_combout  & ((\mem0|filt0|Add61~9 ) # (GND)))))
// \mem0|filt0|Add61~11  = CARRY((\mem0|filt0|del[7][14]~q  & (!\mem0|filt0|Add60~10_combout  & !\mem0|filt0|Add61~9 )) # (!\mem0|filt0|del[7][14]~q  & ((!\mem0|filt0|Add61~9 ) # (!\mem0|filt0|Add60~10_combout ))))

	.dataa(\mem0|filt0|del[7][14]~q ),
	.datab(\mem0|filt0|Add60~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~9 ),
	.combout(\mem0|filt0|Add61~10_combout ),
	.cout(\mem0|filt0|Add61~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add61~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add61~12 (
// Equation(s):
// \mem0|filt0|Add61~12_combout  = ((\mem0|filt0|del[7][15]~q  $ (\mem0|filt0|Add60~12_combout  $ (!\mem0|filt0|Add61~11 )))) # (GND)
// \mem0|filt0|Add61~13  = CARRY((\mem0|filt0|del[7][15]~q  & ((\mem0|filt0|Add60~12_combout ) # (!\mem0|filt0|Add61~11 ))) # (!\mem0|filt0|del[7][15]~q  & (\mem0|filt0|Add60~12_combout  & !\mem0|filt0|Add61~11 )))

	.dataa(\mem0|filt0|del[7][15]~q ),
	.datab(\mem0|filt0|Add60~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~11 ),
	.combout(\mem0|filt0|Add61~12_combout ),
	.cout(\mem0|filt0|Add61~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add61~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add61~14 (
// Equation(s):
// \mem0|filt0|Add61~14_combout  = (\mem0|filt0|Add60~14_combout  & ((\mem0|filt0|del[7][16]~q  & (\mem0|filt0|Add61~13  & VCC)) # (!\mem0|filt0|del[7][16]~q  & (!\mem0|filt0|Add61~13 )))) # (!\mem0|filt0|Add60~14_combout  & ((\mem0|filt0|del[7][16]~q  & 
// (!\mem0|filt0|Add61~13 )) # (!\mem0|filt0|del[7][16]~q  & ((\mem0|filt0|Add61~13 ) # (GND)))))
// \mem0|filt0|Add61~15  = CARRY((\mem0|filt0|Add60~14_combout  & (!\mem0|filt0|del[7][16]~q  & !\mem0|filt0|Add61~13 )) # (!\mem0|filt0|Add60~14_combout  & ((!\mem0|filt0|Add61~13 ) # (!\mem0|filt0|del[7][16]~q ))))

	.dataa(\mem0|filt0|Add60~14_combout ),
	.datab(\mem0|filt0|del[7][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~13 ),
	.combout(\mem0|filt0|Add61~14_combout ),
	.cout(\mem0|filt0|Add61~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add61~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N0
fiftyfivenm_lcell_comb \mem0|filt0|Add61~16 (
// Equation(s):
// \mem0|filt0|Add61~16_combout  = ((\mem0|filt0|Add60~16_combout  $ (\mem0|filt0|del[7][17]~q  $ (!\mem0|filt0|Add61~15 )))) # (GND)
// \mem0|filt0|Add61~17  = CARRY((\mem0|filt0|Add60~16_combout  & ((\mem0|filt0|del[7][17]~q ) # (!\mem0|filt0|Add61~15 ))) # (!\mem0|filt0|Add60~16_combout  & (\mem0|filt0|del[7][17]~q  & !\mem0|filt0|Add61~15 )))

	.dataa(\mem0|filt0|Add60~16_combout ),
	.datab(\mem0|filt0|del[7][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~15 ),
	.combout(\mem0|filt0|Add61~16_combout ),
	.cout(\mem0|filt0|Add61~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add61~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add61~18 (
// Equation(s):
// \mem0|filt0|Add61~18_combout  = (\mem0|filt0|del[7][18]~q  & ((\mem0|filt0|Add60~18_combout  & (\mem0|filt0|Add61~17  & VCC)) # (!\mem0|filt0|Add60~18_combout  & (!\mem0|filt0|Add61~17 )))) # (!\mem0|filt0|del[7][18]~q  & ((\mem0|filt0|Add60~18_combout  & 
// (!\mem0|filt0|Add61~17 )) # (!\mem0|filt0|Add60~18_combout  & ((\mem0|filt0|Add61~17 ) # (GND)))))
// \mem0|filt0|Add61~19  = CARRY((\mem0|filt0|del[7][18]~q  & (!\mem0|filt0|Add60~18_combout  & !\mem0|filt0|Add61~17 )) # (!\mem0|filt0|del[7][18]~q  & ((!\mem0|filt0|Add61~17 ) # (!\mem0|filt0|Add60~18_combout ))))

	.dataa(\mem0|filt0|del[7][18]~q ),
	.datab(\mem0|filt0|Add60~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~17 ),
	.combout(\mem0|filt0|Add61~18_combout ),
	.cout(\mem0|filt0|Add61~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add61~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add61~20 (
// Equation(s):
// \mem0|filt0|Add61~20_combout  = ((\mem0|filt0|Add60~20_combout  $ (\mem0|filt0|del[7][19]~q  $ (!\mem0|filt0|Add61~19 )))) # (GND)
// \mem0|filt0|Add61~21  = CARRY((\mem0|filt0|Add60~20_combout  & ((\mem0|filt0|del[7][19]~q ) # (!\mem0|filt0|Add61~19 ))) # (!\mem0|filt0|Add60~20_combout  & (\mem0|filt0|del[7][19]~q  & !\mem0|filt0|Add61~19 )))

	.dataa(\mem0|filt0|Add60~20_combout ),
	.datab(\mem0|filt0|del[7][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~19 ),
	.combout(\mem0|filt0|Add61~20_combout ),
	.cout(\mem0|filt0|Add61~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add61~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add61~22 (
// Equation(s):
// \mem0|filt0|Add61~22_combout  = (\mem0|filt0|Add60~22_combout  & ((\mem0|filt0|del[7][20]~q  & (\mem0|filt0|Add61~21  & VCC)) # (!\mem0|filt0|del[7][20]~q  & (!\mem0|filt0|Add61~21 )))) # (!\mem0|filt0|Add60~22_combout  & ((\mem0|filt0|del[7][20]~q  & 
// (!\mem0|filt0|Add61~21 )) # (!\mem0|filt0|del[7][20]~q  & ((\mem0|filt0|Add61~21 ) # (GND)))))
// \mem0|filt0|Add61~23  = CARRY((\mem0|filt0|Add60~22_combout  & (!\mem0|filt0|del[7][20]~q  & !\mem0|filt0|Add61~21 )) # (!\mem0|filt0|Add60~22_combout  & ((!\mem0|filt0|Add61~21 ) # (!\mem0|filt0|del[7][20]~q ))))

	.dataa(\mem0|filt0|Add60~22_combout ),
	.datab(\mem0|filt0|del[7][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~21 ),
	.combout(\mem0|filt0|Add61~22_combout ),
	.cout(\mem0|filt0|Add61~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add61~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add62~0 (
// Equation(s):
// \mem0|filt0|Add62~0_combout  = (\mem0|filt0|Add61~0_combout  & (\mem0|filt0|del[8][8]~q  $ (VCC))) # (!\mem0|filt0|Add61~0_combout  & (\mem0|filt0|del[8][8]~q  & VCC))
// \mem0|filt0|Add62~1  = CARRY((\mem0|filt0|Add61~0_combout  & \mem0|filt0|del[8][8]~q ))

	.dataa(\mem0|filt0|Add61~0_combout ),
	.datab(\mem0|filt0|del[8][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add62~0_combout ),
	.cout(\mem0|filt0|Add62~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add62~2 (
// Equation(s):
// \mem0|filt0|Add62~2_combout  = (\mem0|filt0|del[8][9]~q  & ((\mem0|filt0|Add61~2_combout  & (\mem0|filt0|Add62~1  & VCC)) # (!\mem0|filt0|Add61~2_combout  & (!\mem0|filt0|Add62~1 )))) # (!\mem0|filt0|del[8][9]~q  & ((\mem0|filt0|Add61~2_combout  & 
// (!\mem0|filt0|Add62~1 )) # (!\mem0|filt0|Add61~2_combout  & ((\mem0|filt0|Add62~1 ) # (GND)))))
// \mem0|filt0|Add62~3  = CARRY((\mem0|filt0|del[8][9]~q  & (!\mem0|filt0|Add61~2_combout  & !\mem0|filt0|Add62~1 )) # (!\mem0|filt0|del[8][9]~q  & ((!\mem0|filt0|Add62~1 ) # (!\mem0|filt0|Add61~2_combout ))))

	.dataa(\mem0|filt0|del[8][9]~q ),
	.datab(\mem0|filt0|Add61~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~1 ),
	.combout(\mem0|filt0|Add62~2_combout ),
	.cout(\mem0|filt0|Add62~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add62~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add62~4 (
// Equation(s):
// \mem0|filt0|Add62~4_combout  = ((\mem0|filt0|del[8][10]~q  $ (\mem0|filt0|Add61~4_combout  $ (!\mem0|filt0|Add62~3 )))) # (GND)
// \mem0|filt0|Add62~5  = CARRY((\mem0|filt0|del[8][10]~q  & ((\mem0|filt0|Add61~4_combout ) # (!\mem0|filt0|Add62~3 ))) # (!\mem0|filt0|del[8][10]~q  & (\mem0|filt0|Add61~4_combout  & !\mem0|filt0|Add62~3 )))

	.dataa(\mem0|filt0|del[8][10]~q ),
	.datab(\mem0|filt0|Add61~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~3 ),
	.combout(\mem0|filt0|Add62~4_combout ),
	.cout(\mem0|filt0|Add62~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add62~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add62~6 (
// Equation(s):
// \mem0|filt0|Add62~6_combout  = (\mem0|filt0|del[8][11]~q  & ((\mem0|filt0|Add61~6_combout  & (\mem0|filt0|Add62~5  & VCC)) # (!\mem0|filt0|Add61~6_combout  & (!\mem0|filt0|Add62~5 )))) # (!\mem0|filt0|del[8][11]~q  & ((\mem0|filt0|Add61~6_combout  & 
// (!\mem0|filt0|Add62~5 )) # (!\mem0|filt0|Add61~6_combout  & ((\mem0|filt0|Add62~5 ) # (GND)))))
// \mem0|filt0|Add62~7  = CARRY((\mem0|filt0|del[8][11]~q  & (!\mem0|filt0|Add61~6_combout  & !\mem0|filt0|Add62~5 )) # (!\mem0|filt0|del[8][11]~q  & ((!\mem0|filt0|Add62~5 ) # (!\mem0|filt0|Add61~6_combout ))))

	.dataa(\mem0|filt0|del[8][11]~q ),
	.datab(\mem0|filt0|Add61~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~5 ),
	.combout(\mem0|filt0|Add62~6_combout ),
	.cout(\mem0|filt0|Add62~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add62~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add62~8 (
// Equation(s):
// \mem0|filt0|Add62~8_combout  = ((\mem0|filt0|del[8][12]~q  $ (\mem0|filt0|Add61~8_combout  $ (!\mem0|filt0|Add62~7 )))) # (GND)
// \mem0|filt0|Add62~9  = CARRY((\mem0|filt0|del[8][12]~q  & ((\mem0|filt0|Add61~8_combout ) # (!\mem0|filt0|Add62~7 ))) # (!\mem0|filt0|del[8][12]~q  & (\mem0|filt0|Add61~8_combout  & !\mem0|filt0|Add62~7 )))

	.dataa(\mem0|filt0|del[8][12]~q ),
	.datab(\mem0|filt0|Add61~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~7 ),
	.combout(\mem0|filt0|Add62~8_combout ),
	.cout(\mem0|filt0|Add62~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add62~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add62~10 (
// Equation(s):
// \mem0|filt0|Add62~10_combout  = (\mem0|filt0|del[8][13]~q  & ((\mem0|filt0|Add61~10_combout  & (\mem0|filt0|Add62~9  & VCC)) # (!\mem0|filt0|Add61~10_combout  & (!\mem0|filt0|Add62~9 )))) # (!\mem0|filt0|del[8][13]~q  & ((\mem0|filt0|Add61~10_combout  & 
// (!\mem0|filt0|Add62~9 )) # (!\mem0|filt0|Add61~10_combout  & ((\mem0|filt0|Add62~9 ) # (GND)))))
// \mem0|filt0|Add62~11  = CARRY((\mem0|filt0|del[8][13]~q  & (!\mem0|filt0|Add61~10_combout  & !\mem0|filt0|Add62~9 )) # (!\mem0|filt0|del[8][13]~q  & ((!\mem0|filt0|Add62~9 ) # (!\mem0|filt0|Add61~10_combout ))))

	.dataa(\mem0|filt0|del[8][13]~q ),
	.datab(\mem0|filt0|Add61~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~9 ),
	.combout(\mem0|filt0|Add62~10_combout ),
	.cout(\mem0|filt0|Add62~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add62~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add62~12 (
// Equation(s):
// \mem0|filt0|Add62~12_combout  = ((\mem0|filt0|del[8][14]~q  $ (\mem0|filt0|Add61~12_combout  $ (!\mem0|filt0|Add62~11 )))) # (GND)
// \mem0|filt0|Add62~13  = CARRY((\mem0|filt0|del[8][14]~q  & ((\mem0|filt0|Add61~12_combout ) # (!\mem0|filt0|Add62~11 ))) # (!\mem0|filt0|del[8][14]~q  & (\mem0|filt0|Add61~12_combout  & !\mem0|filt0|Add62~11 )))

	.dataa(\mem0|filt0|del[8][14]~q ),
	.datab(\mem0|filt0|Add61~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~11 ),
	.combout(\mem0|filt0|Add62~12_combout ),
	.cout(\mem0|filt0|Add62~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add62~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add62~14 (
// Equation(s):
// \mem0|filt0|Add62~14_combout  = (\mem0|filt0|Add61~14_combout  & ((\mem0|filt0|del[8][15]~q  & (\mem0|filt0|Add62~13  & VCC)) # (!\mem0|filt0|del[8][15]~q  & (!\mem0|filt0|Add62~13 )))) # (!\mem0|filt0|Add61~14_combout  & ((\mem0|filt0|del[8][15]~q  & 
// (!\mem0|filt0|Add62~13 )) # (!\mem0|filt0|del[8][15]~q  & ((\mem0|filt0|Add62~13 ) # (GND)))))
// \mem0|filt0|Add62~15  = CARRY((\mem0|filt0|Add61~14_combout  & (!\mem0|filt0|del[8][15]~q  & !\mem0|filt0|Add62~13 )) # (!\mem0|filt0|Add61~14_combout  & ((!\mem0|filt0|Add62~13 ) # (!\mem0|filt0|del[8][15]~q ))))

	.dataa(\mem0|filt0|Add61~14_combout ),
	.datab(\mem0|filt0|del[8][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~13 ),
	.combout(\mem0|filt0|Add62~14_combout ),
	.cout(\mem0|filt0|Add62~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add62~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N0
fiftyfivenm_lcell_comb \mem0|filt0|Add62~16 (
// Equation(s):
// \mem0|filt0|Add62~16_combout  = ((\mem0|filt0|del[8][16]~q  $ (\mem0|filt0|Add61~16_combout  $ (!\mem0|filt0|Add62~15 )))) # (GND)
// \mem0|filt0|Add62~17  = CARRY((\mem0|filt0|del[8][16]~q  & ((\mem0|filt0|Add61~16_combout ) # (!\mem0|filt0|Add62~15 ))) # (!\mem0|filt0|del[8][16]~q  & (\mem0|filt0|Add61~16_combout  & !\mem0|filt0|Add62~15 )))

	.dataa(\mem0|filt0|del[8][16]~q ),
	.datab(\mem0|filt0|Add61~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~15 ),
	.combout(\mem0|filt0|Add62~16_combout ),
	.cout(\mem0|filt0|Add62~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add62~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add62~18 (
// Equation(s):
// \mem0|filt0|Add62~18_combout  = (\mem0|filt0|Add61~18_combout  & ((\mem0|filt0|del[8][17]~q  & (\mem0|filt0|Add62~17  & VCC)) # (!\mem0|filt0|del[8][17]~q  & (!\mem0|filt0|Add62~17 )))) # (!\mem0|filt0|Add61~18_combout  & ((\mem0|filt0|del[8][17]~q  & 
// (!\mem0|filt0|Add62~17 )) # (!\mem0|filt0|del[8][17]~q  & ((\mem0|filt0|Add62~17 ) # (GND)))))
// \mem0|filt0|Add62~19  = CARRY((\mem0|filt0|Add61~18_combout  & (!\mem0|filt0|del[8][17]~q  & !\mem0|filt0|Add62~17 )) # (!\mem0|filt0|Add61~18_combout  & ((!\mem0|filt0|Add62~17 ) # (!\mem0|filt0|del[8][17]~q ))))

	.dataa(\mem0|filt0|Add61~18_combout ),
	.datab(\mem0|filt0|del[8][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~17 ),
	.combout(\mem0|filt0|Add62~18_combout ),
	.cout(\mem0|filt0|Add62~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add62~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add62~20 (
// Equation(s):
// \mem0|filt0|Add62~20_combout  = ((\mem0|filt0|del[8][18]~q  $ (\mem0|filt0|Add61~20_combout  $ (!\mem0|filt0|Add62~19 )))) # (GND)
// \mem0|filt0|Add62~21  = CARRY((\mem0|filt0|del[8][18]~q  & ((\mem0|filt0|Add61~20_combout ) # (!\mem0|filt0|Add62~19 ))) # (!\mem0|filt0|del[8][18]~q  & (\mem0|filt0|Add61~20_combout  & !\mem0|filt0|Add62~19 )))

	.dataa(\mem0|filt0|del[8][18]~q ),
	.datab(\mem0|filt0|Add61~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~19 ),
	.combout(\mem0|filt0|Add62~20_combout ),
	.cout(\mem0|filt0|Add62~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add62~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add62~22 (
// Equation(s):
// \mem0|filt0|Add62~22_combout  = (\mem0|filt0|Add61~22_combout  & ((\mem0|filt0|del[8][19]~q  & (\mem0|filt0|Add62~21  & VCC)) # (!\mem0|filt0|del[8][19]~q  & (!\mem0|filt0|Add62~21 )))) # (!\mem0|filt0|Add61~22_combout  & ((\mem0|filt0|del[8][19]~q  & 
// (!\mem0|filt0|Add62~21 )) # (!\mem0|filt0|del[8][19]~q  & ((\mem0|filt0|Add62~21 ) # (GND)))))
// \mem0|filt0|Add62~23  = CARRY((\mem0|filt0|Add61~22_combout  & (!\mem0|filt0|del[8][19]~q  & !\mem0|filt0|Add62~21 )) # (!\mem0|filt0|Add61~22_combout  & ((!\mem0|filt0|Add62~21 ) # (!\mem0|filt0|del[8][19]~q ))))

	.dataa(\mem0|filt0|Add61~22_combout ),
	.datab(\mem0|filt0|del[8][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~21 ),
	.combout(\mem0|filt0|Add62~22_combout ),
	.cout(\mem0|filt0|Add62~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add62~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add62~24 (
// Equation(s):
// \mem0|filt0|Add62~24_combout  = ((\mem0|filt0|del[8][20]~q  $ (\mem0|filt0|Add61~24_combout  $ (!\mem0|filt0|Add62~23 )))) # (GND)
// \mem0|filt0|Add62~25  = CARRY((\mem0|filt0|del[8][20]~q  & ((\mem0|filt0|Add61~24_combout ) # (!\mem0|filt0|Add62~23 ))) # (!\mem0|filt0|del[8][20]~q  & (\mem0|filt0|Add61~24_combout  & !\mem0|filt0|Add62~23 )))

	.dataa(\mem0|filt0|del[8][20]~q ),
	.datab(\mem0|filt0|Add61~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~23 ),
	.combout(\mem0|filt0|Add62~24_combout ),
	.cout(\mem0|filt0|Add62~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add62~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add63~0 (
// Equation(s):
// \mem0|filt0|Add63~0_combout  = (\mem0|filt0|del[9][7]~q  & (\mem0|filt0|Add62~0_combout  $ (VCC))) # (!\mem0|filt0|del[9][7]~q  & (\mem0|filt0|Add62~0_combout  & VCC))
// \mem0|filt0|Add63~1  = CARRY((\mem0|filt0|del[9][7]~q  & \mem0|filt0|Add62~0_combout ))

	.dataa(\mem0|filt0|del[9][7]~q ),
	.datab(\mem0|filt0|Add62~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add63~0_combout ),
	.cout(\mem0|filt0|Add63~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add63~2 (
// Equation(s):
// \mem0|filt0|Add63~2_combout  = (\mem0|filt0|del[9][8]~q  & ((\mem0|filt0|Add62~2_combout  & (\mem0|filt0|Add63~1  & VCC)) # (!\mem0|filt0|Add62~2_combout  & (!\mem0|filt0|Add63~1 )))) # (!\mem0|filt0|del[9][8]~q  & ((\mem0|filt0|Add62~2_combout  & 
// (!\mem0|filt0|Add63~1 )) # (!\mem0|filt0|Add62~2_combout  & ((\mem0|filt0|Add63~1 ) # (GND)))))
// \mem0|filt0|Add63~3  = CARRY((\mem0|filt0|del[9][8]~q  & (!\mem0|filt0|Add62~2_combout  & !\mem0|filt0|Add63~1 )) # (!\mem0|filt0|del[9][8]~q  & ((!\mem0|filt0|Add63~1 ) # (!\mem0|filt0|Add62~2_combout ))))

	.dataa(\mem0|filt0|del[9][8]~q ),
	.datab(\mem0|filt0|Add62~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~1 ),
	.combout(\mem0|filt0|Add63~2_combout ),
	.cout(\mem0|filt0|Add63~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add63~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add63~4 (
// Equation(s):
// \mem0|filt0|Add63~4_combout  = ((\mem0|filt0|Add62~4_combout  $ (\mem0|filt0|del[9][9]~q  $ (!\mem0|filt0|Add63~3 )))) # (GND)
// \mem0|filt0|Add63~5  = CARRY((\mem0|filt0|Add62~4_combout  & ((\mem0|filt0|del[9][9]~q ) # (!\mem0|filt0|Add63~3 ))) # (!\mem0|filt0|Add62~4_combout  & (\mem0|filt0|del[9][9]~q  & !\mem0|filt0|Add63~3 )))

	.dataa(\mem0|filt0|Add62~4_combout ),
	.datab(\mem0|filt0|del[9][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~3 ),
	.combout(\mem0|filt0|Add63~4_combout ),
	.cout(\mem0|filt0|Add63~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add63~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add63~6 (
// Equation(s):
// \mem0|filt0|Add63~6_combout  = (\mem0|filt0|Add62~6_combout  & ((\mem0|filt0|del[9][10]~q  & (\mem0|filt0|Add63~5  & VCC)) # (!\mem0|filt0|del[9][10]~q  & (!\mem0|filt0|Add63~5 )))) # (!\mem0|filt0|Add62~6_combout  & ((\mem0|filt0|del[9][10]~q  & 
// (!\mem0|filt0|Add63~5 )) # (!\mem0|filt0|del[9][10]~q  & ((\mem0|filt0|Add63~5 ) # (GND)))))
// \mem0|filt0|Add63~7  = CARRY((\mem0|filt0|Add62~6_combout  & (!\mem0|filt0|del[9][10]~q  & !\mem0|filt0|Add63~5 )) # (!\mem0|filt0|Add62~6_combout  & ((!\mem0|filt0|Add63~5 ) # (!\mem0|filt0|del[9][10]~q ))))

	.dataa(\mem0|filt0|Add62~6_combout ),
	.datab(\mem0|filt0|del[9][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~5 ),
	.combout(\mem0|filt0|Add63~6_combout ),
	.cout(\mem0|filt0|Add63~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add63~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add63~8 (
// Equation(s):
// \mem0|filt0|Add63~8_combout  = ((\mem0|filt0|del[9][11]~q  $ (\mem0|filt0|Add62~8_combout  $ (!\mem0|filt0|Add63~7 )))) # (GND)
// \mem0|filt0|Add63~9  = CARRY((\mem0|filt0|del[9][11]~q  & ((\mem0|filt0|Add62~8_combout ) # (!\mem0|filt0|Add63~7 ))) # (!\mem0|filt0|del[9][11]~q  & (\mem0|filt0|Add62~8_combout  & !\mem0|filt0|Add63~7 )))

	.dataa(\mem0|filt0|del[9][11]~q ),
	.datab(\mem0|filt0|Add62~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~7 ),
	.combout(\mem0|filt0|Add63~8_combout ),
	.cout(\mem0|filt0|Add63~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add63~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add63~10 (
// Equation(s):
// \mem0|filt0|Add63~10_combout  = (\mem0|filt0|del[9][12]~q  & ((\mem0|filt0|Add62~10_combout  & (\mem0|filt0|Add63~9  & VCC)) # (!\mem0|filt0|Add62~10_combout  & (!\mem0|filt0|Add63~9 )))) # (!\mem0|filt0|del[9][12]~q  & ((\mem0|filt0|Add62~10_combout  & 
// (!\mem0|filt0|Add63~9 )) # (!\mem0|filt0|Add62~10_combout  & ((\mem0|filt0|Add63~9 ) # (GND)))))
// \mem0|filt0|Add63~11  = CARRY((\mem0|filt0|del[9][12]~q  & (!\mem0|filt0|Add62~10_combout  & !\mem0|filt0|Add63~9 )) # (!\mem0|filt0|del[9][12]~q  & ((!\mem0|filt0|Add63~9 ) # (!\mem0|filt0|Add62~10_combout ))))

	.dataa(\mem0|filt0|del[9][12]~q ),
	.datab(\mem0|filt0|Add62~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~9 ),
	.combout(\mem0|filt0|Add63~10_combout ),
	.cout(\mem0|filt0|Add63~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add63~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add63~12 (
// Equation(s):
// \mem0|filt0|Add63~12_combout  = ((\mem0|filt0|Add62~12_combout  $ (\mem0|filt0|del[9][13]~q  $ (!\mem0|filt0|Add63~11 )))) # (GND)
// \mem0|filt0|Add63~13  = CARRY((\mem0|filt0|Add62~12_combout  & ((\mem0|filt0|del[9][13]~q ) # (!\mem0|filt0|Add63~11 ))) # (!\mem0|filt0|Add62~12_combout  & (\mem0|filt0|del[9][13]~q  & !\mem0|filt0|Add63~11 )))

	.dataa(\mem0|filt0|Add62~12_combout ),
	.datab(\mem0|filt0|del[9][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~11 ),
	.combout(\mem0|filt0|Add63~12_combout ),
	.cout(\mem0|filt0|Add63~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add63~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add63~14 (
// Equation(s):
// \mem0|filt0|Add63~14_combout  = (\mem0|filt0|del[9][14]~q  & ((\mem0|filt0|Add62~14_combout  & (\mem0|filt0|Add63~13  & VCC)) # (!\mem0|filt0|Add62~14_combout  & (!\mem0|filt0|Add63~13 )))) # (!\mem0|filt0|del[9][14]~q  & ((\mem0|filt0|Add62~14_combout  & 
// (!\mem0|filt0|Add63~13 )) # (!\mem0|filt0|Add62~14_combout  & ((\mem0|filt0|Add63~13 ) # (GND)))))
// \mem0|filt0|Add63~15  = CARRY((\mem0|filt0|del[9][14]~q  & (!\mem0|filt0|Add62~14_combout  & !\mem0|filt0|Add63~13 )) # (!\mem0|filt0|del[9][14]~q  & ((!\mem0|filt0|Add63~13 ) # (!\mem0|filt0|Add62~14_combout ))))

	.dataa(\mem0|filt0|del[9][14]~q ),
	.datab(\mem0|filt0|Add62~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~13 ),
	.combout(\mem0|filt0|Add63~14_combout ),
	.cout(\mem0|filt0|Add63~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add63~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add63~16 (
// Equation(s):
// \mem0|filt0|Add63~16_combout  = ((\mem0|filt0|Add62~16_combout  $ (\mem0|filt0|del[9][15]~q  $ (!\mem0|filt0|Add63~15 )))) # (GND)
// \mem0|filt0|Add63~17  = CARRY((\mem0|filt0|Add62~16_combout  & ((\mem0|filt0|del[9][15]~q ) # (!\mem0|filt0|Add63~15 ))) # (!\mem0|filt0|Add62~16_combout  & (\mem0|filt0|del[9][15]~q  & !\mem0|filt0|Add63~15 )))

	.dataa(\mem0|filt0|Add62~16_combout ),
	.datab(\mem0|filt0|del[9][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~15 ),
	.combout(\mem0|filt0|Add63~16_combout ),
	.cout(\mem0|filt0|Add63~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add63~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N0
fiftyfivenm_lcell_comb \mem0|filt0|Add63~18 (
// Equation(s):
// \mem0|filt0|Add63~18_combout  = (\mem0|filt0|Add62~18_combout  & ((\mem0|filt0|del[9][16]~q  & (\mem0|filt0|Add63~17  & VCC)) # (!\mem0|filt0|del[9][16]~q  & (!\mem0|filt0|Add63~17 )))) # (!\mem0|filt0|Add62~18_combout  & ((\mem0|filt0|del[9][16]~q  & 
// (!\mem0|filt0|Add63~17 )) # (!\mem0|filt0|del[9][16]~q  & ((\mem0|filt0|Add63~17 ) # (GND)))))
// \mem0|filt0|Add63~19  = CARRY((\mem0|filt0|Add62~18_combout  & (!\mem0|filt0|del[9][16]~q  & !\mem0|filt0|Add63~17 )) # (!\mem0|filt0|Add62~18_combout  & ((!\mem0|filt0|Add63~17 ) # (!\mem0|filt0|del[9][16]~q ))))

	.dataa(\mem0|filt0|Add62~18_combout ),
	.datab(\mem0|filt0|del[9][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~17 ),
	.combout(\mem0|filt0|Add63~18_combout ),
	.cout(\mem0|filt0|Add63~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add63~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add63~20 (
// Equation(s):
// \mem0|filt0|Add63~20_combout  = ((\mem0|filt0|Add62~20_combout  $ (\mem0|filt0|del[9][17]~q  $ (!\mem0|filt0|Add63~19 )))) # (GND)
// \mem0|filt0|Add63~21  = CARRY((\mem0|filt0|Add62~20_combout  & ((\mem0|filt0|del[9][17]~q ) # (!\mem0|filt0|Add63~19 ))) # (!\mem0|filt0|Add62~20_combout  & (\mem0|filt0|del[9][17]~q  & !\mem0|filt0|Add63~19 )))

	.dataa(\mem0|filt0|Add62~20_combout ),
	.datab(\mem0|filt0|del[9][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~19 ),
	.combout(\mem0|filt0|Add63~20_combout ),
	.cout(\mem0|filt0|Add63~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add63~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add63~22 (
// Equation(s):
// \mem0|filt0|Add63~22_combout  = (\mem0|filt0|Add62~22_combout  & ((\mem0|filt0|del[9][18]~q  & (\mem0|filt0|Add63~21  & VCC)) # (!\mem0|filt0|del[9][18]~q  & (!\mem0|filt0|Add63~21 )))) # (!\mem0|filt0|Add62~22_combout  & ((\mem0|filt0|del[9][18]~q  & 
// (!\mem0|filt0|Add63~21 )) # (!\mem0|filt0|del[9][18]~q  & ((\mem0|filt0|Add63~21 ) # (GND)))))
// \mem0|filt0|Add63~23  = CARRY((\mem0|filt0|Add62~22_combout  & (!\mem0|filt0|del[9][18]~q  & !\mem0|filt0|Add63~21 )) # (!\mem0|filt0|Add62~22_combout  & ((!\mem0|filt0|Add63~21 ) # (!\mem0|filt0|del[9][18]~q ))))

	.dataa(\mem0|filt0|Add62~22_combout ),
	.datab(\mem0|filt0|del[9][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~21 ),
	.combout(\mem0|filt0|Add63~22_combout ),
	.cout(\mem0|filt0|Add63~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add63~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add63~24 (
// Equation(s):
// \mem0|filt0|Add63~24_combout  = ((\mem0|filt0|del[9][19]~q  $ (\mem0|filt0|Add62~24_combout  $ (!\mem0|filt0|Add63~23 )))) # (GND)
// \mem0|filt0|Add63~25  = CARRY((\mem0|filt0|del[9][19]~q  & ((\mem0|filt0|Add62~24_combout ) # (!\mem0|filt0|Add63~23 ))) # (!\mem0|filt0|del[9][19]~q  & (\mem0|filt0|Add62~24_combout  & !\mem0|filt0|Add63~23 )))

	.dataa(\mem0|filt0|del[9][19]~q ),
	.datab(\mem0|filt0|Add62~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~23 ),
	.combout(\mem0|filt0|Add63~24_combout ),
	.cout(\mem0|filt0|Add63~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add63~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add63~26 (
// Equation(s):
// \mem0|filt0|Add63~26_combout  = (\mem0|filt0|Add62~26_combout  & ((\mem0|filt0|del[9][20]~q  & (\mem0|filt0|Add63~25  & VCC)) # (!\mem0|filt0|del[9][20]~q  & (!\mem0|filt0|Add63~25 )))) # (!\mem0|filt0|Add62~26_combout  & ((\mem0|filt0|del[9][20]~q  & 
// (!\mem0|filt0|Add63~25 )) # (!\mem0|filt0|del[9][20]~q  & ((\mem0|filt0|Add63~25 ) # (GND)))))
// \mem0|filt0|Add63~27  = CARRY((\mem0|filt0|Add62~26_combout  & (!\mem0|filt0|del[9][20]~q  & !\mem0|filt0|Add63~25 )) # (!\mem0|filt0|Add62~26_combout  & ((!\mem0|filt0|Add63~25 ) # (!\mem0|filt0|del[9][20]~q ))))

	.dataa(\mem0|filt0|Add62~26_combout ),
	.datab(\mem0|filt0|del[9][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~25 ),
	.combout(\mem0|filt0|Add63~26_combout ),
	.cout(\mem0|filt0|Add63~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add63~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add64~0 (
// Equation(s):
// \mem0|filt0|Add64~0_combout  = (\mem0|filt0|Add63~0_combout  & (\mem0|filt0|del[10][6]~q  $ (VCC))) # (!\mem0|filt0|Add63~0_combout  & (\mem0|filt0|del[10][6]~q  & VCC))
// \mem0|filt0|Add64~1  = CARRY((\mem0|filt0|Add63~0_combout  & \mem0|filt0|del[10][6]~q ))

	.dataa(\mem0|filt0|Add63~0_combout ),
	.datab(\mem0|filt0|del[10][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add64~0_combout ),
	.cout(\mem0|filt0|Add64~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add64~2 (
// Equation(s):
// \mem0|filt0|Add64~2_combout  = (\mem0|filt0|Add63~2_combout  & ((\mem0|filt0|del[10][7]~q  & (\mem0|filt0|Add64~1  & VCC)) # (!\mem0|filt0|del[10][7]~q  & (!\mem0|filt0|Add64~1 )))) # (!\mem0|filt0|Add63~2_combout  & ((\mem0|filt0|del[10][7]~q  & 
// (!\mem0|filt0|Add64~1 )) # (!\mem0|filt0|del[10][7]~q  & ((\mem0|filt0|Add64~1 ) # (GND)))))
// \mem0|filt0|Add64~3  = CARRY((\mem0|filt0|Add63~2_combout  & (!\mem0|filt0|del[10][7]~q  & !\mem0|filt0|Add64~1 )) # (!\mem0|filt0|Add63~2_combout  & ((!\mem0|filt0|Add64~1 ) # (!\mem0|filt0|del[10][7]~q ))))

	.dataa(\mem0|filt0|Add63~2_combout ),
	.datab(\mem0|filt0|del[10][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~1 ),
	.combout(\mem0|filt0|Add64~2_combout ),
	.cout(\mem0|filt0|Add64~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add64~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add64~4 (
// Equation(s):
// \mem0|filt0|Add64~4_combout  = ((\mem0|filt0|del[10][8]~q  $ (\mem0|filt0|Add63~4_combout  $ (!\mem0|filt0|Add64~3 )))) # (GND)
// \mem0|filt0|Add64~5  = CARRY((\mem0|filt0|del[10][8]~q  & ((\mem0|filt0|Add63~4_combout ) # (!\mem0|filt0|Add64~3 ))) # (!\mem0|filt0|del[10][8]~q  & (\mem0|filt0|Add63~4_combout  & !\mem0|filt0|Add64~3 )))

	.dataa(\mem0|filt0|del[10][8]~q ),
	.datab(\mem0|filt0|Add63~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~3 ),
	.combout(\mem0|filt0|Add64~4_combout ),
	.cout(\mem0|filt0|Add64~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add64~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add64~6 (
// Equation(s):
// \mem0|filt0|Add64~6_combout  = (\mem0|filt0|Add63~6_combout  & ((\mem0|filt0|del[10][9]~q  & (\mem0|filt0|Add64~5  & VCC)) # (!\mem0|filt0|del[10][9]~q  & (!\mem0|filt0|Add64~5 )))) # (!\mem0|filt0|Add63~6_combout  & ((\mem0|filt0|del[10][9]~q  & 
// (!\mem0|filt0|Add64~5 )) # (!\mem0|filt0|del[10][9]~q  & ((\mem0|filt0|Add64~5 ) # (GND)))))
// \mem0|filt0|Add64~7  = CARRY((\mem0|filt0|Add63~6_combout  & (!\mem0|filt0|del[10][9]~q  & !\mem0|filt0|Add64~5 )) # (!\mem0|filt0|Add63~6_combout  & ((!\mem0|filt0|Add64~5 ) # (!\mem0|filt0|del[10][9]~q ))))

	.dataa(\mem0|filt0|Add63~6_combout ),
	.datab(\mem0|filt0|del[10][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~5 ),
	.combout(\mem0|filt0|Add64~6_combout ),
	.cout(\mem0|filt0|Add64~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add64~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add64~8 (
// Equation(s):
// \mem0|filt0|Add64~8_combout  = ((\mem0|filt0|del[10][10]~q  $ (\mem0|filt0|Add63~8_combout  $ (!\mem0|filt0|Add64~7 )))) # (GND)
// \mem0|filt0|Add64~9  = CARRY((\mem0|filt0|del[10][10]~q  & ((\mem0|filt0|Add63~8_combout ) # (!\mem0|filt0|Add64~7 ))) # (!\mem0|filt0|del[10][10]~q  & (\mem0|filt0|Add63~8_combout  & !\mem0|filt0|Add64~7 )))

	.dataa(\mem0|filt0|del[10][10]~q ),
	.datab(\mem0|filt0|Add63~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~7 ),
	.combout(\mem0|filt0|Add64~8_combout ),
	.cout(\mem0|filt0|Add64~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add64~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add64~10 (
// Equation(s):
// \mem0|filt0|Add64~10_combout  = (\mem0|filt0|Add63~10_combout  & ((\mem0|filt0|del[10][11]~q  & (\mem0|filt0|Add64~9  & VCC)) # (!\mem0|filt0|del[10][11]~q  & (!\mem0|filt0|Add64~9 )))) # (!\mem0|filt0|Add63~10_combout  & ((\mem0|filt0|del[10][11]~q  & 
// (!\mem0|filt0|Add64~9 )) # (!\mem0|filt0|del[10][11]~q  & ((\mem0|filt0|Add64~9 ) # (GND)))))
// \mem0|filt0|Add64~11  = CARRY((\mem0|filt0|Add63~10_combout  & (!\mem0|filt0|del[10][11]~q  & !\mem0|filt0|Add64~9 )) # (!\mem0|filt0|Add63~10_combout  & ((!\mem0|filt0|Add64~9 ) # (!\mem0|filt0|del[10][11]~q ))))

	.dataa(\mem0|filt0|Add63~10_combout ),
	.datab(\mem0|filt0|del[10][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~9 ),
	.combout(\mem0|filt0|Add64~10_combout ),
	.cout(\mem0|filt0|Add64~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add64~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add64~12 (
// Equation(s):
// \mem0|filt0|Add64~12_combout  = ((\mem0|filt0|Add63~12_combout  $ (\mem0|filt0|del[10][12]~q  $ (!\mem0|filt0|Add64~11 )))) # (GND)
// \mem0|filt0|Add64~13  = CARRY((\mem0|filt0|Add63~12_combout  & ((\mem0|filt0|del[10][12]~q ) # (!\mem0|filt0|Add64~11 ))) # (!\mem0|filt0|Add63~12_combout  & (\mem0|filt0|del[10][12]~q  & !\mem0|filt0|Add64~11 )))

	.dataa(\mem0|filt0|Add63~12_combout ),
	.datab(\mem0|filt0|del[10][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~11 ),
	.combout(\mem0|filt0|Add64~12_combout ),
	.cout(\mem0|filt0|Add64~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add64~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add64~14 (
// Equation(s):
// \mem0|filt0|Add64~14_combout  = (\mem0|filt0|del[10][13]~q  & ((\mem0|filt0|Add63~14_combout  & (\mem0|filt0|Add64~13  & VCC)) # (!\mem0|filt0|Add63~14_combout  & (!\mem0|filt0|Add64~13 )))) # (!\mem0|filt0|del[10][13]~q  & ((\mem0|filt0|Add63~14_combout  
// & (!\mem0|filt0|Add64~13 )) # (!\mem0|filt0|Add63~14_combout  & ((\mem0|filt0|Add64~13 ) # (GND)))))
// \mem0|filt0|Add64~15  = CARRY((\mem0|filt0|del[10][13]~q  & (!\mem0|filt0|Add63~14_combout  & !\mem0|filt0|Add64~13 )) # (!\mem0|filt0|del[10][13]~q  & ((!\mem0|filt0|Add64~13 ) # (!\mem0|filt0|Add63~14_combout ))))

	.dataa(\mem0|filt0|del[10][13]~q ),
	.datab(\mem0|filt0|Add63~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~13 ),
	.combout(\mem0|filt0|Add64~14_combout ),
	.cout(\mem0|filt0|Add64~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add64~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add64~16 (
// Equation(s):
// \mem0|filt0|Add64~16_combout  = ((\mem0|filt0|del[10][14]~q  $ (\mem0|filt0|Add63~16_combout  $ (!\mem0|filt0|Add64~15 )))) # (GND)
// \mem0|filt0|Add64~17  = CARRY((\mem0|filt0|del[10][14]~q  & ((\mem0|filt0|Add63~16_combout ) # (!\mem0|filt0|Add64~15 ))) # (!\mem0|filt0|del[10][14]~q  & (\mem0|filt0|Add63~16_combout  & !\mem0|filt0|Add64~15 )))

	.dataa(\mem0|filt0|del[10][14]~q ),
	.datab(\mem0|filt0|Add63~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~15 ),
	.combout(\mem0|filt0|Add64~16_combout ),
	.cout(\mem0|filt0|Add64~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add64~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N0
fiftyfivenm_lcell_comb \mem0|filt0|Add64~18 (
// Equation(s):
// \mem0|filt0|Add64~18_combout  = (\mem0|filt0|Add63~18_combout  & ((\mem0|filt0|del[10][15]~q  & (\mem0|filt0|Add64~17  & VCC)) # (!\mem0|filt0|del[10][15]~q  & (!\mem0|filt0|Add64~17 )))) # (!\mem0|filt0|Add63~18_combout  & ((\mem0|filt0|del[10][15]~q  & 
// (!\mem0|filt0|Add64~17 )) # (!\mem0|filt0|del[10][15]~q  & ((\mem0|filt0|Add64~17 ) # (GND)))))
// \mem0|filt0|Add64~19  = CARRY((\mem0|filt0|Add63~18_combout  & (!\mem0|filt0|del[10][15]~q  & !\mem0|filt0|Add64~17 )) # (!\mem0|filt0|Add63~18_combout  & ((!\mem0|filt0|Add64~17 ) # (!\mem0|filt0|del[10][15]~q ))))

	.dataa(\mem0|filt0|Add63~18_combout ),
	.datab(\mem0|filt0|del[10][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~17 ),
	.combout(\mem0|filt0|Add64~18_combout ),
	.cout(\mem0|filt0|Add64~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add64~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add64~20 (
// Equation(s):
// \mem0|filt0|Add64~20_combout  = ((\mem0|filt0|Add63~20_combout  $ (\mem0|filt0|del[10][16]~q  $ (!\mem0|filt0|Add64~19 )))) # (GND)
// \mem0|filt0|Add64~21  = CARRY((\mem0|filt0|Add63~20_combout  & ((\mem0|filt0|del[10][16]~q ) # (!\mem0|filt0|Add64~19 ))) # (!\mem0|filt0|Add63~20_combout  & (\mem0|filt0|del[10][16]~q  & !\mem0|filt0|Add64~19 )))

	.dataa(\mem0|filt0|Add63~20_combout ),
	.datab(\mem0|filt0|del[10][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~19 ),
	.combout(\mem0|filt0|Add64~20_combout ),
	.cout(\mem0|filt0|Add64~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add64~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add64~22 (
// Equation(s):
// \mem0|filt0|Add64~22_combout  = (\mem0|filt0|Add63~22_combout  & ((\mem0|filt0|del[10][17]~q  & (\mem0|filt0|Add64~21  & VCC)) # (!\mem0|filt0|del[10][17]~q  & (!\mem0|filt0|Add64~21 )))) # (!\mem0|filt0|Add63~22_combout  & ((\mem0|filt0|del[10][17]~q  & 
// (!\mem0|filt0|Add64~21 )) # (!\mem0|filt0|del[10][17]~q  & ((\mem0|filt0|Add64~21 ) # (GND)))))
// \mem0|filt0|Add64~23  = CARRY((\mem0|filt0|Add63~22_combout  & (!\mem0|filt0|del[10][17]~q  & !\mem0|filt0|Add64~21 )) # (!\mem0|filt0|Add63~22_combout  & ((!\mem0|filt0|Add64~21 ) # (!\mem0|filt0|del[10][17]~q ))))

	.dataa(\mem0|filt0|Add63~22_combout ),
	.datab(\mem0|filt0|del[10][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~21 ),
	.combout(\mem0|filt0|Add64~22_combout ),
	.cout(\mem0|filt0|Add64~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add64~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add64~24 (
// Equation(s):
// \mem0|filt0|Add64~24_combout  = ((\mem0|filt0|del[10][18]~q  $ (\mem0|filt0|Add63~24_combout  $ (!\mem0|filt0|Add64~23 )))) # (GND)
// \mem0|filt0|Add64~25  = CARRY((\mem0|filt0|del[10][18]~q  & ((\mem0|filt0|Add63~24_combout ) # (!\mem0|filt0|Add64~23 ))) # (!\mem0|filt0|del[10][18]~q  & (\mem0|filt0|Add63~24_combout  & !\mem0|filt0|Add64~23 )))

	.dataa(\mem0|filt0|del[10][18]~q ),
	.datab(\mem0|filt0|Add63~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~23 ),
	.combout(\mem0|filt0|Add64~24_combout ),
	.cout(\mem0|filt0|Add64~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add64~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add64~26 (
// Equation(s):
// \mem0|filt0|Add64~26_combout  = (\mem0|filt0|del[10][19]~q  & ((\mem0|filt0|Add63~26_combout  & (\mem0|filt0|Add64~25  & VCC)) # (!\mem0|filt0|Add63~26_combout  & (!\mem0|filt0|Add64~25 )))) # (!\mem0|filt0|del[10][19]~q  & ((\mem0|filt0|Add63~26_combout  
// & (!\mem0|filt0|Add64~25 )) # (!\mem0|filt0|Add63~26_combout  & ((\mem0|filt0|Add64~25 ) # (GND)))))
// \mem0|filt0|Add64~27  = CARRY((\mem0|filt0|del[10][19]~q  & (!\mem0|filt0|Add63~26_combout  & !\mem0|filt0|Add64~25 )) # (!\mem0|filt0|del[10][19]~q  & ((!\mem0|filt0|Add64~25 ) # (!\mem0|filt0|Add63~26_combout ))))

	.dataa(\mem0|filt0|del[10][19]~q ),
	.datab(\mem0|filt0|Add63~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~25 ),
	.combout(\mem0|filt0|Add64~26_combout ),
	.cout(\mem0|filt0|Add64~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add64~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add64~28 (
// Equation(s):
// \mem0|filt0|Add64~28_combout  = ((\mem0|filt0|Add63~28_combout  $ (\mem0|filt0|del[10][20]~q  $ (!\mem0|filt0|Add64~27 )))) # (GND)
// \mem0|filt0|Add64~29  = CARRY((\mem0|filt0|Add63~28_combout  & ((\mem0|filt0|del[10][20]~q ) # (!\mem0|filt0|Add64~27 ))) # (!\mem0|filt0|Add63~28_combout  & (\mem0|filt0|del[10][20]~q  & !\mem0|filt0|Add64~27 )))

	.dataa(\mem0|filt0|Add63~28_combout ),
	.datab(\mem0|filt0|del[10][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~27 ),
	.combout(\mem0|filt0|Add64~28_combout ),
	.cout(\mem0|filt0|Add64~29 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~28 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add64~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add64~30 (
// Equation(s):
// \mem0|filt0|Add64~30_combout  = (\mem0|filt0|del[10][21]~q  & ((\mem0|filt0|Add63~30_combout  & (\mem0|filt0|Add64~29  & VCC)) # (!\mem0|filt0|Add63~30_combout  & (!\mem0|filt0|Add64~29 )))) # (!\mem0|filt0|del[10][21]~q  & ((\mem0|filt0|Add63~30_combout  
// & (!\mem0|filt0|Add64~29 )) # (!\mem0|filt0|Add63~30_combout  & ((\mem0|filt0|Add64~29 ) # (GND)))))
// \mem0|filt0|Add64~31  = CARRY((\mem0|filt0|del[10][21]~q  & (!\mem0|filt0|Add63~30_combout  & !\mem0|filt0|Add64~29 )) # (!\mem0|filt0|del[10][21]~q  & ((!\mem0|filt0|Add64~29 ) # (!\mem0|filt0|Add63~30_combout ))))

	.dataa(\mem0|filt0|del[10][21]~q ),
	.datab(\mem0|filt0|Add63~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~29 ),
	.combout(\mem0|filt0|Add64~30_combout ),
	.cout(\mem0|filt0|Add64~31 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~30 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add64~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add65~0 (
// Equation(s):
// \mem0|filt0|Add65~0_combout  = (\mem0|filt0|del[11][5]~q  & (\mem0|filt0|Add64~0_combout  $ (VCC))) # (!\mem0|filt0|del[11][5]~q  & (\mem0|filt0|Add64~0_combout  & VCC))
// \mem0|filt0|Add65~1  = CARRY((\mem0|filt0|del[11][5]~q  & \mem0|filt0|Add64~0_combout ))

	.dataa(\mem0|filt0|del[11][5]~q ),
	.datab(\mem0|filt0|Add64~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add65~0_combout ),
	.cout(\mem0|filt0|Add65~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add65~2 (
// Equation(s):
// \mem0|filt0|Add65~2_combout  = (\mem0|filt0|del[11][6]~q  & ((\mem0|filt0|Add64~2_combout  & (\mem0|filt0|Add65~1  & VCC)) # (!\mem0|filt0|Add64~2_combout  & (!\mem0|filt0|Add65~1 )))) # (!\mem0|filt0|del[11][6]~q  & ((\mem0|filt0|Add64~2_combout  & 
// (!\mem0|filt0|Add65~1 )) # (!\mem0|filt0|Add64~2_combout  & ((\mem0|filt0|Add65~1 ) # (GND)))))
// \mem0|filt0|Add65~3  = CARRY((\mem0|filt0|del[11][6]~q  & (!\mem0|filt0|Add64~2_combout  & !\mem0|filt0|Add65~1 )) # (!\mem0|filt0|del[11][6]~q  & ((!\mem0|filt0|Add65~1 ) # (!\mem0|filt0|Add64~2_combout ))))

	.dataa(\mem0|filt0|del[11][6]~q ),
	.datab(\mem0|filt0|Add64~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~1 ),
	.combout(\mem0|filt0|Add65~2_combout ),
	.cout(\mem0|filt0|Add65~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add65~4 (
// Equation(s):
// \mem0|filt0|Add65~4_combout  = ((\mem0|filt0|Add64~4_combout  $ (\mem0|filt0|del[11][7]~q  $ (!\mem0|filt0|Add65~3 )))) # (GND)
// \mem0|filt0|Add65~5  = CARRY((\mem0|filt0|Add64~4_combout  & ((\mem0|filt0|del[11][7]~q ) # (!\mem0|filt0|Add65~3 ))) # (!\mem0|filt0|Add64~4_combout  & (\mem0|filt0|del[11][7]~q  & !\mem0|filt0|Add65~3 )))

	.dataa(\mem0|filt0|Add64~4_combout ),
	.datab(\mem0|filt0|del[11][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~3 ),
	.combout(\mem0|filt0|Add65~4_combout ),
	.cout(\mem0|filt0|Add65~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add65~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add65~6 (
// Equation(s):
// \mem0|filt0|Add65~6_combout  = (\mem0|filt0|del[11][8]~q  & ((\mem0|filt0|Add64~6_combout  & (\mem0|filt0|Add65~5  & VCC)) # (!\mem0|filt0|Add64~6_combout  & (!\mem0|filt0|Add65~5 )))) # (!\mem0|filt0|del[11][8]~q  & ((\mem0|filt0|Add64~6_combout  & 
// (!\mem0|filt0|Add65~5 )) # (!\mem0|filt0|Add64~6_combout  & ((\mem0|filt0|Add65~5 ) # (GND)))))
// \mem0|filt0|Add65~7  = CARRY((\mem0|filt0|del[11][8]~q  & (!\mem0|filt0|Add64~6_combout  & !\mem0|filt0|Add65~5 )) # (!\mem0|filt0|del[11][8]~q  & ((!\mem0|filt0|Add65~5 ) # (!\mem0|filt0|Add64~6_combout ))))

	.dataa(\mem0|filt0|del[11][8]~q ),
	.datab(\mem0|filt0|Add64~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~5 ),
	.combout(\mem0|filt0|Add65~6_combout ),
	.cout(\mem0|filt0|Add65~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add65~8 (
// Equation(s):
// \mem0|filt0|Add65~8_combout  = ((\mem0|filt0|del[11][9]~q  $ (\mem0|filt0|Add64~8_combout  $ (!\mem0|filt0|Add65~7 )))) # (GND)
// \mem0|filt0|Add65~9  = CARRY((\mem0|filt0|del[11][9]~q  & ((\mem0|filt0|Add64~8_combout ) # (!\mem0|filt0|Add65~7 ))) # (!\mem0|filt0|del[11][9]~q  & (\mem0|filt0|Add64~8_combout  & !\mem0|filt0|Add65~7 )))

	.dataa(\mem0|filt0|del[11][9]~q ),
	.datab(\mem0|filt0|Add64~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~7 ),
	.combout(\mem0|filt0|Add65~8_combout ),
	.cout(\mem0|filt0|Add65~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add65~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add65~10 (
// Equation(s):
// \mem0|filt0|Add65~10_combout  = (\mem0|filt0|Add64~10_combout  & ((\mem0|filt0|del[11][10]~q  & (\mem0|filt0|Add65~9  & VCC)) # (!\mem0|filt0|del[11][10]~q  & (!\mem0|filt0|Add65~9 )))) # (!\mem0|filt0|Add64~10_combout  & ((\mem0|filt0|del[11][10]~q  & 
// (!\mem0|filt0|Add65~9 )) # (!\mem0|filt0|del[11][10]~q  & ((\mem0|filt0|Add65~9 ) # (GND)))))
// \mem0|filt0|Add65~11  = CARRY((\mem0|filt0|Add64~10_combout  & (!\mem0|filt0|del[11][10]~q  & !\mem0|filt0|Add65~9 )) # (!\mem0|filt0|Add64~10_combout  & ((!\mem0|filt0|Add65~9 ) # (!\mem0|filt0|del[11][10]~q ))))

	.dataa(\mem0|filt0|Add64~10_combout ),
	.datab(\mem0|filt0|del[11][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~9 ),
	.combout(\mem0|filt0|Add65~10_combout ),
	.cout(\mem0|filt0|Add65~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add65~12 (
// Equation(s):
// \mem0|filt0|Add65~12_combout  = ((\mem0|filt0|del[11][11]~q  $ (\mem0|filt0|Add64~12_combout  $ (!\mem0|filt0|Add65~11 )))) # (GND)
// \mem0|filt0|Add65~13  = CARRY((\mem0|filt0|del[11][11]~q  & ((\mem0|filt0|Add64~12_combout ) # (!\mem0|filt0|Add65~11 ))) # (!\mem0|filt0|del[11][11]~q  & (\mem0|filt0|Add64~12_combout  & !\mem0|filt0|Add65~11 )))

	.dataa(\mem0|filt0|del[11][11]~q ),
	.datab(\mem0|filt0|Add64~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~11 ),
	.combout(\mem0|filt0|Add65~12_combout ),
	.cout(\mem0|filt0|Add65~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add65~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add65~14 (
// Equation(s):
// \mem0|filt0|Add65~14_combout  = (\mem0|filt0|del[11][12]~q  & ((\mem0|filt0|Add64~14_combout  & (\mem0|filt0|Add65~13  & VCC)) # (!\mem0|filt0|Add64~14_combout  & (!\mem0|filt0|Add65~13 )))) # (!\mem0|filt0|del[11][12]~q  & ((\mem0|filt0|Add64~14_combout  
// & (!\mem0|filt0|Add65~13 )) # (!\mem0|filt0|Add64~14_combout  & ((\mem0|filt0|Add65~13 ) # (GND)))))
// \mem0|filt0|Add65~15  = CARRY((\mem0|filt0|del[11][12]~q  & (!\mem0|filt0|Add64~14_combout  & !\mem0|filt0|Add65~13 )) # (!\mem0|filt0|del[11][12]~q  & ((!\mem0|filt0|Add65~13 ) # (!\mem0|filt0|Add64~14_combout ))))

	.dataa(\mem0|filt0|del[11][12]~q ),
	.datab(\mem0|filt0|Add64~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~13 ),
	.combout(\mem0|filt0|Add65~14_combout ),
	.cout(\mem0|filt0|Add65~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add65~16 (
// Equation(s):
// \mem0|filt0|Add65~16_combout  = ((\mem0|filt0|Add64~16_combout  $ (\mem0|filt0|del[11][13]~q  $ (!\mem0|filt0|Add65~15 )))) # (GND)
// \mem0|filt0|Add65~17  = CARRY((\mem0|filt0|Add64~16_combout  & ((\mem0|filt0|del[11][13]~q ) # (!\mem0|filt0|Add65~15 ))) # (!\mem0|filt0|Add64~16_combout  & (\mem0|filt0|del[11][13]~q  & !\mem0|filt0|Add65~15 )))

	.dataa(\mem0|filt0|Add64~16_combout ),
	.datab(\mem0|filt0|del[11][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~15 ),
	.combout(\mem0|filt0|Add65~16_combout ),
	.cout(\mem0|filt0|Add65~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add65~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add65~18 (
// Equation(s):
// \mem0|filt0|Add65~18_combout  = (\mem0|filt0|Add64~18_combout  & ((\mem0|filt0|del[11][14]~q  & (\mem0|filt0|Add65~17  & VCC)) # (!\mem0|filt0|del[11][14]~q  & (!\mem0|filt0|Add65~17 )))) # (!\mem0|filt0|Add64~18_combout  & ((\mem0|filt0|del[11][14]~q  & 
// (!\mem0|filt0|Add65~17 )) # (!\mem0|filt0|del[11][14]~q  & ((\mem0|filt0|Add65~17 ) # (GND)))))
// \mem0|filt0|Add65~19  = CARRY((\mem0|filt0|Add64~18_combout  & (!\mem0|filt0|del[11][14]~q  & !\mem0|filt0|Add65~17 )) # (!\mem0|filt0|Add64~18_combout  & ((!\mem0|filt0|Add65~17 ) # (!\mem0|filt0|del[11][14]~q ))))

	.dataa(\mem0|filt0|Add64~18_combout ),
	.datab(\mem0|filt0|del[11][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~17 ),
	.combout(\mem0|filt0|Add65~18_combout ),
	.cout(\mem0|filt0|Add65~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N0
fiftyfivenm_lcell_comb \mem0|filt0|Add65~20 (
// Equation(s):
// \mem0|filt0|Add65~20_combout  = ((\mem0|filt0|del[11][15]~q  $ (\mem0|filt0|Add64~20_combout  $ (!\mem0|filt0|Add65~19 )))) # (GND)
// \mem0|filt0|Add65~21  = CARRY((\mem0|filt0|del[11][15]~q  & ((\mem0|filt0|Add64~20_combout ) # (!\mem0|filt0|Add65~19 ))) # (!\mem0|filt0|del[11][15]~q  & (\mem0|filt0|Add64~20_combout  & !\mem0|filt0|Add65~19 )))

	.dataa(\mem0|filt0|del[11][15]~q ),
	.datab(\mem0|filt0|Add64~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~19 ),
	.combout(\mem0|filt0|Add65~20_combout ),
	.cout(\mem0|filt0|Add65~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add65~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add65~22 (
// Equation(s):
// \mem0|filt0|Add65~22_combout  = (\mem0|filt0|Add64~22_combout  & ((\mem0|filt0|del[11][16]~q  & (\mem0|filt0|Add65~21  & VCC)) # (!\mem0|filt0|del[11][16]~q  & (!\mem0|filt0|Add65~21 )))) # (!\mem0|filt0|Add64~22_combout  & ((\mem0|filt0|del[11][16]~q  & 
// (!\mem0|filt0|Add65~21 )) # (!\mem0|filt0|del[11][16]~q  & ((\mem0|filt0|Add65~21 ) # (GND)))))
// \mem0|filt0|Add65~23  = CARRY((\mem0|filt0|Add64~22_combout  & (!\mem0|filt0|del[11][16]~q  & !\mem0|filt0|Add65~21 )) # (!\mem0|filt0|Add64~22_combout  & ((!\mem0|filt0|Add65~21 ) # (!\mem0|filt0|del[11][16]~q ))))

	.dataa(\mem0|filt0|Add64~22_combout ),
	.datab(\mem0|filt0|del[11][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~21 ),
	.combout(\mem0|filt0|Add65~22_combout ),
	.cout(\mem0|filt0|Add65~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add65~24 (
// Equation(s):
// \mem0|filt0|Add65~24_combout  = ((\mem0|filt0|Add64~24_combout  $ (\mem0|filt0|del[11][17]~q  $ (!\mem0|filt0|Add65~23 )))) # (GND)
// \mem0|filt0|Add65~25  = CARRY((\mem0|filt0|Add64~24_combout  & ((\mem0|filt0|del[11][17]~q ) # (!\mem0|filt0|Add65~23 ))) # (!\mem0|filt0|Add64~24_combout  & (\mem0|filt0|del[11][17]~q  & !\mem0|filt0|Add65~23 )))

	.dataa(\mem0|filt0|Add64~24_combout ),
	.datab(\mem0|filt0|del[11][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~23 ),
	.combout(\mem0|filt0|Add65~24_combout ),
	.cout(\mem0|filt0|Add65~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add65~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add65~26 (
// Equation(s):
// \mem0|filt0|Add65~26_combout  = (\mem0|filt0|del[11][18]~q  & ((\mem0|filt0|Add64~26_combout  & (\mem0|filt0|Add65~25  & VCC)) # (!\mem0|filt0|Add64~26_combout  & (!\mem0|filt0|Add65~25 )))) # (!\mem0|filt0|del[11][18]~q  & ((\mem0|filt0|Add64~26_combout  
// & (!\mem0|filt0|Add65~25 )) # (!\mem0|filt0|Add64~26_combout  & ((\mem0|filt0|Add65~25 ) # (GND)))))
// \mem0|filt0|Add65~27  = CARRY((\mem0|filt0|del[11][18]~q  & (!\mem0|filt0|Add64~26_combout  & !\mem0|filt0|Add65~25 )) # (!\mem0|filt0|del[11][18]~q  & ((!\mem0|filt0|Add65~25 ) # (!\mem0|filt0|Add64~26_combout ))))

	.dataa(\mem0|filt0|del[11][18]~q ),
	.datab(\mem0|filt0|Add64~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~25 ),
	.combout(\mem0|filt0|Add65~26_combout ),
	.cout(\mem0|filt0|Add65~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add65~28 (
// Equation(s):
// \mem0|filt0|Add65~28_combout  = ((\mem0|filt0|del[11][19]~q  $ (\mem0|filt0|Add64~28_combout  $ (!\mem0|filt0|Add65~27 )))) # (GND)
// \mem0|filt0|Add65~29  = CARRY((\mem0|filt0|del[11][19]~q  & ((\mem0|filt0|Add64~28_combout ) # (!\mem0|filt0|Add65~27 ))) # (!\mem0|filt0|del[11][19]~q  & (\mem0|filt0|Add64~28_combout  & !\mem0|filt0|Add65~27 )))

	.dataa(\mem0|filt0|del[11][19]~q ),
	.datab(\mem0|filt0|Add64~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~27 ),
	.combout(\mem0|filt0|Add65~28_combout ),
	.cout(\mem0|filt0|Add65~29 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~28 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add65~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add65~30 (
// Equation(s):
// \mem0|filt0|Add65~30_combout  = (\mem0|filt0|del[11][20]~q  & ((\mem0|filt0|Add64~30_combout  & (\mem0|filt0|Add65~29  & VCC)) # (!\mem0|filt0|Add64~30_combout  & (!\mem0|filt0|Add65~29 )))) # (!\mem0|filt0|del[11][20]~q  & ((\mem0|filt0|Add64~30_combout  
// & (!\mem0|filt0|Add65~29 )) # (!\mem0|filt0|Add64~30_combout  & ((\mem0|filt0|Add65~29 ) # (GND)))))
// \mem0|filt0|Add65~31  = CARRY((\mem0|filt0|del[11][20]~q  & (!\mem0|filt0|Add64~30_combout  & !\mem0|filt0|Add65~29 )) # (!\mem0|filt0|del[11][20]~q  & ((!\mem0|filt0|Add65~29 ) # (!\mem0|filt0|Add64~30_combout ))))

	.dataa(\mem0|filt0|del[11][20]~q ),
	.datab(\mem0|filt0|Add64~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~29 ),
	.combout(\mem0|filt0|Add65~30_combout ),
	.cout(\mem0|filt0|Add65~31 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~30 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add65~32 (
// Equation(s):
// \mem0|filt0|Add65~32_combout  = ((\mem0|filt0|del[11][21]~q  $ (\mem0|filt0|Add64~32_combout  $ (!\mem0|filt0|Add65~31 )))) # (GND)
// \mem0|filt0|Add65~33  = CARRY((\mem0|filt0|del[11][21]~q  & ((\mem0|filt0|Add64~32_combout ) # (!\mem0|filt0|Add65~31 ))) # (!\mem0|filt0|del[11][21]~q  & (\mem0|filt0|Add64~32_combout  & !\mem0|filt0|Add65~31 )))

	.dataa(\mem0|filt0|del[11][21]~q ),
	.datab(\mem0|filt0|Add64~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~31 ),
	.combout(\mem0|filt0|Add65~32_combout ),
	.cout(\mem0|filt0|Add65~33 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~32 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add65~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~166 (
// Equation(s):
// \mem0|filt0|del~166_combout  = (\mem0|filt0|del[11][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[11][20]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~166_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~166 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N29
dffeas \mem0|filt0|del[12][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add66~30 (
// Equation(s):
// \mem0|filt0|Add66~30_combout  = (\mem0|filt0|del[12][19]~q  & ((\mem0|filt0|Add65~30_combout  & (\mem0|filt0|Add66~29  & VCC)) # (!\mem0|filt0|Add65~30_combout  & (!\mem0|filt0|Add66~29 )))) # (!\mem0|filt0|del[12][19]~q  & ((\mem0|filt0|Add65~30_combout  
// & (!\mem0|filt0|Add66~29 )) # (!\mem0|filt0|Add65~30_combout  & ((\mem0|filt0|Add66~29 ) # (GND)))))
// \mem0|filt0|Add66~31  = CARRY((\mem0|filt0|del[12][19]~q  & (!\mem0|filt0|Add65~30_combout  & !\mem0|filt0|Add66~29 )) # (!\mem0|filt0|del[12][19]~q  & ((!\mem0|filt0|Add66~29 ) # (!\mem0|filt0|Add65~30_combout ))))

	.dataa(\mem0|filt0|del[12][19]~q ),
	.datab(\mem0|filt0|Add65~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~29 ),
	.combout(\mem0|filt0|Add66~30_combout ),
	.cout(\mem0|filt0|Add66~31 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~30 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add66~32 (
// Equation(s):
// \mem0|filt0|Add66~32_combout  = ((\mem0|filt0|Add65~32_combout  $ (\mem0|filt0|del[12][20]~q  $ (!\mem0|filt0|Add66~31 )))) # (GND)
// \mem0|filt0|Add66~33  = CARRY((\mem0|filt0|Add65~32_combout  & ((\mem0|filt0|del[12][20]~q ) # (!\mem0|filt0|Add66~31 ))) # (!\mem0|filt0|Add65~32_combout  & (\mem0|filt0|del[12][20]~q  & !\mem0|filt0|Add66~31 )))

	.dataa(\mem0|filt0|Add65~32_combout ),
	.datab(\mem0|filt0|del[12][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~31 ),
	.combout(\mem0|filt0|Add66~32_combout ),
	.cout(\mem0|filt0|Add66~33 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~32 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add66~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~188 (
// Equation(s):
// \mem0|filt0|del~188_combout  = (\mem0|filt0|del[12][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[12][18]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~188_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~188 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N27
dffeas \mem0|filt0|del[13][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add66~26 (
// Equation(s):
// \mem0|filt0|Add66~26_combout  = (\mem0|filt0|del[12][17]~q  & ((\mem0|filt0|Add65~26_combout  & (\mem0|filt0|Add66~25  & VCC)) # (!\mem0|filt0|Add65~26_combout  & (!\mem0|filt0|Add66~25 )))) # (!\mem0|filt0|del[12][17]~q  & ((\mem0|filt0|Add65~26_combout  
// & (!\mem0|filt0|Add66~25 )) # (!\mem0|filt0|Add65~26_combout  & ((\mem0|filt0|Add66~25 ) # (GND)))))
// \mem0|filt0|Add66~27  = CARRY((\mem0|filt0|del[12][17]~q  & (!\mem0|filt0|Add65~26_combout  & !\mem0|filt0|Add66~25 )) # (!\mem0|filt0|del[12][17]~q  & ((!\mem0|filt0|Add66~25 ) # (!\mem0|filt0|Add65~26_combout ))))

	.dataa(\mem0|filt0|del[12][17]~q ),
	.datab(\mem0|filt0|Add65~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~25 ),
	.combout(\mem0|filt0|Add66~26_combout ),
	.cout(\mem0|filt0|Add66~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add66~24 (
// Equation(s):
// \mem0|filt0|Add66~24_combout  = ((\mem0|filt0|Add65~24_combout  $ (\mem0|filt0|del[12][16]~q  $ (!\mem0|filt0|Add66~23 )))) # (GND)
// \mem0|filt0|Add66~25  = CARRY((\mem0|filt0|Add65~24_combout  & ((\mem0|filt0|del[12][16]~q ) # (!\mem0|filt0|Add66~23 ))) # (!\mem0|filt0|Add65~24_combout  & (\mem0|filt0|del[12][16]~q  & !\mem0|filt0|Add66~23 )))

	.dataa(\mem0|filt0|Add65~24_combout ),
	.datab(\mem0|filt0|del[12][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~23 ),
	.combout(\mem0|filt0|Add66~24_combout ),
	.cout(\mem0|filt0|Add66~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add66~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add66~22 (
// Equation(s):
// \mem0|filt0|Add66~22_combout  = (\mem0|filt0|Add65~22_combout  & ((\mem0|filt0|del[12][15]~q  & (\mem0|filt0|Add66~21  & VCC)) # (!\mem0|filt0|del[12][15]~q  & (!\mem0|filt0|Add66~21 )))) # (!\mem0|filt0|Add65~22_combout  & ((\mem0|filt0|del[12][15]~q  & 
// (!\mem0|filt0|Add66~21 )) # (!\mem0|filt0|del[12][15]~q  & ((\mem0|filt0|Add66~21 ) # (GND)))))
// \mem0|filt0|Add66~23  = CARRY((\mem0|filt0|Add65~22_combout  & (!\mem0|filt0|del[12][15]~q  & !\mem0|filt0|Add66~21 )) # (!\mem0|filt0|Add65~22_combout  & ((!\mem0|filt0|Add66~21 ) # (!\mem0|filt0|del[12][15]~q ))))

	.dataa(\mem0|filt0|Add65~22_combout ),
	.datab(\mem0|filt0|del[12][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~21 ),
	.combout(\mem0|filt0|Add66~22_combout ),
	.cout(\mem0|filt0|Add66~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N0
fiftyfivenm_lcell_comb \mem0|filt0|Add66~20 (
// Equation(s):
// \mem0|filt0|Add66~20_combout  = ((\mem0|filt0|del[12][14]~q  $ (\mem0|filt0|Add65~20_combout  $ (!\mem0|filt0|Add66~19 )))) # (GND)
// \mem0|filt0|Add66~21  = CARRY((\mem0|filt0|del[12][14]~q  & ((\mem0|filt0|Add65~20_combout ) # (!\mem0|filt0|Add66~19 ))) # (!\mem0|filt0|del[12][14]~q  & (\mem0|filt0|Add65~20_combout  & !\mem0|filt0|Add66~19 )))

	.dataa(\mem0|filt0|del[12][14]~q ),
	.datab(\mem0|filt0|Add65~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~19 ),
	.combout(\mem0|filt0|Add66~20_combout ),
	.cout(\mem0|filt0|Add66~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add66~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add66~18 (
// Equation(s):
// \mem0|filt0|Add66~18_combout  = (\mem0|filt0|Add65~18_combout  & ((\mem0|filt0|del[12][13]~q  & (\mem0|filt0|Add66~17  & VCC)) # (!\mem0|filt0|del[12][13]~q  & (!\mem0|filt0|Add66~17 )))) # (!\mem0|filt0|Add65~18_combout  & ((\mem0|filt0|del[12][13]~q  & 
// (!\mem0|filt0|Add66~17 )) # (!\mem0|filt0|del[12][13]~q  & ((\mem0|filt0|Add66~17 ) # (GND)))))
// \mem0|filt0|Add66~19  = CARRY((\mem0|filt0|Add65~18_combout  & (!\mem0|filt0|del[12][13]~q  & !\mem0|filt0|Add66~17 )) # (!\mem0|filt0|Add65~18_combout  & ((!\mem0|filt0|Add66~17 ) # (!\mem0|filt0|del[12][13]~q ))))

	.dataa(\mem0|filt0|Add65~18_combout ),
	.datab(\mem0|filt0|del[12][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~17 ),
	.combout(\mem0|filt0|Add66~18_combout ),
	.cout(\mem0|filt0|Add66~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add66~14 (
// Equation(s):
// \mem0|filt0|Add66~14_combout  = (\mem0|filt0|del[12][11]~q  & ((\mem0|filt0|Add65~14_combout  & (\mem0|filt0|Add66~13  & VCC)) # (!\mem0|filt0|Add65~14_combout  & (!\mem0|filt0|Add66~13 )))) # (!\mem0|filt0|del[12][11]~q  & ((\mem0|filt0|Add65~14_combout  
// & (!\mem0|filt0|Add66~13 )) # (!\mem0|filt0|Add65~14_combout  & ((\mem0|filt0|Add66~13 ) # (GND)))))
// \mem0|filt0|Add66~15  = CARRY((\mem0|filt0|del[12][11]~q  & (!\mem0|filt0|Add65~14_combout  & !\mem0|filt0|Add66~13 )) # (!\mem0|filt0|del[12][11]~q  & ((!\mem0|filt0|Add66~13 ) # (!\mem0|filt0|Add65~14_combout ))))

	.dataa(\mem0|filt0|del[12][11]~q ),
	.datab(\mem0|filt0|Add65~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~13 ),
	.combout(\mem0|filt0|Add66~14_combout ),
	.cout(\mem0|filt0|Add66~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add66~10 (
// Equation(s):
// \mem0|filt0|Add66~10_combout  = (\mem0|filt0|del[12][9]~q  & ((\mem0|filt0|Add65~10_combout  & (\mem0|filt0|Add66~9  & VCC)) # (!\mem0|filt0|Add65~10_combout  & (!\mem0|filt0|Add66~9 )))) # (!\mem0|filt0|del[12][9]~q  & ((\mem0|filt0|Add65~10_combout  & 
// (!\mem0|filt0|Add66~9 )) # (!\mem0|filt0|Add65~10_combout  & ((\mem0|filt0|Add66~9 ) # (GND)))))
// \mem0|filt0|Add66~11  = CARRY((\mem0|filt0|del[12][9]~q  & (!\mem0|filt0|Add65~10_combout  & !\mem0|filt0|Add66~9 )) # (!\mem0|filt0|del[12][9]~q  & ((!\mem0|filt0|Add66~9 ) # (!\mem0|filt0|Add65~10_combout ))))

	.dataa(\mem0|filt0|del[12][9]~q ),
	.datab(\mem0|filt0|Add65~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~9 ),
	.combout(\mem0|filt0|Add66~10_combout ),
	.cout(\mem0|filt0|Add66~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add66~8 (
// Equation(s):
// \mem0|filt0|Add66~8_combout  = ((\mem0|filt0|del[12][8]~q  $ (\mem0|filt0|Add65~8_combout  $ (!\mem0|filt0|Add66~7 )))) # (GND)
// \mem0|filt0|Add66~9  = CARRY((\mem0|filt0|del[12][8]~q  & ((\mem0|filt0|Add65~8_combout ) # (!\mem0|filt0|Add66~7 ))) # (!\mem0|filt0|del[12][8]~q  & (\mem0|filt0|Add65~8_combout  & !\mem0|filt0|Add66~7 )))

	.dataa(\mem0|filt0|del[12][8]~q ),
	.datab(\mem0|filt0|Add65~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~7 ),
	.combout(\mem0|filt0|Add66~8_combout ),
	.cout(\mem0|filt0|Add66~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add66~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add66~6 (
// Equation(s):
// \mem0|filt0|Add66~6_combout  = (\mem0|filt0|Add65~6_combout  & ((\mem0|filt0|del[12][7]~q  & (\mem0|filt0|Add66~5  & VCC)) # (!\mem0|filt0|del[12][7]~q  & (!\mem0|filt0|Add66~5 )))) # (!\mem0|filt0|Add65~6_combout  & ((\mem0|filt0|del[12][7]~q  & 
// (!\mem0|filt0|Add66~5 )) # (!\mem0|filt0|del[12][7]~q  & ((\mem0|filt0|Add66~5 ) # (GND)))))
// \mem0|filt0|Add66~7  = CARRY((\mem0|filt0|Add65~6_combout  & (!\mem0|filt0|del[12][7]~q  & !\mem0|filt0|Add66~5 )) # (!\mem0|filt0|Add65~6_combout  & ((!\mem0|filt0|Add66~5 ) # (!\mem0|filt0|del[12][7]~q ))))

	.dataa(\mem0|filt0|Add65~6_combout ),
	.datab(\mem0|filt0|del[12][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~5 ),
	.combout(\mem0|filt0|Add66~6_combout ),
	.cout(\mem0|filt0|Add66~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add66~4 (
// Equation(s):
// \mem0|filt0|Add66~4_combout  = ((\mem0|filt0|del[12][6]~q  $ (\mem0|filt0|Add65~4_combout  $ (!\mem0|filt0|Add66~3 )))) # (GND)
// \mem0|filt0|Add66~5  = CARRY((\mem0|filt0|del[12][6]~q  & ((\mem0|filt0|Add65~4_combout ) # (!\mem0|filt0|Add66~3 ))) # (!\mem0|filt0|del[12][6]~q  & (\mem0|filt0|Add65~4_combout  & !\mem0|filt0|Add66~3 )))

	.dataa(\mem0|filt0|del[12][6]~q ),
	.datab(\mem0|filt0|Add65~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~3 ),
	.combout(\mem0|filt0|Add66~4_combout ),
	.cout(\mem0|filt0|Add66~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add66~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~201 (
// Equation(s):
// \mem0|filt0|del~201_combout  = (\mem0|filt0|del[12][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~201_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~201 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N1
dffeas \mem0|filt0|del[13][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~202 (
// Equation(s):
// \mem0|filt0|del~202_combout  = (\mem0|filt0|del[12][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[12][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~202_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~202 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N9
dffeas \mem0|filt0|del[13][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add66~0 (
// Equation(s):
// \mem0|filt0|Add66~0_combout  = (\mem0|filt0|del[12][4]~q  & (\mem0|filt0|Add65~0_combout  $ (VCC))) # (!\mem0|filt0|del[12][4]~q  & (\mem0|filt0|Add65~0_combout  & VCC))
// \mem0|filt0|Add66~1  = CARRY((\mem0|filt0|del[12][4]~q  & \mem0|filt0|Add65~0_combout ))

	.dataa(\mem0|filt0|del[12][4]~q ),
	.datab(\mem0|filt0|Add65~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add66~0_combout ),
	.cout(\mem0|filt0|Add66~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add67~0 (
// Equation(s):
// \mem0|filt0|Add67~0_combout  = (\mem0|filt0|Add66~0_combout  & (\mem0|filt0|del[13][3]~q  $ (VCC))) # (!\mem0|filt0|Add66~0_combout  & (\mem0|filt0|del[13][3]~q  & VCC))
// \mem0|filt0|Add67~1  = CARRY((\mem0|filt0|Add66~0_combout  & \mem0|filt0|del[13][3]~q ))

	.dataa(\mem0|filt0|Add66~0_combout ),
	.datab(\mem0|filt0|del[13][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add67~0_combout ),
	.cout(\mem0|filt0|Add67~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add67~2 (
// Equation(s):
// \mem0|filt0|Add67~2_combout  = (\mem0|filt0|Add66~2_combout  & ((\mem0|filt0|del[13][4]~q  & (\mem0|filt0|Add67~1  & VCC)) # (!\mem0|filt0|del[13][4]~q  & (!\mem0|filt0|Add67~1 )))) # (!\mem0|filt0|Add66~2_combout  & ((\mem0|filt0|del[13][4]~q  & 
// (!\mem0|filt0|Add67~1 )) # (!\mem0|filt0|del[13][4]~q  & ((\mem0|filt0|Add67~1 ) # (GND)))))
// \mem0|filt0|Add67~3  = CARRY((\mem0|filt0|Add66~2_combout  & (!\mem0|filt0|del[13][4]~q  & !\mem0|filt0|Add67~1 )) # (!\mem0|filt0|Add66~2_combout  & ((!\mem0|filt0|Add67~1 ) # (!\mem0|filt0|del[13][4]~q ))))

	.dataa(\mem0|filt0|Add66~2_combout ),
	.datab(\mem0|filt0|del[13][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~1 ),
	.combout(\mem0|filt0|Add67~2_combout ),
	.cout(\mem0|filt0|Add67~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add67~4 (
// Equation(s):
// \mem0|filt0|Add67~4_combout  = ((\mem0|filt0|Add66~4_combout  $ (\mem0|filt0|del[13][5]~q  $ (!\mem0|filt0|Add67~3 )))) # (GND)
// \mem0|filt0|Add67~5  = CARRY((\mem0|filt0|Add66~4_combout  & ((\mem0|filt0|del[13][5]~q ) # (!\mem0|filt0|Add67~3 ))) # (!\mem0|filt0|Add66~4_combout  & (\mem0|filt0|del[13][5]~q  & !\mem0|filt0|Add67~3 )))

	.dataa(\mem0|filt0|Add66~4_combout ),
	.datab(\mem0|filt0|del[13][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~3 ),
	.combout(\mem0|filt0|Add67~4_combout ),
	.cout(\mem0|filt0|Add67~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add67~6 (
// Equation(s):
// \mem0|filt0|Add67~6_combout  = (\mem0|filt0|del[13][6]~q  & ((\mem0|filt0|Add66~6_combout  & (\mem0|filt0|Add67~5  & VCC)) # (!\mem0|filt0|Add66~6_combout  & (!\mem0|filt0|Add67~5 )))) # (!\mem0|filt0|del[13][6]~q  & ((\mem0|filt0|Add66~6_combout  & 
// (!\mem0|filt0|Add67~5 )) # (!\mem0|filt0|Add66~6_combout  & ((\mem0|filt0|Add67~5 ) # (GND)))))
// \mem0|filt0|Add67~7  = CARRY((\mem0|filt0|del[13][6]~q  & (!\mem0|filt0|Add66~6_combout  & !\mem0|filt0|Add67~5 )) # (!\mem0|filt0|del[13][6]~q  & ((!\mem0|filt0|Add67~5 ) # (!\mem0|filt0|Add66~6_combout ))))

	.dataa(\mem0|filt0|del[13][6]~q ),
	.datab(\mem0|filt0|Add66~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~5 ),
	.combout(\mem0|filt0|Add67~6_combout ),
	.cout(\mem0|filt0|Add67~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add67~8 (
// Equation(s):
// \mem0|filt0|Add67~8_combout  = ((\mem0|filt0|del[13][7]~q  $ (\mem0|filt0|Add66~8_combout  $ (!\mem0|filt0|Add67~7 )))) # (GND)
// \mem0|filt0|Add67~9  = CARRY((\mem0|filt0|del[13][7]~q  & ((\mem0|filt0|Add66~8_combout ) # (!\mem0|filt0|Add67~7 ))) # (!\mem0|filt0|del[13][7]~q  & (\mem0|filt0|Add66~8_combout  & !\mem0|filt0|Add67~7 )))

	.dataa(\mem0|filt0|del[13][7]~q ),
	.datab(\mem0|filt0|Add66~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~7 ),
	.combout(\mem0|filt0|Add67~8_combout ),
	.cout(\mem0|filt0|Add67~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add67~10 (
// Equation(s):
// \mem0|filt0|Add67~10_combout  = (\mem0|filt0|del[13][8]~q  & ((\mem0|filt0|Add66~10_combout  & (\mem0|filt0|Add67~9  & VCC)) # (!\mem0|filt0|Add66~10_combout  & (!\mem0|filt0|Add67~9 )))) # (!\mem0|filt0|del[13][8]~q  & ((\mem0|filt0|Add66~10_combout  & 
// (!\mem0|filt0|Add67~9 )) # (!\mem0|filt0|Add66~10_combout  & ((\mem0|filt0|Add67~9 ) # (GND)))))
// \mem0|filt0|Add67~11  = CARRY((\mem0|filt0|del[13][8]~q  & (!\mem0|filt0|Add66~10_combout  & !\mem0|filt0|Add67~9 )) # (!\mem0|filt0|del[13][8]~q  & ((!\mem0|filt0|Add67~9 ) # (!\mem0|filt0|Add66~10_combout ))))

	.dataa(\mem0|filt0|del[13][8]~q ),
	.datab(\mem0|filt0|Add66~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~9 ),
	.combout(\mem0|filt0|Add67~10_combout ),
	.cout(\mem0|filt0|Add67~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add67~12 (
// Equation(s):
// \mem0|filt0|Add67~12_combout  = ((\mem0|filt0|Add66~12_combout  $ (\mem0|filt0|del[13][9]~q  $ (!\mem0|filt0|Add67~11 )))) # (GND)
// \mem0|filt0|Add67~13  = CARRY((\mem0|filt0|Add66~12_combout  & ((\mem0|filt0|del[13][9]~q ) # (!\mem0|filt0|Add67~11 ))) # (!\mem0|filt0|Add66~12_combout  & (\mem0|filt0|del[13][9]~q  & !\mem0|filt0|Add67~11 )))

	.dataa(\mem0|filt0|Add66~12_combout ),
	.datab(\mem0|filt0|del[13][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~11 ),
	.combout(\mem0|filt0|Add67~12_combout ),
	.cout(\mem0|filt0|Add67~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add67~14 (
// Equation(s):
// \mem0|filt0|Add67~14_combout  = (\mem0|filt0|Add66~14_combout  & ((\mem0|filt0|del[13][10]~q  & (\mem0|filt0|Add67~13  & VCC)) # (!\mem0|filt0|del[13][10]~q  & (!\mem0|filt0|Add67~13 )))) # (!\mem0|filt0|Add66~14_combout  & ((\mem0|filt0|del[13][10]~q  & 
// (!\mem0|filt0|Add67~13 )) # (!\mem0|filt0|del[13][10]~q  & ((\mem0|filt0|Add67~13 ) # (GND)))))
// \mem0|filt0|Add67~15  = CARRY((\mem0|filt0|Add66~14_combout  & (!\mem0|filt0|del[13][10]~q  & !\mem0|filt0|Add67~13 )) # (!\mem0|filt0|Add66~14_combout  & ((!\mem0|filt0|Add67~13 ) # (!\mem0|filt0|del[13][10]~q ))))

	.dataa(\mem0|filt0|Add66~14_combout ),
	.datab(\mem0|filt0|del[13][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~13 ),
	.combout(\mem0|filt0|Add67~14_combout ),
	.cout(\mem0|filt0|Add67~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add67~16 (
// Equation(s):
// \mem0|filt0|Add67~16_combout  = ((\mem0|filt0|Add66~16_combout  $ (\mem0|filt0|del[13][11]~q  $ (!\mem0|filt0|Add67~15 )))) # (GND)
// \mem0|filt0|Add67~17  = CARRY((\mem0|filt0|Add66~16_combout  & ((\mem0|filt0|del[13][11]~q ) # (!\mem0|filt0|Add67~15 ))) # (!\mem0|filt0|Add66~16_combout  & (\mem0|filt0|del[13][11]~q  & !\mem0|filt0|Add67~15 )))

	.dataa(\mem0|filt0|Add66~16_combout ),
	.datab(\mem0|filt0|del[13][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~15 ),
	.combout(\mem0|filt0|Add67~16_combout ),
	.cout(\mem0|filt0|Add67~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add67~18 (
// Equation(s):
// \mem0|filt0|Add67~18_combout  = (\mem0|filt0|del[13][12]~q  & ((\mem0|filt0|Add66~18_combout  & (\mem0|filt0|Add67~17  & VCC)) # (!\mem0|filt0|Add66~18_combout  & (!\mem0|filt0|Add67~17 )))) # (!\mem0|filt0|del[13][12]~q  & ((\mem0|filt0|Add66~18_combout  
// & (!\mem0|filt0|Add67~17 )) # (!\mem0|filt0|Add66~18_combout  & ((\mem0|filt0|Add67~17 ) # (GND)))))
// \mem0|filt0|Add67~19  = CARRY((\mem0|filt0|del[13][12]~q  & (!\mem0|filt0|Add66~18_combout  & !\mem0|filt0|Add67~17 )) # (!\mem0|filt0|del[13][12]~q  & ((!\mem0|filt0|Add67~17 ) # (!\mem0|filt0|Add66~18_combout ))))

	.dataa(\mem0|filt0|del[13][12]~q ),
	.datab(\mem0|filt0|Add66~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~17 ),
	.combout(\mem0|filt0|Add67~18_combout ),
	.cout(\mem0|filt0|Add67~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add67~20 (
// Equation(s):
// \mem0|filt0|Add67~20_combout  = ((\mem0|filt0|Add66~20_combout  $ (\mem0|filt0|del[13][13]~q  $ (!\mem0|filt0|Add67~19 )))) # (GND)
// \mem0|filt0|Add67~21  = CARRY((\mem0|filt0|Add66~20_combout  & ((\mem0|filt0|del[13][13]~q ) # (!\mem0|filt0|Add67~19 ))) # (!\mem0|filt0|Add66~20_combout  & (\mem0|filt0|del[13][13]~q  & !\mem0|filt0|Add67~19 )))

	.dataa(\mem0|filt0|Add66~20_combout ),
	.datab(\mem0|filt0|del[13][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~19 ),
	.combout(\mem0|filt0|Add67~20_combout ),
	.cout(\mem0|filt0|Add67~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N0
fiftyfivenm_lcell_comb \mem0|filt0|Add67~22 (
// Equation(s):
// \mem0|filt0|Add67~22_combout  = (\mem0|filt0|Add66~22_combout  & ((\mem0|filt0|del[13][14]~q  & (\mem0|filt0|Add67~21  & VCC)) # (!\mem0|filt0|del[13][14]~q  & (!\mem0|filt0|Add67~21 )))) # (!\mem0|filt0|Add66~22_combout  & ((\mem0|filt0|del[13][14]~q  & 
// (!\mem0|filt0|Add67~21 )) # (!\mem0|filt0|del[13][14]~q  & ((\mem0|filt0|Add67~21 ) # (GND)))))
// \mem0|filt0|Add67~23  = CARRY((\mem0|filt0|Add66~22_combout  & (!\mem0|filt0|del[13][14]~q  & !\mem0|filt0|Add67~21 )) # (!\mem0|filt0|Add66~22_combout  & ((!\mem0|filt0|Add67~21 ) # (!\mem0|filt0|del[13][14]~q ))))

	.dataa(\mem0|filt0|Add66~22_combout ),
	.datab(\mem0|filt0|del[13][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~21 ),
	.combout(\mem0|filt0|Add67~22_combout ),
	.cout(\mem0|filt0|Add67~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add67~24 (
// Equation(s):
// \mem0|filt0|Add67~24_combout  = ((\mem0|filt0|del[13][15]~q  $ (\mem0|filt0|Add66~24_combout  $ (!\mem0|filt0|Add67~23 )))) # (GND)
// \mem0|filt0|Add67~25  = CARRY((\mem0|filt0|del[13][15]~q  & ((\mem0|filt0|Add66~24_combout ) # (!\mem0|filt0|Add67~23 ))) # (!\mem0|filt0|del[13][15]~q  & (\mem0|filt0|Add66~24_combout  & !\mem0|filt0|Add67~23 )))

	.dataa(\mem0|filt0|del[13][15]~q ),
	.datab(\mem0|filt0|Add66~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~23 ),
	.combout(\mem0|filt0|Add67~24_combout ),
	.cout(\mem0|filt0|Add67~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add67~26 (
// Equation(s):
// \mem0|filt0|Add67~26_combout  = (\mem0|filt0|del[13][16]~q  & ((\mem0|filt0|Add66~26_combout  & (\mem0|filt0|Add67~25  & VCC)) # (!\mem0|filt0|Add66~26_combout  & (!\mem0|filt0|Add67~25 )))) # (!\mem0|filt0|del[13][16]~q  & ((\mem0|filt0|Add66~26_combout  
// & (!\mem0|filt0|Add67~25 )) # (!\mem0|filt0|Add66~26_combout  & ((\mem0|filt0|Add67~25 ) # (GND)))))
// \mem0|filt0|Add67~27  = CARRY((\mem0|filt0|del[13][16]~q  & (!\mem0|filt0|Add66~26_combout  & !\mem0|filt0|Add67~25 )) # (!\mem0|filt0|del[13][16]~q  & ((!\mem0|filt0|Add67~25 ) # (!\mem0|filt0|Add66~26_combout ))))

	.dataa(\mem0|filt0|del[13][16]~q ),
	.datab(\mem0|filt0|Add66~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~25 ),
	.combout(\mem0|filt0|Add67~26_combout ),
	.cout(\mem0|filt0|Add67~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add67~28 (
// Equation(s):
// \mem0|filt0|Add67~28_combout  = ((\mem0|filt0|Add66~28_combout  $ (\mem0|filt0|del[13][17]~q  $ (!\mem0|filt0|Add67~27 )))) # (GND)
// \mem0|filt0|Add67~29  = CARRY((\mem0|filt0|Add66~28_combout  & ((\mem0|filt0|del[13][17]~q ) # (!\mem0|filt0|Add67~27 ))) # (!\mem0|filt0|Add66~28_combout  & (\mem0|filt0|del[13][17]~q  & !\mem0|filt0|Add67~27 )))

	.dataa(\mem0|filt0|Add66~28_combout ),
	.datab(\mem0|filt0|del[13][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~27 ),
	.combout(\mem0|filt0|Add67~28_combout ),
	.cout(\mem0|filt0|Add67~29 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~28 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add67~30 (
// Equation(s):
// \mem0|filt0|Add67~30_combout  = (\mem0|filt0|Add66~30_combout  & ((\mem0|filt0|del[13][18]~q  & (\mem0|filt0|Add67~29  & VCC)) # (!\mem0|filt0|del[13][18]~q  & (!\mem0|filt0|Add67~29 )))) # (!\mem0|filt0|Add66~30_combout  & ((\mem0|filt0|del[13][18]~q  & 
// (!\mem0|filt0|Add67~29 )) # (!\mem0|filt0|del[13][18]~q  & ((\mem0|filt0|Add67~29 ) # (GND)))))
// \mem0|filt0|Add67~31  = CARRY((\mem0|filt0|Add66~30_combout  & (!\mem0|filt0|del[13][18]~q  & !\mem0|filt0|Add67~29 )) # (!\mem0|filt0|Add66~30_combout  & ((!\mem0|filt0|Add67~29 ) # (!\mem0|filt0|del[13][18]~q ))))

	.dataa(\mem0|filt0|Add66~30_combout ),
	.datab(\mem0|filt0|del[13][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~29 ),
	.combout(\mem0|filt0|Add67~30_combout ),
	.cout(\mem0|filt0|Add67~31 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~30 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add67~32 (
// Equation(s):
// \mem0|filt0|Add67~32_combout  = ((\mem0|filt0|Add66~32_combout  $ (\mem0|filt0|del[13][19]~q  $ (!\mem0|filt0|Add67~31 )))) # (GND)
// \mem0|filt0|Add67~33  = CARRY((\mem0|filt0|Add66~32_combout  & ((\mem0|filt0|del[13][19]~q ) # (!\mem0|filt0|Add67~31 ))) # (!\mem0|filt0|Add66~32_combout  & (\mem0|filt0|del[13][19]~q  & !\mem0|filt0|Add67~31 )))

	.dataa(\mem0|filt0|Add66~32_combout ),
	.datab(\mem0|filt0|del[13][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~31 ),
	.combout(\mem0|filt0|Add67~32_combout ),
	.cout(\mem0|filt0|Add67~33 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~32 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~209 (
// Equation(s):
// \mem0|filt0|del~209_combout  = (\mem0|filt0|del[13][18]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[13][18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~209_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~209 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N3
dffeas \mem0|filt0|del[14][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~211 (
// Equation(s):
// \mem0|filt0|del~211_combout  = (\mem0|filt0|del[13][16]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[13][16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~211_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~211 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N1
dffeas \mem0|filt0|del[14][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~215 (
// Equation(s):
// \mem0|filt0|del~215_combout  = (\mem0|filt0|del[13][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[13][12]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~215_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~215 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N9
dffeas \mem0|filt0|del[14][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~221 (
// Equation(s):
// \mem0|filt0|del~221_combout  = (\mem0|filt0|del[13][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[13][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~221_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~221 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N13
dffeas \mem0|filt0|del[14][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~221_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~222 (
// Equation(s):
// \mem0|filt0|del~222_combout  = (\mem0|filt0|del[13][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~222_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~222 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N23
dffeas \mem0|filt0|del[14][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~222_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~223 (
// Equation(s):
// \mem0|filt0|del~223_combout  = (\mem0|filt0|del[13][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~223_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~223 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N11
dffeas \mem0|filt0|del[14][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add68~0 (
// Equation(s):
// \mem0|filt0|Add68~0_combout  = (\mem0|filt0|del[14][2]~q  & (\mem0|filt0|Add67~0_combout  $ (VCC))) # (!\mem0|filt0|del[14][2]~q  & (\mem0|filt0|Add67~0_combout  & VCC))
// \mem0|filt0|Add68~1  = CARRY((\mem0|filt0|del[14][2]~q  & \mem0|filt0|Add67~0_combout ))

	.dataa(\mem0|filt0|del[14][2]~q ),
	.datab(\mem0|filt0|Add67~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|Add68~0_combout ),
	.cout(\mem0|filt0|Add68~1 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~0 .lut_mask = 16'h6688;
defparam \mem0|filt0|Add68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add68~2 (
// Equation(s):
// \mem0|filt0|Add68~2_combout  = (\mem0|filt0|Add67~2_combout  & ((\mem0|filt0|del[14][3]~q  & (\mem0|filt0|Add68~1  & VCC)) # (!\mem0|filt0|del[14][3]~q  & (!\mem0|filt0|Add68~1 )))) # (!\mem0|filt0|Add67~2_combout  & ((\mem0|filt0|del[14][3]~q  & 
// (!\mem0|filt0|Add68~1 )) # (!\mem0|filt0|del[14][3]~q  & ((\mem0|filt0|Add68~1 ) # (GND)))))
// \mem0|filt0|Add68~3  = CARRY((\mem0|filt0|Add67~2_combout  & (!\mem0|filt0|del[14][3]~q  & !\mem0|filt0|Add68~1 )) # (!\mem0|filt0|Add67~2_combout  & ((!\mem0|filt0|Add68~1 ) # (!\mem0|filt0|del[14][3]~q ))))

	.dataa(\mem0|filt0|Add67~2_combout ),
	.datab(\mem0|filt0|del[14][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~1 ),
	.combout(\mem0|filt0|Add68~2_combout ),
	.cout(\mem0|filt0|Add68~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add68~4 (
// Equation(s):
// \mem0|filt0|Add68~4_combout  = ((\mem0|filt0|del[14][4]~q  $ (\mem0|filt0|Add67~4_combout  $ (!\mem0|filt0|Add68~3 )))) # (GND)
// \mem0|filt0|Add68~5  = CARRY((\mem0|filt0|del[14][4]~q  & ((\mem0|filt0|Add67~4_combout ) # (!\mem0|filt0|Add68~3 ))) # (!\mem0|filt0|del[14][4]~q  & (\mem0|filt0|Add67~4_combout  & !\mem0|filt0|Add68~3 )))

	.dataa(\mem0|filt0|del[14][4]~q ),
	.datab(\mem0|filt0|Add67~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~3 ),
	.combout(\mem0|filt0|Add68~4_combout ),
	.cout(\mem0|filt0|Add68~5 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~4 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add68~6 (
// Equation(s):
// \mem0|filt0|Add68~6_combout  = (\mem0|filt0|Add67~6_combout  & ((\mem0|filt0|del[14][5]~q  & (\mem0|filt0|Add68~5  & VCC)) # (!\mem0|filt0|del[14][5]~q  & (!\mem0|filt0|Add68~5 )))) # (!\mem0|filt0|Add67~6_combout  & ((\mem0|filt0|del[14][5]~q  & 
// (!\mem0|filt0|Add68~5 )) # (!\mem0|filt0|del[14][5]~q  & ((\mem0|filt0|Add68~5 ) # (GND)))))
// \mem0|filt0|Add68~7  = CARRY((\mem0|filt0|Add67~6_combout  & (!\mem0|filt0|del[14][5]~q  & !\mem0|filt0|Add68~5 )) # (!\mem0|filt0|Add67~6_combout  & ((!\mem0|filt0|Add68~5 ) # (!\mem0|filt0|del[14][5]~q ))))

	.dataa(\mem0|filt0|Add67~6_combout ),
	.datab(\mem0|filt0|del[14][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~5 ),
	.combout(\mem0|filt0|Add68~6_combout ),
	.cout(\mem0|filt0|Add68~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add68~8 (
// Equation(s):
// \mem0|filt0|Add68~8_combout  = ((\mem0|filt0|Add67~8_combout  $ (\mem0|filt0|del[14][6]~q  $ (!\mem0|filt0|Add68~7 )))) # (GND)
// \mem0|filt0|Add68~9  = CARRY((\mem0|filt0|Add67~8_combout  & ((\mem0|filt0|del[14][6]~q ) # (!\mem0|filt0|Add68~7 ))) # (!\mem0|filt0|Add67~8_combout  & (\mem0|filt0|del[14][6]~q  & !\mem0|filt0|Add68~7 )))

	.dataa(\mem0|filt0|Add67~8_combout ),
	.datab(\mem0|filt0|del[14][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~7 ),
	.combout(\mem0|filt0|Add68~8_combout ),
	.cout(\mem0|filt0|Add68~9 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~8 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add68~10 (
// Equation(s):
// \mem0|filt0|Add68~10_combout  = (\mem0|filt0|del[14][7]~q  & ((\mem0|filt0|Add67~10_combout  & (\mem0|filt0|Add68~9  & VCC)) # (!\mem0|filt0|Add67~10_combout  & (!\mem0|filt0|Add68~9 )))) # (!\mem0|filt0|del[14][7]~q  & ((\mem0|filt0|Add67~10_combout  & 
// (!\mem0|filt0|Add68~9 )) # (!\mem0|filt0|Add67~10_combout  & ((\mem0|filt0|Add68~9 ) # (GND)))))
// \mem0|filt0|Add68~11  = CARRY((\mem0|filt0|del[14][7]~q  & (!\mem0|filt0|Add67~10_combout  & !\mem0|filt0|Add68~9 )) # (!\mem0|filt0|del[14][7]~q  & ((!\mem0|filt0|Add68~9 ) # (!\mem0|filt0|Add67~10_combout ))))

	.dataa(\mem0|filt0|del[14][7]~q ),
	.datab(\mem0|filt0|Add67~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~9 ),
	.combout(\mem0|filt0|Add68~10_combout ),
	.cout(\mem0|filt0|Add68~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add68~12 (
// Equation(s):
// \mem0|filt0|Add68~12_combout  = ((\mem0|filt0|Add67~12_combout  $ (\mem0|filt0|del[14][8]~q  $ (!\mem0|filt0|Add68~11 )))) # (GND)
// \mem0|filt0|Add68~13  = CARRY((\mem0|filt0|Add67~12_combout  & ((\mem0|filt0|del[14][8]~q ) # (!\mem0|filt0|Add68~11 ))) # (!\mem0|filt0|Add67~12_combout  & (\mem0|filt0|del[14][8]~q  & !\mem0|filt0|Add68~11 )))

	.dataa(\mem0|filt0|Add67~12_combout ),
	.datab(\mem0|filt0|del[14][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~11 ),
	.combout(\mem0|filt0|Add68~12_combout ),
	.cout(\mem0|filt0|Add68~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add68~14 (
// Equation(s):
// \mem0|filt0|Add68~14_combout  = (\mem0|filt0|del[14][9]~q  & ((\mem0|filt0|Add67~14_combout  & (\mem0|filt0|Add68~13  & VCC)) # (!\mem0|filt0|Add67~14_combout  & (!\mem0|filt0|Add68~13 )))) # (!\mem0|filt0|del[14][9]~q  & ((\mem0|filt0|Add67~14_combout  & 
// (!\mem0|filt0|Add68~13 )) # (!\mem0|filt0|Add67~14_combout  & ((\mem0|filt0|Add68~13 ) # (GND)))))
// \mem0|filt0|Add68~15  = CARRY((\mem0|filt0|del[14][9]~q  & (!\mem0|filt0|Add67~14_combout  & !\mem0|filt0|Add68~13 )) # (!\mem0|filt0|del[14][9]~q  & ((!\mem0|filt0|Add68~13 ) # (!\mem0|filt0|Add67~14_combout ))))

	.dataa(\mem0|filt0|del[14][9]~q ),
	.datab(\mem0|filt0|Add67~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~13 ),
	.combout(\mem0|filt0|Add68~14_combout ),
	.cout(\mem0|filt0|Add68~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add68~16 (
// Equation(s):
// \mem0|filt0|Add68~16_combout  = ((\mem0|filt0|del[14][10]~q  $ (\mem0|filt0|Add67~16_combout  $ (!\mem0|filt0|Add68~15 )))) # (GND)
// \mem0|filt0|Add68~17  = CARRY((\mem0|filt0|del[14][10]~q  & ((\mem0|filt0|Add67~16_combout ) # (!\mem0|filt0|Add68~15 ))) # (!\mem0|filt0|del[14][10]~q  & (\mem0|filt0|Add67~16_combout  & !\mem0|filt0|Add68~15 )))

	.dataa(\mem0|filt0|del[14][10]~q ),
	.datab(\mem0|filt0|Add67~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~15 ),
	.combout(\mem0|filt0|Add68~16_combout ),
	.cout(\mem0|filt0|Add68~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add68~18 (
// Equation(s):
// \mem0|filt0|Add68~18_combout  = (\mem0|filt0|Add67~18_combout  & ((\mem0|filt0|del[14][11]~q  & (\mem0|filt0|Add68~17  & VCC)) # (!\mem0|filt0|del[14][11]~q  & (!\mem0|filt0|Add68~17 )))) # (!\mem0|filt0|Add67~18_combout  & ((\mem0|filt0|del[14][11]~q  & 
// (!\mem0|filt0|Add68~17 )) # (!\mem0|filt0|del[14][11]~q  & ((\mem0|filt0|Add68~17 ) # (GND)))))
// \mem0|filt0|Add68~19  = CARRY((\mem0|filt0|Add67~18_combout  & (!\mem0|filt0|del[14][11]~q  & !\mem0|filt0|Add68~17 )) # (!\mem0|filt0|Add67~18_combout  & ((!\mem0|filt0|Add68~17 ) # (!\mem0|filt0|del[14][11]~q ))))

	.dataa(\mem0|filt0|Add67~18_combout ),
	.datab(\mem0|filt0|del[14][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~17 ),
	.combout(\mem0|filt0|Add68~18_combout ),
	.cout(\mem0|filt0|Add68~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add68~20 (
// Equation(s):
// \mem0|filt0|Add68~20_combout  = ((\mem0|filt0|del[14][12]~q  $ (\mem0|filt0|Add67~20_combout  $ (!\mem0|filt0|Add68~19 )))) # (GND)
// \mem0|filt0|Add68~21  = CARRY((\mem0|filt0|del[14][12]~q  & ((\mem0|filt0|Add67~20_combout ) # (!\mem0|filt0|Add68~19 ))) # (!\mem0|filt0|del[14][12]~q  & (\mem0|filt0|Add67~20_combout  & !\mem0|filt0|Add68~19 )))

	.dataa(\mem0|filt0|del[14][12]~q ),
	.datab(\mem0|filt0|Add67~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~19 ),
	.combout(\mem0|filt0|Add68~20_combout ),
	.cout(\mem0|filt0|Add68~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
fiftyfivenm_lcell_comb \mem0|filt0|Add68~22 (
// Equation(s):
// \mem0|filt0|Add68~22_combout  = (\mem0|filt0|del[14][13]~q  & ((\mem0|filt0|Add67~22_combout  & (\mem0|filt0|Add68~21  & VCC)) # (!\mem0|filt0|Add67~22_combout  & (!\mem0|filt0|Add68~21 )))) # (!\mem0|filt0|del[14][13]~q  & ((\mem0|filt0|Add67~22_combout  
// & (!\mem0|filt0|Add68~21 )) # (!\mem0|filt0|Add67~22_combout  & ((\mem0|filt0|Add68~21 ) # (GND)))))
// \mem0|filt0|Add68~23  = CARRY((\mem0|filt0|del[14][13]~q  & (!\mem0|filt0|Add67~22_combout  & !\mem0|filt0|Add68~21 )) # (!\mem0|filt0|del[14][13]~q  & ((!\mem0|filt0|Add68~21 ) # (!\mem0|filt0|Add67~22_combout ))))

	.dataa(\mem0|filt0|del[14][13]~q ),
	.datab(\mem0|filt0|Add67~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~21 ),
	.combout(\mem0|filt0|Add68~22_combout ),
	.cout(\mem0|filt0|Add68~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
fiftyfivenm_lcell_comb \mem0|filt0|Add68~24 (
// Equation(s):
// \mem0|filt0|Add68~24_combout  = ((\mem0|filt0|Add67~24_combout  $ (\mem0|filt0|del[14][14]~q  $ (!\mem0|filt0|Add68~23 )))) # (GND)
// \mem0|filt0|Add68~25  = CARRY((\mem0|filt0|Add67~24_combout  & ((\mem0|filt0|del[14][14]~q ) # (!\mem0|filt0|Add68~23 ))) # (!\mem0|filt0|Add67~24_combout  & (\mem0|filt0|del[14][14]~q  & !\mem0|filt0|Add68~23 )))

	.dataa(\mem0|filt0|Add67~24_combout ),
	.datab(\mem0|filt0|del[14][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~23 ),
	.combout(\mem0|filt0|Add68~24_combout ),
	.cout(\mem0|filt0|Add68~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
fiftyfivenm_lcell_comb \mem0|filt0|Add68~26 (
// Equation(s):
// \mem0|filt0|Add68~26_combout  = (\mem0|filt0|Add67~26_combout  & ((\mem0|filt0|del[14][15]~q  & (\mem0|filt0|Add68~25  & VCC)) # (!\mem0|filt0|del[14][15]~q  & (!\mem0|filt0|Add68~25 )))) # (!\mem0|filt0|Add67~26_combout  & ((\mem0|filt0|del[14][15]~q  & 
// (!\mem0|filt0|Add68~25 )) # (!\mem0|filt0|del[14][15]~q  & ((\mem0|filt0|Add68~25 ) # (GND)))))
// \mem0|filt0|Add68~27  = CARRY((\mem0|filt0|Add67~26_combout  & (!\mem0|filt0|del[14][15]~q  & !\mem0|filt0|Add68~25 )) # (!\mem0|filt0|Add67~26_combout  & ((!\mem0|filt0|Add68~25 ) # (!\mem0|filt0|del[14][15]~q ))))

	.dataa(\mem0|filt0|Add67~26_combout ),
	.datab(\mem0|filt0|del[14][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~25 ),
	.combout(\mem0|filt0|Add68~26_combout ),
	.cout(\mem0|filt0|Add68~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N6
fiftyfivenm_lcell_comb \mem0|filt0|Add68~28 (
// Equation(s):
// \mem0|filt0|Add68~28_combout  = ((\mem0|filt0|Add67~28_combout  $ (\mem0|filt0|del[14][16]~q  $ (!\mem0|filt0|Add68~27 )))) # (GND)
// \mem0|filt0|Add68~29  = CARRY((\mem0|filt0|Add67~28_combout  & ((\mem0|filt0|del[14][16]~q ) # (!\mem0|filt0|Add68~27 ))) # (!\mem0|filt0|Add67~28_combout  & (\mem0|filt0|del[14][16]~q  & !\mem0|filt0|Add68~27 )))

	.dataa(\mem0|filt0|Add67~28_combout ),
	.datab(\mem0|filt0|del[14][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~27 ),
	.combout(\mem0|filt0|Add68~28_combout ),
	.cout(\mem0|filt0|Add68~29 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~28 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add68~30 (
// Equation(s):
// \mem0|filt0|Add68~30_combout  = (\mem0|filt0|del[14][17]~q  & ((\mem0|filt0|Add67~30_combout  & (\mem0|filt0|Add68~29  & VCC)) # (!\mem0|filt0|Add67~30_combout  & (!\mem0|filt0|Add68~29 )))) # (!\mem0|filt0|del[14][17]~q  & ((\mem0|filt0|Add67~30_combout  
// & (!\mem0|filt0|Add68~29 )) # (!\mem0|filt0|Add67~30_combout  & ((\mem0|filt0|Add68~29 ) # (GND)))))
// \mem0|filt0|Add68~31  = CARRY((\mem0|filt0|del[14][17]~q  & (!\mem0|filt0|Add67~30_combout  & !\mem0|filt0|Add68~29 )) # (!\mem0|filt0|del[14][17]~q  & ((!\mem0|filt0|Add68~29 ) # (!\mem0|filt0|Add67~30_combout ))))

	.dataa(\mem0|filt0|del[14][17]~q ),
	.datab(\mem0|filt0|Add67~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~29 ),
	.combout(\mem0|filt0|Add68~30_combout ),
	.cout(\mem0|filt0|Add68~31 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~30 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add68~32 (
// Equation(s):
// \mem0|filt0|Add68~32_combout  = ((\mem0|filt0|Add67~32_combout  $ (\mem0|filt0|del[14][18]~q  $ (!\mem0|filt0|Add68~31 )))) # (GND)
// \mem0|filt0|Add68~33  = CARRY((\mem0|filt0|Add67~32_combout  & ((\mem0|filt0|del[14][18]~q ) # (!\mem0|filt0|Add68~31 ))) # (!\mem0|filt0|Add67~32_combout  & (\mem0|filt0|del[14][18]~q  & !\mem0|filt0|Add68~31 )))

	.dataa(\mem0|filt0|Add67~32_combout ),
	.datab(\mem0|filt0|del[14][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~31 ),
	.combout(\mem0|filt0|Add68~32_combout ),
	.cout(\mem0|filt0|Add68~33 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~32 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~232 (
// Equation(s):
// \mem0|filt0|del~232_combout  = (\mem0|filt0|del[14][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[14][17]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~232_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~232 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N13
dffeas \mem0|filt0|del[15][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~233 (
// Equation(s):
// \mem0|filt0|del~233_combout  = (\mem0|filt0|del[14][16]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[14][16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~233_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~233 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N31
dffeas \mem0|filt0|del[15][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~237 (
// Equation(s):
// \mem0|filt0|del~237_combout  = (\mem0|filt0|del[14][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[14][12]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~237_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~237 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N1
dffeas \mem0|filt0|del[15][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~240 (
// Equation(s):
// \mem0|filt0|del~240_combout  = (\mem0|filt0|del[14][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[14][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~240_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~240 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N7
dffeas \mem0|filt0|del[15][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~240_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~243 (
// Equation(s):
// \mem0|filt0|del~243_combout  = (\mem0|filt0|del[14][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[14][6]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~243_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~243 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N5
dffeas \mem0|filt0|del[15][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~244 (
// Equation(s):
// \mem0|filt0|del~244_combout  = (\mem0|filt0|del[14][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[14][5]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~244_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~244 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N3
dffeas \mem0|filt0|del[15][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~245 (
// Equation(s):
// \mem0|filt0|del~245_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[14][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|filt0|del[14][4]~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~245_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~245 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N11
dffeas \mem0|filt0|del[15][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~247 (
// Equation(s):
// \mem0|filt0|del~247_combout  = (\mem0|filt0|del[14][2]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[14][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~247_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~247 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N5
dffeas \mem0|filt0|del[15][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add66~34 (
// Equation(s):
// \mem0|filt0|Add66~34_combout  = (\mem0|filt0|del[12][21]~q  & ((\mem0|filt0|Add65~34_combout  & (\mem0|filt0|Add66~33  & VCC)) # (!\mem0|filt0|Add65~34_combout  & (!\mem0|filt0|Add66~33 )))) # (!\mem0|filt0|del[12][21]~q  & ((\mem0|filt0|Add65~34_combout  
// & (!\mem0|filt0|Add66~33 )) # (!\mem0|filt0|Add65~34_combout  & ((\mem0|filt0|Add66~33 ) # (GND)))))
// \mem0|filt0|Add66~35  = CARRY((\mem0|filt0|del[12][21]~q  & (!\mem0|filt0|Add65~34_combout  & !\mem0|filt0|Add66~33 )) # (!\mem0|filt0|del[12][21]~q  & ((!\mem0|filt0|Add66~33 ) # (!\mem0|filt0|Add65~34_combout ))))

	.dataa(\mem0|filt0|del[12][21]~q ),
	.datab(\mem0|filt0|Add65~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~33 ),
	.combout(\mem0|filt0|Add66~34_combout ),
	.cout(\mem0|filt0|Add66~35 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~34 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~186 (
// Equation(s):
// \mem0|filt0|del~186_combout  = (\mem0|filt0|del[12][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~186_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~186 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N27
dffeas \mem0|filt0|del[13][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add67~34 (
// Equation(s):
// \mem0|filt0|Add67~34_combout  = (\mem0|filt0|Add66~34_combout  & ((\mem0|filt0|del[13][20]~q  & (\mem0|filt0|Add67~33  & VCC)) # (!\mem0|filt0|del[13][20]~q  & (!\mem0|filt0|Add67~33 )))) # (!\mem0|filt0|Add66~34_combout  & ((\mem0|filt0|del[13][20]~q  & 
// (!\mem0|filt0|Add67~33 )) # (!\mem0|filt0|del[13][20]~q  & ((\mem0|filt0|Add67~33 ) # (GND)))))
// \mem0|filt0|Add67~35  = CARRY((\mem0|filt0|Add66~34_combout  & (!\mem0|filt0|del[13][20]~q  & !\mem0|filt0|Add67~33 )) # (!\mem0|filt0|Add66~34_combout  & ((!\mem0|filt0|Add67~33 ) # (!\mem0|filt0|del[13][20]~q ))))

	.dataa(\mem0|filt0|Add66~34_combout ),
	.datab(\mem0|filt0|del[13][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~33 ),
	.combout(\mem0|filt0|Add67~34_combout ),
	.cout(\mem0|filt0|Add67~35 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~34 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add68~34 (
// Equation(s):
// \mem0|filt0|Add68~34_combout  = (\mem0|filt0|Add67~34_combout  & ((\mem0|filt0|del[14][19]~q  & (\mem0|filt0|Add68~33  & VCC)) # (!\mem0|filt0|del[14][19]~q  & (!\mem0|filt0|Add68~33 )))) # (!\mem0|filt0|Add67~34_combout  & ((\mem0|filt0|del[14][19]~q  & 
// (!\mem0|filt0|Add68~33 )) # (!\mem0|filt0|del[14][19]~q  & ((\mem0|filt0|Add68~33 ) # (GND)))))
// \mem0|filt0|Add68~35  = CARRY((\mem0|filt0|Add67~34_combout  & (!\mem0|filt0|del[14][19]~q  & !\mem0|filt0|Add68~33 )) # (!\mem0|filt0|Add67~34_combout  & ((!\mem0|filt0|Add68~33 ) # (!\mem0|filt0|del[14][19]~q ))))

	.dataa(\mem0|filt0|Add67~34_combout ),
	.datab(\mem0|filt0|del[14][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~33 ),
	.combout(\mem0|filt0|Add68~34_combout ),
	.cout(\mem0|filt0|Add68~35 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~34 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~231 (
// Equation(s):
// \mem0|filt0|del~231_combout  = (\mem0|filt0|del[14][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[14][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~231_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~231 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N25
dffeas \mem0|filt0|del[15][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~231_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N8
fiftyfivenm_lcell_comb \mem0|filt0|regq[16]~56 (
// Equation(s):
// \mem0|filt0|regq[16]~56_combout  = ((\mem0|filt0|Add68~32_combout  $ (\mem0|filt0|del[15][17]~q  $ (!\mem0|filt0|regq[15]~55 )))) # (GND)
// \mem0|filt0|regq[16]~57  = CARRY((\mem0|filt0|Add68~32_combout  & ((\mem0|filt0|del[15][17]~q ) # (!\mem0|filt0|regq[15]~55 ))) # (!\mem0|filt0|Add68~32_combout  & (\mem0|filt0|del[15][17]~q  & !\mem0|filt0|regq[15]~55 )))

	.dataa(\mem0|filt0|Add68~32_combout ),
	.datab(\mem0|filt0|del[15][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[15]~55 ),
	.combout(\mem0|filt0|regq[16]~56_combout ),
	.cout(\mem0|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \mem0|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N10
fiftyfivenm_lcell_comb \mem0|filt0|regq[17]~58 (
// Equation(s):
// \mem0|filt0|regq[17]~58_combout  = (\mem0|filt0|Add68~34_combout  & ((\mem0|filt0|del[15][18]~q  & (\mem0|filt0|regq[16]~57  & VCC)) # (!\mem0|filt0|del[15][18]~q  & (!\mem0|filt0|regq[16]~57 )))) # (!\mem0|filt0|Add68~34_combout  & 
// ((\mem0|filt0|del[15][18]~q  & (!\mem0|filt0|regq[16]~57 )) # (!\mem0|filt0|del[15][18]~q  & ((\mem0|filt0|regq[16]~57 ) # (GND)))))
// \mem0|filt0|regq[17]~59  = CARRY((\mem0|filt0|Add68~34_combout  & (!\mem0|filt0|del[15][18]~q  & !\mem0|filt0|regq[16]~57 )) # (!\mem0|filt0|Add68~34_combout  & ((!\mem0|filt0|regq[16]~57 ) # (!\mem0|filt0|del[15][18]~q ))))

	.dataa(\mem0|filt0|Add68~34_combout ),
	.datab(\mem0|filt0|del[15][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[16]~57 ),
	.combout(\mem0|filt0|regq[17]~58_combout ),
	.cout(\mem0|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \mem0|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y17_N0
fiftyfivenm_mac_mult \mem0|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem0|filt0|regq[17]~58_combout ,\mem0|filt0|regq[16]~56_combout ,\mem0|filt0|regq[15]~54_combout ,\mem0|filt0|regq[14]~52_combout ,\mem0|filt0|regq[13]~50_combout ,\mem0|filt0|regq[12]~48_combout ,\mem0|filt0|regq[11]~46_combout ,\mem0|filt0|regq[10]~44_combout ,
\mem0|filt0|regq[9]~42_combout ,\mem0|filt0|regq[8]~40_combout ,\mem0|filt0|regq[7]~38_combout ,\mem0|filt0|regq[6]~36_combout ,\mem0|filt0|regq[5]~34_combout ,\mem0|filt0|regq[4]~32_combout ,\mem0|filt0|regq[3]~30_combout ,\mem0|filt0|regq[2]~28_combout ,
\mem0|filt0|regq[1]~26_combout ,\mem0|filt0|regq[0]~24_combout }),
	.datab({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o ,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem0|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \mem0|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem0|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem0|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem0|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem0|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y17_N2
fiftyfivenm_mac_out \mem0|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem0|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\mem0|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\mem0|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\mem0|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\mem0|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\mem0|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\mem0|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\mem0|Mult1|auto_generated|mac_mult1~dataout ,\mem0|Mult1|auto_generated|mac_mult1~4 ,\mem0|Mult1|auto_generated|mac_mult1~3 ,\mem0|Mult1|auto_generated|mac_mult1~2 ,\mem0|Mult1|auto_generated|mac_mult1~1 ,\mem0|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem0|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem0|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N24
fiftyfivenm_lcell_comb \mem0|d~22 (
// Equation(s):
// \mem0|d~22_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|w212w [13]))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|w212w [13]))

	.dataa(\mem0|Mult0|auto_generated|w212w [13]),
	.datab(gnd),
	.datac(\mem0|KP_state.010~q ),
	.datad(\mem0|Mult1|auto_generated|w212w [13]),
	.cin(gnd),
	.combout(\mem0|d~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~22 .lut_mask = 16'hFA0A;
defparam \mem0|d~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N25
dffeas \mem0|d[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[1] .is_wysiwyg = "true";
defparam \mem0|d[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y8_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,\mem0|d [1]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~367 (
// Equation(s):
// \mem0|filt0|del~367_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [9]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~367_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~367 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N5
dffeas \mem0|filt0|del[0][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~367_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~366 (
// Equation(s):
// \mem0|filt0|del~366_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[0][1]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\mem0|filt0|del[0][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~366_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~366 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N19
dffeas \mem0|filt0|del[1][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~364 (
// Equation(s):
// \mem0|filt0|del~364_combout  = (\mem0|filt0|del[1][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][1]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~364_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~364 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N13
dffeas \mem0|filt0|del[2][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~364_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~361 (
// Equation(s):
// \mem0|filt0|del~361_combout  = (\mem0|filt0|del[2][1]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][1]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~361_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~361 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N11
dffeas \mem0|filt0|del[3][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~361_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~357 (
// Equation(s):
// \mem0|filt0|del~357_combout  = (\mem0|filt0|del[3][1]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[3][1]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~357_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~357 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N21
dffeas \mem0|filt0|del[4][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~352 (
// Equation(s):
// \mem0|filt0|del~352_combout  = (\mem0|filt0|del[4][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][1]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~352_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~352 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N7
dffeas \mem0|filt0|del[5][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~352_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~346 (
// Equation(s):
// \mem0|filt0|del~346_combout  = (\mem0|filt0|del[5][1]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][1]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~346_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~346 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N9
dffeas \mem0|filt0|del[6][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~346_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~339 (
// Equation(s):
// \mem0|filt0|del~339_combout  = (\mem0|filt0|del[6][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][1]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~339_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~339 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N27
dffeas \mem0|filt0|del[7][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~339_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~331 (
// Equation(s):
// \mem0|filt0|del~331_combout  = (\mem0|filt0|del[7][1]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[7][1]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~331_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~331 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N17
dffeas \mem0|filt0|del[8][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~331_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~322 (
// Equation(s):
// \mem0|filt0|del~322_combout  = (\mem0|filt0|del[8][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][1]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~322_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~322 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N31
dffeas \mem0|filt0|del[9][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~322_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~312 (
// Equation(s):
// \mem0|filt0|del~312_combout  = (\mem0|filt0|del[9][1]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[9][1]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~312_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~312 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N5
dffeas \mem0|filt0|del[10][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~312_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~301 (
// Equation(s):
// \mem0|filt0|del~301_combout  = (\mem0|filt0|del[10][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][1]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~301_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~301 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N23
dffeas \mem0|filt0|del[11][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~289 (
// Equation(s):
// \mem0|filt0|del~289_combout  = (\mem0|filt0|del[11][1]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][1]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~289_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~289 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N29
dffeas \mem0|filt0|del[12][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~276 (
// Equation(s):
// \mem0|filt0|del~276_combout  = (\mem0|filt0|del[12][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][1]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~276_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~276 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N15
dffeas \mem0|filt0|del[13][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~276_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~262 (
// Equation(s):
// \mem0|filt0|del~262_combout  = (\mem0|filt0|del[13][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][1]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~262_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~262 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y8_N25
dffeas \mem0|filt0|del[14][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~262_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~248 (
// Equation(s):
// \mem0|filt0|del~248_combout  = (\mem0|filt0|del[14][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[14][1]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~248_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~248 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N17
dffeas \mem0|filt0|del[15][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][1] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
fiftyfivenm_lcell_comb \mem0|filt0|regq[0]~24 (
// Equation(s):
// \mem0|filt0|regq[0]~24_combout  = (\mem0|filt0|Add68~0_combout  & (\mem0|filt0|del[15][1]~q  $ (VCC))) # (!\mem0|filt0|Add68~0_combout  & (\mem0|filt0|del[15][1]~q  & VCC))
// \mem0|filt0|regq[0]~25  = CARRY((\mem0|filt0|Add68~0_combout  & \mem0|filt0|del[15][1]~q ))

	.dataa(\mem0|filt0|Add68~0_combout ),
	.datab(\mem0|filt0|del[15][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|filt0|regq[0]~24_combout ),
	.cout(\mem0|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \mem0|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \mem0|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
fiftyfivenm_lcell_comb \mem0|filt0|regq[1]~26 (
// Equation(s):
// \mem0|filt0|regq[1]~26_combout  = (\mem0|filt0|Add68~2_combout  & ((\mem0|filt0|del[15][2]~q  & (\mem0|filt0|regq[0]~25  & VCC)) # (!\mem0|filt0|del[15][2]~q  & (!\mem0|filt0|regq[0]~25 )))) # (!\mem0|filt0|Add68~2_combout  & ((\mem0|filt0|del[15][2]~q  & 
// (!\mem0|filt0|regq[0]~25 )) # (!\mem0|filt0|del[15][2]~q  & ((\mem0|filt0|regq[0]~25 ) # (GND)))))
// \mem0|filt0|regq[1]~27  = CARRY((\mem0|filt0|Add68~2_combout  & (!\mem0|filt0|del[15][2]~q  & !\mem0|filt0|regq[0]~25 )) # (!\mem0|filt0|Add68~2_combout  & ((!\mem0|filt0|regq[0]~25 ) # (!\mem0|filt0|del[15][2]~q ))))

	.dataa(\mem0|filt0|Add68~2_combout ),
	.datab(\mem0|filt0|del[15][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[0]~25 ),
	.combout(\mem0|filt0|regq[1]~26_combout ),
	.cout(\mem0|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \mem0|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
fiftyfivenm_lcell_comb \mem0|filt0|regq[2]~28 (
// Equation(s):
// \mem0|filt0|regq[2]~28_combout  = ((\mem0|filt0|del[15][3]~q  $ (\mem0|filt0|Add68~4_combout  $ (!\mem0|filt0|regq[1]~27 )))) # (GND)
// \mem0|filt0|regq[2]~29  = CARRY((\mem0|filt0|del[15][3]~q  & ((\mem0|filt0|Add68~4_combout ) # (!\mem0|filt0|regq[1]~27 ))) # (!\mem0|filt0|del[15][3]~q  & (\mem0|filt0|Add68~4_combout  & !\mem0|filt0|regq[1]~27 )))

	.dataa(\mem0|filt0|del[15][3]~q ),
	.datab(\mem0|filt0|Add68~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[1]~27 ),
	.combout(\mem0|filt0|regq[2]~28_combout ),
	.cout(\mem0|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \mem0|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
fiftyfivenm_lcell_comb \mem0|filt0|regq[3]~30 (
// Equation(s):
// \mem0|filt0|regq[3]~30_combout  = (\mem0|filt0|Add68~6_combout  & ((\mem0|filt0|del[15][4]~q  & (\mem0|filt0|regq[2]~29  & VCC)) # (!\mem0|filt0|del[15][4]~q  & (!\mem0|filt0|regq[2]~29 )))) # (!\mem0|filt0|Add68~6_combout  & ((\mem0|filt0|del[15][4]~q  & 
// (!\mem0|filt0|regq[2]~29 )) # (!\mem0|filt0|del[15][4]~q  & ((\mem0|filt0|regq[2]~29 ) # (GND)))))
// \mem0|filt0|regq[3]~31  = CARRY((\mem0|filt0|Add68~6_combout  & (!\mem0|filt0|del[15][4]~q  & !\mem0|filt0|regq[2]~29 )) # (!\mem0|filt0|Add68~6_combout  & ((!\mem0|filt0|regq[2]~29 ) # (!\mem0|filt0|del[15][4]~q ))))

	.dataa(\mem0|filt0|Add68~6_combout ),
	.datab(\mem0|filt0|del[15][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[2]~29 ),
	.combout(\mem0|filt0|regq[3]~30_combout ),
	.cout(\mem0|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \mem0|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N16
fiftyfivenm_lcell_comb \mem0|filt0|regq[4]~32 (
// Equation(s):
// \mem0|filt0|regq[4]~32_combout  = ((\mem0|filt0|Add68~8_combout  $ (\mem0|filt0|del[15][5]~q  $ (!\mem0|filt0|regq[3]~31 )))) # (GND)
// \mem0|filt0|regq[4]~33  = CARRY((\mem0|filt0|Add68~8_combout  & ((\mem0|filt0|del[15][5]~q ) # (!\mem0|filt0|regq[3]~31 ))) # (!\mem0|filt0|Add68~8_combout  & (\mem0|filt0|del[15][5]~q  & !\mem0|filt0|regq[3]~31 )))

	.dataa(\mem0|filt0|Add68~8_combout ),
	.datab(\mem0|filt0|del[15][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[3]~31 ),
	.combout(\mem0|filt0|regq[4]~32_combout ),
	.cout(\mem0|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \mem0|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
fiftyfivenm_lcell_comb \mem0|filt0|regq[5]~34 (
// Equation(s):
// \mem0|filt0|regq[5]~34_combout  = (\mem0|filt0|Add68~10_combout  & ((\mem0|filt0|del[15][6]~q  & (\mem0|filt0|regq[4]~33  & VCC)) # (!\mem0|filt0|del[15][6]~q  & (!\mem0|filt0|regq[4]~33 )))) # (!\mem0|filt0|Add68~10_combout  & ((\mem0|filt0|del[15][6]~q  
// & (!\mem0|filt0|regq[4]~33 )) # (!\mem0|filt0|del[15][6]~q  & ((\mem0|filt0|regq[4]~33 ) # (GND)))))
// \mem0|filt0|regq[5]~35  = CARRY((\mem0|filt0|Add68~10_combout  & (!\mem0|filt0|del[15][6]~q  & !\mem0|filt0|regq[4]~33 )) # (!\mem0|filt0|Add68~10_combout  & ((!\mem0|filt0|regq[4]~33 ) # (!\mem0|filt0|del[15][6]~q ))))

	.dataa(\mem0|filt0|Add68~10_combout ),
	.datab(\mem0|filt0|del[15][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[4]~33 ),
	.combout(\mem0|filt0|regq[5]~34_combout ),
	.cout(\mem0|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \mem0|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
fiftyfivenm_lcell_comb \mem0|filt0|regq[6]~36 (
// Equation(s):
// \mem0|filt0|regq[6]~36_combout  = ((\mem0|filt0|del[15][7]~q  $ (\mem0|filt0|Add68~12_combout  $ (!\mem0|filt0|regq[5]~35 )))) # (GND)
// \mem0|filt0|regq[6]~37  = CARRY((\mem0|filt0|del[15][7]~q  & ((\mem0|filt0|Add68~12_combout ) # (!\mem0|filt0|regq[5]~35 ))) # (!\mem0|filt0|del[15][7]~q  & (\mem0|filt0|Add68~12_combout  & !\mem0|filt0|regq[5]~35 )))

	.dataa(\mem0|filt0|del[15][7]~q ),
	.datab(\mem0|filt0|Add68~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[5]~35 ),
	.combout(\mem0|filt0|regq[6]~36_combout ),
	.cout(\mem0|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \mem0|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
fiftyfivenm_lcell_comb \mem0|filt0|regq[7]~38 (
// Equation(s):
// \mem0|filt0|regq[7]~38_combout  = (\mem0|filt0|del[15][8]~q  & ((\mem0|filt0|Add68~14_combout  & (\mem0|filt0|regq[6]~37  & VCC)) # (!\mem0|filt0|Add68~14_combout  & (!\mem0|filt0|regq[6]~37 )))) # (!\mem0|filt0|del[15][8]~q  & 
// ((\mem0|filt0|Add68~14_combout  & (!\mem0|filt0|regq[6]~37 )) # (!\mem0|filt0|Add68~14_combout  & ((\mem0|filt0|regq[6]~37 ) # (GND)))))
// \mem0|filt0|regq[7]~39  = CARRY((\mem0|filt0|del[15][8]~q  & (!\mem0|filt0|Add68~14_combout  & !\mem0|filt0|regq[6]~37 )) # (!\mem0|filt0|del[15][8]~q  & ((!\mem0|filt0|regq[6]~37 ) # (!\mem0|filt0|Add68~14_combout ))))

	.dataa(\mem0|filt0|del[15][8]~q ),
	.datab(\mem0|filt0|Add68~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[6]~37 ),
	.combout(\mem0|filt0|regq[7]~38_combout ),
	.cout(\mem0|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \mem0|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
fiftyfivenm_lcell_comb \mem0|filt0|regq[8]~40 (
// Equation(s):
// \mem0|filt0|regq[8]~40_combout  = ((\mem0|filt0|Add68~16_combout  $ (\mem0|filt0|del[15][9]~q  $ (!\mem0|filt0|regq[7]~39 )))) # (GND)
// \mem0|filt0|regq[8]~41  = CARRY((\mem0|filt0|Add68~16_combout  & ((\mem0|filt0|del[15][9]~q ) # (!\mem0|filt0|regq[7]~39 ))) # (!\mem0|filt0|Add68~16_combout  & (\mem0|filt0|del[15][9]~q  & !\mem0|filt0|regq[7]~39 )))

	.dataa(\mem0|filt0|Add68~16_combout ),
	.datab(\mem0|filt0|del[15][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[7]~39 ),
	.combout(\mem0|filt0|regq[8]~40_combout ),
	.cout(\mem0|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \mem0|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
fiftyfivenm_lcell_comb \mem0|filt0|regq[9]~42 (
// Equation(s):
// \mem0|filt0|regq[9]~42_combout  = (\mem0|filt0|del[15][10]~q  & ((\mem0|filt0|Add68~18_combout  & (\mem0|filt0|regq[8]~41  & VCC)) # (!\mem0|filt0|Add68~18_combout  & (!\mem0|filt0|regq[8]~41 )))) # (!\mem0|filt0|del[15][10]~q  & 
// ((\mem0|filt0|Add68~18_combout  & (!\mem0|filt0|regq[8]~41 )) # (!\mem0|filt0|Add68~18_combout  & ((\mem0|filt0|regq[8]~41 ) # (GND)))))
// \mem0|filt0|regq[9]~43  = CARRY((\mem0|filt0|del[15][10]~q  & (!\mem0|filt0|Add68~18_combout  & !\mem0|filt0|regq[8]~41 )) # (!\mem0|filt0|del[15][10]~q  & ((!\mem0|filt0|regq[8]~41 ) # (!\mem0|filt0|Add68~18_combout ))))

	.dataa(\mem0|filt0|del[15][10]~q ),
	.datab(\mem0|filt0|Add68~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[8]~41 ),
	.combout(\mem0|filt0|regq[9]~42_combout ),
	.cout(\mem0|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \mem0|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
fiftyfivenm_lcell_comb \mem0|filt0|regq[10]~44 (
// Equation(s):
// \mem0|filt0|regq[10]~44_combout  = ((\mem0|filt0|del[15][11]~q  $ (\mem0|filt0|Add68~20_combout  $ (!\mem0|filt0|regq[9]~43 )))) # (GND)
// \mem0|filt0|regq[10]~45  = CARRY((\mem0|filt0|del[15][11]~q  & ((\mem0|filt0|Add68~20_combout ) # (!\mem0|filt0|regq[9]~43 ))) # (!\mem0|filt0|del[15][11]~q  & (\mem0|filt0|Add68~20_combout  & !\mem0|filt0|regq[9]~43 )))

	.dataa(\mem0|filt0|del[15][11]~q ),
	.datab(\mem0|filt0|Add68~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[9]~43 ),
	.combout(\mem0|filt0|regq[10]~44_combout ),
	.cout(\mem0|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \mem0|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
fiftyfivenm_lcell_comb \mem0|filt0|regq[11]~46 (
// Equation(s):
// \mem0|filt0|regq[11]~46_combout  = (\mem0|filt0|Add68~22_combout  & ((\mem0|filt0|del[15][12]~q  & (\mem0|filt0|regq[10]~45  & VCC)) # (!\mem0|filt0|del[15][12]~q  & (!\mem0|filt0|regq[10]~45 )))) # (!\mem0|filt0|Add68~22_combout  & 
// ((\mem0|filt0|del[15][12]~q  & (!\mem0|filt0|regq[10]~45 )) # (!\mem0|filt0|del[15][12]~q  & ((\mem0|filt0|regq[10]~45 ) # (GND)))))
// \mem0|filt0|regq[11]~47  = CARRY((\mem0|filt0|Add68~22_combout  & (!\mem0|filt0|del[15][12]~q  & !\mem0|filt0|regq[10]~45 )) # (!\mem0|filt0|Add68~22_combout  & ((!\mem0|filt0|regq[10]~45 ) # (!\mem0|filt0|del[15][12]~q ))))

	.dataa(\mem0|filt0|Add68~22_combout ),
	.datab(\mem0|filt0|del[15][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[10]~45 ),
	.combout(\mem0|filt0|regq[11]~46_combout ),
	.cout(\mem0|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \mem0|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N0
fiftyfivenm_lcell_comb \mem0|filt0|regq[12]~48 (
// Equation(s):
// \mem0|filt0|regq[12]~48_combout  = ((\mem0|filt0|del[15][13]~q  $ (\mem0|filt0|Add68~24_combout  $ (!\mem0|filt0|regq[11]~47 )))) # (GND)
// \mem0|filt0|regq[12]~49  = CARRY((\mem0|filt0|del[15][13]~q  & ((\mem0|filt0|Add68~24_combout ) # (!\mem0|filt0|regq[11]~47 ))) # (!\mem0|filt0|del[15][13]~q  & (\mem0|filt0|Add68~24_combout  & !\mem0|filt0|regq[11]~47 )))

	.dataa(\mem0|filt0|del[15][13]~q ),
	.datab(\mem0|filt0|Add68~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[11]~47 ),
	.combout(\mem0|filt0|regq[12]~48_combout ),
	.cout(\mem0|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \mem0|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N2
fiftyfivenm_lcell_comb \mem0|filt0|regq[13]~50 (
// Equation(s):
// \mem0|filt0|regq[13]~50_combout  = (\mem0|filt0|del[15][14]~q  & ((\mem0|filt0|Add68~26_combout  & (\mem0|filt0|regq[12]~49  & VCC)) # (!\mem0|filt0|Add68~26_combout  & (!\mem0|filt0|regq[12]~49 )))) # (!\mem0|filt0|del[15][14]~q  & 
// ((\mem0|filt0|Add68~26_combout  & (!\mem0|filt0|regq[12]~49 )) # (!\mem0|filt0|Add68~26_combout  & ((\mem0|filt0|regq[12]~49 ) # (GND)))))
// \mem0|filt0|regq[13]~51  = CARRY((\mem0|filt0|del[15][14]~q  & (!\mem0|filt0|Add68~26_combout  & !\mem0|filt0|regq[12]~49 )) # (!\mem0|filt0|del[15][14]~q  & ((!\mem0|filt0|regq[12]~49 ) # (!\mem0|filt0|Add68~26_combout ))))

	.dataa(\mem0|filt0|del[15][14]~q ),
	.datab(\mem0|filt0|Add68~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[12]~49 ),
	.combout(\mem0|filt0|regq[13]~50_combout ),
	.cout(\mem0|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \mem0|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N4
fiftyfivenm_lcell_comb \mem0|filt0|regq[14]~52 (
// Equation(s):
// \mem0|filt0|regq[14]~52_combout  = ((\mem0|filt0|del[15][15]~q  $ (\mem0|filt0|Add68~28_combout  $ (!\mem0|filt0|regq[13]~51 )))) # (GND)
// \mem0|filt0|regq[14]~53  = CARRY((\mem0|filt0|del[15][15]~q  & ((\mem0|filt0|Add68~28_combout ) # (!\mem0|filt0|regq[13]~51 ))) # (!\mem0|filt0|del[15][15]~q  & (\mem0|filt0|Add68~28_combout  & !\mem0|filt0|regq[13]~51 )))

	.dataa(\mem0|filt0|del[15][15]~q ),
	.datab(\mem0|filt0|Add68~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[13]~51 ),
	.combout(\mem0|filt0|regq[14]~52_combout ),
	.cout(\mem0|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \mem0|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N6
fiftyfivenm_lcell_comb \mem0|filt0|regq[15]~54 (
// Equation(s):
// \mem0|filt0|regq[15]~54_combout  = (\mem0|filt0|Add68~30_combout  & ((\mem0|filt0|del[15][16]~q  & (\mem0|filt0|regq[14]~53  & VCC)) # (!\mem0|filt0|del[15][16]~q  & (!\mem0|filt0|regq[14]~53 )))) # (!\mem0|filt0|Add68~30_combout  & 
// ((\mem0|filt0|del[15][16]~q  & (!\mem0|filt0|regq[14]~53 )) # (!\mem0|filt0|del[15][16]~q  & ((\mem0|filt0|regq[14]~53 ) # (GND)))))
// \mem0|filt0|regq[15]~55  = CARRY((\mem0|filt0|Add68~30_combout  & (!\mem0|filt0|del[15][16]~q  & !\mem0|filt0|regq[14]~53 )) # (!\mem0|filt0|Add68~30_combout  & ((!\mem0|filt0|regq[14]~53 ) # (!\mem0|filt0|del[15][16]~q ))))

	.dataa(\mem0|filt0|Add68~30_combout ),
	.datab(\mem0|filt0|del[15][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[14]~53 ),
	.combout(\mem0|filt0|regq[15]~54_combout ),
	.cout(\mem0|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \mem0|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N12
fiftyfivenm_lcell_comb \mem0|d~18 (
// Equation(s):
// \mem0|d~18_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|w212w [17]))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|w212w [17]))

	.dataa(\mem0|Mult0|auto_generated|w212w [17]),
	.datab(gnd),
	.datac(\mem0|KP_state.010~q ),
	.datad(\mem0|Mult1|auto_generated|w212w [17]),
	.cin(gnd),
	.combout(\mem0|d~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~18 .lut_mask = 16'hFA0A;
defparam \mem0|d~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N13
dffeas \mem0|d[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[5] .is_wysiwyg = "true";
defparam \mem0|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [5],\mem0|d [4]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~358 (
// Equation(s):
// \mem0|filt0|del~358_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~358_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~358 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N7
dffeas \mem0|filt0|del[0][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~358_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~354 (
// Equation(s):
// \mem0|filt0|del~354_combout  = (\mem0|filt0|del[0][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~354_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~354 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N9
dffeas \mem0|filt0|del[1][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~354_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~349 (
// Equation(s):
// \mem0|filt0|del~349_combout  = (\mem0|filt0|del[1][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~349_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~349 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \mem0|filt0|del[2][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~349_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~343 (
// Equation(s):
// \mem0|filt0|del~343_combout  = (\mem0|filt0|del[2][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~343_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~343 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N17
dffeas \mem0|filt0|del[3][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~336 (
// Equation(s):
// \mem0|filt0|del~336_combout  = (\mem0|filt0|del[3][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~336_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~336 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N11
dffeas \mem0|filt0|del[4][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~328 (
// Equation(s):
// \mem0|filt0|del~328_combout  = (\mem0|filt0|del[4][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~328_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~328 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N29
dffeas \mem0|filt0|del[5][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~319 (
// Equation(s):
// \mem0|filt0|del~319_combout  = (\mem0|filt0|del[5][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~319_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~319 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N27
dffeas \mem0|filt0|del[6][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~309 (
// Equation(s):
// \mem0|filt0|del~309_combout  = (\mem0|filt0|del[6][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[6][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~309_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~309 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \mem0|filt0|del[7][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~309_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~298 (
// Equation(s):
// \mem0|filt0|del~298_combout  = (\mem0|filt0|del[7][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~298_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~298 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N15
dffeas \mem0|filt0|del[8][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~286 (
// Equation(s):
// \mem0|filt0|del~286_combout  = (\mem0|filt0|del[8][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~286_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~286 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \mem0|filt0|del[9][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~273 (
// Equation(s):
// \mem0|filt0|del~273_combout  = (\mem0|filt0|del[9][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[9][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~273_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~273 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \mem0|filt0|del[10][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~259 (
// Equation(s):
// \mem0|filt0|del~259_combout  = (\mem0|filt0|del[10][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[10][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~259_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~259 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N21
dffeas \mem0|filt0|del[11][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~182 (
// Equation(s):
// \mem0|filt0|del~182_combout  = (\mem0|filt0|del[11][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[11][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~182_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~182 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \mem0|filt0|del[12][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][4] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add66~2 (
// Equation(s):
// \mem0|filt0|Add66~2_combout  = (\mem0|filt0|del[12][5]~q  & ((\mem0|filt0|Add65~2_combout  & (\mem0|filt0|Add66~1  & VCC)) # (!\mem0|filt0|Add65~2_combout  & (!\mem0|filt0|Add66~1 )))) # (!\mem0|filt0|del[12][5]~q  & ((\mem0|filt0|Add65~2_combout  & 
// (!\mem0|filt0|Add66~1 )) # (!\mem0|filt0|Add65~2_combout  & ((\mem0|filt0|Add66~1 ) # (GND)))))
// \mem0|filt0|Add66~3  = CARRY((\mem0|filt0|del[12][5]~q  & (!\mem0|filt0|Add65~2_combout  & !\mem0|filt0|Add66~1 )) # (!\mem0|filt0|del[12][5]~q  & ((!\mem0|filt0|Add66~1 ) # (!\mem0|filt0|Add65~2_combout ))))

	.dataa(\mem0|filt0|del[12][5]~q ),
	.datab(\mem0|filt0|Add65~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~1 ),
	.combout(\mem0|filt0|Add66~2_combout ),
	.cout(\mem0|filt0|Add66~3 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~2 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add66~12 (
// Equation(s):
// \mem0|filt0|Add66~12_combout  = ((\mem0|filt0|del[12][10]~q  $ (\mem0|filt0|Add65~12_combout  $ (!\mem0|filt0|Add66~11 )))) # (GND)
// \mem0|filt0|Add66~13  = CARRY((\mem0|filt0|del[12][10]~q  & ((\mem0|filt0|Add65~12_combout ) # (!\mem0|filt0|Add66~11 ))) # (!\mem0|filt0|del[12][10]~q  & (\mem0|filt0|Add65~12_combout  & !\mem0|filt0|Add66~11 )))

	.dataa(\mem0|filt0|del[12][10]~q ),
	.datab(\mem0|filt0|Add65~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~11 ),
	.combout(\mem0|filt0|Add66~12_combout ),
	.cout(\mem0|filt0|Add66~13 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~12 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add66~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add66~16 (
// Equation(s):
// \mem0|filt0|Add66~16_combout  = ((\mem0|filt0|Add65~16_combout  $ (\mem0|filt0|del[12][12]~q  $ (!\mem0|filt0|Add66~15 )))) # (GND)
// \mem0|filt0|Add66~17  = CARRY((\mem0|filt0|Add65~16_combout  & ((\mem0|filt0|del[12][12]~q ) # (!\mem0|filt0|Add66~15 ))) # (!\mem0|filt0|Add65~16_combout  & (\mem0|filt0|del[12][12]~q  & !\mem0|filt0|Add66~15 )))

	.dataa(\mem0|filt0|Add65~16_combout ),
	.datab(\mem0|filt0|del[12][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~15 ),
	.combout(\mem0|filt0|Add66~16_combout ),
	.cout(\mem0|filt0|Add66~17 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~16 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add66~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add66~28 (
// Equation(s):
// \mem0|filt0|Add66~28_combout  = ((\mem0|filt0|del[12][18]~q  $ (\mem0|filt0|Add65~28_combout  $ (!\mem0|filt0|Add66~27 )))) # (GND)
// \mem0|filt0|Add66~29  = CARRY((\mem0|filt0|del[12][18]~q  & ((\mem0|filt0|Add65~28_combout ) # (!\mem0|filt0|Add66~27 ))) # (!\mem0|filt0|del[12][18]~q  & (\mem0|filt0|Add65~28_combout  & !\mem0|filt0|Add66~27 )))

	.dataa(\mem0|filt0|del[12][18]~q ),
	.datab(\mem0|filt0|Add65~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~27 ),
	.combout(\mem0|filt0|Add66~28_combout ),
	.cout(\mem0|filt0|Add66~29 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~28 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add66~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N14
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~0_combout  = (\mem0|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem0|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem0|Mult1|auto_generated|mac_out4~dataout  & 
// VCC))
// \mem0|Mult1|auto_generated|op_1~1  = CARRY((\mem0|Mult1|auto_generated|mac_out2~DATAOUT18  & \mem0|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\mem0|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\mem0|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem0|Mult1|auto_generated|op_1~0_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem0|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N16
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~2_combout  = (\mem0|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT1  & (\mem0|Mult1|auto_generated|op_1~1  & VCC)) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// (!\mem0|Mult1|auto_generated|op_1~1 )))) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\mem0|Mult1|auto_generated|op_1~1 )) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((\mem0|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \mem0|Mult1|auto_generated|op_1~3  = CARRY((\mem0|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT1  & !\mem0|Mult1|auto_generated|op_1~1 )) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((!\mem0|Mult1|auto_generated|op_1~1 ) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\mem0|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\mem0|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~1 ),
	.combout(\mem0|Mult1|auto_generated|op_1~2_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem0|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N18
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~4_combout  = ((\mem0|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\mem0|Mult1|auto_generated|mac_out4~DATAOUT2  $ (!\mem0|Mult1|auto_generated|op_1~3 )))) # (GND)
// \mem0|Mult1|auto_generated|op_1~5  = CARRY((\mem0|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT2 ) # (!\mem0|Mult1|auto_generated|op_1~3 ))) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\mem0|Mult1|auto_generated|mac_out4~DATAOUT2  & !\mem0|Mult1|auto_generated|op_1~3 )))

	.dataa(\mem0|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\mem0|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~3 ),
	.combout(\mem0|Mult1|auto_generated|op_1~4_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem0|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N20
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~6_combout  = (\mem0|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT3  & (\mem0|Mult1|auto_generated|op_1~5  & VCC)) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// (!\mem0|Mult1|auto_generated|op_1~5 )))) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\mem0|Mult1|auto_generated|op_1~5 )) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((\mem0|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \mem0|Mult1|auto_generated|op_1~7  = CARRY((\mem0|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT3  & !\mem0|Mult1|auto_generated|op_1~5 )) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\mem0|Mult1|auto_generated|op_1~5 ) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\mem0|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\mem0|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~5 ),
	.combout(\mem0|Mult1|auto_generated|op_1~6_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem0|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N22
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~8_combout  = ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT4  $ (\mem0|Mult1|auto_generated|mac_out2~DATAOUT22  $ (!\mem0|Mult1|auto_generated|op_1~7 )))) # (GND)
// \mem0|Mult1|auto_generated|op_1~9  = CARRY((\mem0|Mult1|auto_generated|mac_out4~DATAOUT4  & ((\mem0|Mult1|auto_generated|mac_out2~DATAOUT22 ) # (!\mem0|Mult1|auto_generated|op_1~7 ))) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT4  & 
// (\mem0|Mult1|auto_generated|mac_out2~DATAOUT22  & !\mem0|Mult1|auto_generated|op_1~7 )))

	.dataa(\mem0|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\mem0|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~7 ),
	.combout(\mem0|Mult1|auto_generated|op_1~8_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem0|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N24
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~10_combout  = (\mem0|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\mem0|Mult1|auto_generated|mac_out2~DATAOUT23  & (\mem0|Mult1|auto_generated|op_1~9  & VCC)) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// (!\mem0|Mult1|auto_generated|op_1~9 )))) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\mem0|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\mem0|Mult1|auto_generated|op_1~9 )) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((\mem0|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \mem0|Mult1|auto_generated|op_1~11  = CARRY((\mem0|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT23  & !\mem0|Mult1|auto_generated|op_1~9 )) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((!\mem0|Mult1|auto_generated|op_1~9 ) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\mem0|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\mem0|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~9 ),
	.combout(\mem0|Mult1|auto_generated|op_1~10_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem0|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N26
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~12_combout  = ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT6  $ (\mem0|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\mem0|Mult1|auto_generated|op_1~11 )))) # (GND)
// \mem0|Mult1|auto_generated|op_1~13  = CARRY((\mem0|Mult1|auto_generated|mac_out4~DATAOUT6  & ((\mem0|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\mem0|Mult1|auto_generated|op_1~11 ))) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT6  & 
// (\mem0|Mult1|auto_generated|mac_out2~DATAOUT24  & !\mem0|Mult1|auto_generated|op_1~11 )))

	.dataa(\mem0|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\mem0|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~11 ),
	.combout(\mem0|Mult1|auto_generated|op_1~12_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem0|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N28
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~14_combout  = (\mem0|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\mem0|Mult1|auto_generated|mac_out2~DATAOUT25  & (\mem0|Mult1|auto_generated|op_1~13  & VCC)) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// (!\mem0|Mult1|auto_generated|op_1~13 )))) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\mem0|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\mem0|Mult1|auto_generated|op_1~13 )) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((\mem0|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \mem0|Mult1|auto_generated|op_1~15  = CARRY((\mem0|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT25  & !\mem0|Mult1|auto_generated|op_1~13 )) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((!\mem0|Mult1|auto_generated|op_1~13 ) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\mem0|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\mem0|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~13 ),
	.combout(\mem0|Mult1|auto_generated|op_1~14_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem0|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N30
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~16_combout  = ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT8  $ (\mem0|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\mem0|Mult1|auto_generated|op_1~15 )))) # (GND)
// \mem0|Mult1|auto_generated|op_1~17  = CARRY((\mem0|Mult1|auto_generated|mac_out4~DATAOUT8  & ((\mem0|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\mem0|Mult1|auto_generated|op_1~15 ))) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT8  & 
// (\mem0|Mult1|auto_generated|mac_out2~DATAOUT26  & !\mem0|Mult1|auto_generated|op_1~15 )))

	.dataa(\mem0|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\mem0|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~15 ),
	.combout(\mem0|Mult1|auto_generated|op_1~16_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem0|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N0
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~18_combout  = (\mem0|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT9  & (\mem0|Mult1|auto_generated|op_1~17  & VCC)) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// (!\mem0|Mult1|auto_generated|op_1~17 )))) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\mem0|Mult1|auto_generated|op_1~17 )) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((\mem0|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \mem0|Mult1|auto_generated|op_1~19  = CARRY((\mem0|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT9  & !\mem0|Mult1|auto_generated|op_1~17 )) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((!\mem0|Mult1|auto_generated|op_1~17 ) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\mem0|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\mem0|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~17 ),
	.combout(\mem0|Mult1|auto_generated|op_1~18_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem0|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N2
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~20_combout  = ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT10  $ (\mem0|Mult1|auto_generated|mac_out2~DATAOUT28  $ (!\mem0|Mult1|auto_generated|op_1~19 )))) # (GND)
// \mem0|Mult1|auto_generated|op_1~21  = CARRY((\mem0|Mult1|auto_generated|mac_out4~DATAOUT10  & ((\mem0|Mult1|auto_generated|mac_out2~DATAOUT28 ) # (!\mem0|Mult1|auto_generated|op_1~19 ))) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT10  & 
// (\mem0|Mult1|auto_generated|mac_out2~DATAOUT28  & !\mem0|Mult1|auto_generated|op_1~19 )))

	.dataa(\mem0|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\mem0|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~19 ),
	.combout(\mem0|Mult1|auto_generated|op_1~20_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem0|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N4
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~22_combout  = (\mem0|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT11  & (\mem0|Mult1|auto_generated|op_1~21  & VCC)) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT11  & 
// (!\mem0|Mult1|auto_generated|op_1~21 )))) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\mem0|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\mem0|Mult1|auto_generated|op_1~21 )) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT11  & 
// ((\mem0|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \mem0|Mult1|auto_generated|op_1~23  = CARRY((\mem0|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT11  & !\mem0|Mult1|auto_generated|op_1~21 )) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((!\mem0|Mult1|auto_generated|op_1~21 ) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\mem0|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\mem0|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~21 ),
	.combout(\mem0|Mult1|auto_generated|op_1~22_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem0|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N28
fiftyfivenm_lcell_comb \mem0|d~6 (
// Equation(s):
// \mem0|d~6_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~22_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~22_combout ))

	.dataa(gnd),
	.datab(\mem0|KP_state.010~q ),
	.datac(\mem0|Mult0|auto_generated|op_1~22_combout ),
	.datad(\mem0|Mult1|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\mem0|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~6 .lut_mask = 16'hFC30;
defparam \mem0|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y9_N29
dffeas \mem0|d[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[17] .is_wysiwyg = "true";
defparam \mem0|d[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [17],\mem0|d [16]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~12 (
// Equation(s):
// \mem0|filt0|del~12_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & \RESET_DELAY_n~q )

	.dataa(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~12 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N1
dffeas \mem0|filt0|del[0][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~13 (
// Equation(s):
// \mem0|filt0|del~13_combout  = (\mem0|filt0|del[0][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[0][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~13 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N3
dffeas \mem0|filt0|del[1][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][17] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add55~6 (
// Equation(s):
// \mem0|filt0|Add55~6_combout  = (\mem0|filt0|del[1][18]~q  & ((\mem0|filt0|del[0][18]~q  & (\mem0|filt0|Add55~5  & VCC)) # (!\mem0|filt0|del[0][18]~q  & (!\mem0|filt0|Add55~5 )))) # (!\mem0|filt0|del[1][18]~q  & ((\mem0|filt0|del[0][18]~q  & 
// (!\mem0|filt0|Add55~5 )) # (!\mem0|filt0|del[0][18]~q  & ((\mem0|filt0|Add55~5 ) # (GND)))))
// \mem0|filt0|Add55~7  = CARRY((\mem0|filt0|del[1][18]~q  & (!\mem0|filt0|del[0][18]~q  & !\mem0|filt0|Add55~5 )) # (!\mem0|filt0|del[1][18]~q  & ((!\mem0|filt0|Add55~5 ) # (!\mem0|filt0|del[0][18]~q ))))

	.dataa(\mem0|filt0|del[1][18]~q ),
	.datab(\mem0|filt0|del[0][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add55~5 ),
	.combout(\mem0|filt0|Add55~6_combout ),
	.cout(\mem0|filt0|Add55~7 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~6 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add55~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add56~10 (
// Equation(s):
// \mem0|filt0|Add56~10_combout  = (\mem0|filt0|Add55~10_combout  & ((\mem0|filt0|del[2][19]~q  & (\mem0|filt0|Add56~9  & VCC)) # (!\mem0|filt0|del[2][19]~q  & (!\mem0|filt0|Add56~9 )))) # (!\mem0|filt0|Add55~10_combout  & ((\mem0|filt0|del[2][19]~q  & 
// (!\mem0|filt0|Add56~9 )) # (!\mem0|filt0|del[2][19]~q  & ((\mem0|filt0|Add56~9 ) # (GND)))))
// \mem0|filt0|Add56~11  = CARRY((\mem0|filt0|Add55~10_combout  & (!\mem0|filt0|del[2][19]~q  & !\mem0|filt0|Add56~9 )) # (!\mem0|filt0|Add55~10_combout  & ((!\mem0|filt0|Add56~9 ) # (!\mem0|filt0|del[2][19]~q ))))

	.dataa(\mem0|filt0|Add55~10_combout ),
	.datab(\mem0|filt0|del[2][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add56~9 ),
	.combout(\mem0|filt0|Add56~10_combout ),
	.cout(\mem0|filt0|Add56~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add56~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add57~14 (
// Equation(s):
// \mem0|filt0|Add57~14_combout  = (\mem0|filt0|del[3][20]~q  & ((\mem0|filt0|Add56~14_combout  & (\mem0|filt0|Add57~13  & VCC)) # (!\mem0|filt0|Add56~14_combout  & (!\mem0|filt0|Add57~13 )))) # (!\mem0|filt0|del[3][20]~q  & ((\mem0|filt0|Add56~14_combout  & 
// (!\mem0|filt0|Add57~13 )) # (!\mem0|filt0|Add56~14_combout  & ((\mem0|filt0|Add57~13 ) # (GND)))))
// \mem0|filt0|Add57~15  = CARRY((\mem0|filt0|del[3][20]~q  & (!\mem0|filt0|Add56~14_combout  & !\mem0|filt0|Add57~13 )) # (!\mem0|filt0|del[3][20]~q  & ((!\mem0|filt0|Add57~13 ) # (!\mem0|filt0|Add56~14_combout ))))

	.dataa(\mem0|filt0|del[3][20]~q ),
	.datab(\mem0|filt0|Add56~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~13 ),
	.combout(\mem0|filt0|Add57~14_combout ),
	.cout(\mem0|filt0|Add57~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add57~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add58~18 (
// Equation(s):
// \mem0|filt0|Add58~18_combout  = (\mem0|filt0|del[4][21]~q  & ((\mem0|filt0|Add57~18_combout  & (\mem0|filt0|Add58~17  & VCC)) # (!\mem0|filt0|Add57~18_combout  & (!\mem0|filt0|Add58~17 )))) # (!\mem0|filt0|del[4][21]~q  & ((\mem0|filt0|Add57~18_combout  & 
// (!\mem0|filt0|Add58~17 )) # (!\mem0|filt0|Add57~18_combout  & ((\mem0|filt0|Add58~17 ) # (GND)))))
// \mem0|filt0|Add58~19  = CARRY((\mem0|filt0|del[4][21]~q  & (!\mem0|filt0|Add57~18_combout  & !\mem0|filt0|Add58~17 )) # (!\mem0|filt0|del[4][21]~q  & ((!\mem0|filt0|Add58~17 ) # (!\mem0|filt0|Add57~18_combout ))))

	.dataa(\mem0|filt0|del[4][21]~q ),
	.datab(\mem0|filt0|Add57~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~17 ),
	.combout(\mem0|filt0|Add58~18_combout ),
	.cout(\mem0|filt0|Add58~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add58~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add59~20 (
// Equation(s):
// \mem0|filt0|Add59~20_combout  = ((\mem0|filt0|Add58~20_combout  $ (\mem0|filt0|del[5][21]~q  $ (!\mem0|filt0|Add59~19 )))) # (GND)
// \mem0|filt0|Add59~21  = CARRY((\mem0|filt0|Add58~20_combout  & ((\mem0|filt0|del[5][21]~q ) # (!\mem0|filt0|Add59~19 ))) # (!\mem0|filt0|Add58~20_combout  & (\mem0|filt0|del[5][21]~q  & !\mem0|filt0|Add59~19 )))

	.dataa(\mem0|filt0|Add58~20_combout ),
	.datab(\mem0|filt0|del[5][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~19 ),
	.combout(\mem0|filt0|Add59~20_combout ),
	.cout(\mem0|filt0|Add59~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add59~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add60~22 (
// Equation(s):
// \mem0|filt0|Add60~22_combout  = (\mem0|filt0|del[6][21]~q  & ((\mem0|filt0|Add59~22_combout  & (\mem0|filt0|Add60~21  & VCC)) # (!\mem0|filt0|Add59~22_combout  & (!\mem0|filt0|Add60~21 )))) # (!\mem0|filt0|del[6][21]~q  & ((\mem0|filt0|Add59~22_combout  & 
// (!\mem0|filt0|Add60~21 )) # (!\mem0|filt0|Add59~22_combout  & ((\mem0|filt0|Add60~21 ) # (GND)))))
// \mem0|filt0|Add60~23  = CARRY((\mem0|filt0|del[6][21]~q  & (!\mem0|filt0|Add59~22_combout  & !\mem0|filt0|Add60~21 )) # (!\mem0|filt0|del[6][21]~q  & ((!\mem0|filt0|Add60~21 ) # (!\mem0|filt0|Add59~22_combout ))))

	.dataa(\mem0|filt0|del[6][21]~q ),
	.datab(\mem0|filt0|Add59~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~21 ),
	.combout(\mem0|filt0|Add60~22_combout ),
	.cout(\mem0|filt0|Add60~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add60~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N8
fiftyfivenm_lcell_comb \mem0|filt0|Add61~24 (
// Equation(s):
// \mem0|filt0|Add61~24_combout  = ((\mem0|filt0|del[7][21]~q  $ (\mem0|filt0|Add60~24_combout  $ (!\mem0|filt0|Add61~23 )))) # (GND)
// \mem0|filt0|Add61~25  = CARRY((\mem0|filt0|del[7][21]~q  & ((\mem0|filt0|Add60~24_combout ) # (!\mem0|filt0|Add61~23 ))) # (!\mem0|filt0|del[7][21]~q  & (\mem0|filt0|Add60~24_combout  & !\mem0|filt0|Add61~23 )))

	.dataa(\mem0|filt0|del[7][21]~q ),
	.datab(\mem0|filt0|Add60~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~23 ),
	.combout(\mem0|filt0|Add61~24_combout ),
	.cout(\mem0|filt0|Add61~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add61~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add62~26 (
// Equation(s):
// \mem0|filt0|Add62~26_combout  = (\mem0|filt0|Add61~26_combout  & ((\mem0|filt0|del[8][21]~q  & (\mem0|filt0|Add62~25  & VCC)) # (!\mem0|filt0|del[8][21]~q  & (!\mem0|filt0|Add62~25 )))) # (!\mem0|filt0|Add61~26_combout  & ((\mem0|filt0|del[8][21]~q  & 
// (!\mem0|filt0|Add62~25 )) # (!\mem0|filt0|del[8][21]~q  & ((\mem0|filt0|Add62~25 ) # (GND)))))
// \mem0|filt0|Add62~27  = CARRY((\mem0|filt0|Add61~26_combout  & (!\mem0|filt0|del[8][21]~q  & !\mem0|filt0|Add62~25 )) # (!\mem0|filt0|Add61~26_combout  & ((!\mem0|filt0|Add62~25 ) # (!\mem0|filt0|del[8][21]~q ))))

	.dataa(\mem0|filt0|Add61~26_combout ),
	.datab(\mem0|filt0|del[8][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~25 ),
	.combout(\mem0|filt0|Add62~26_combout ),
	.cout(\mem0|filt0|Add62~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add62~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add63~28 (
// Equation(s):
// \mem0|filt0|Add63~28_combout  = ((\mem0|filt0|Add62~28_combout  $ (\mem0|filt0|del[9][21]~q  $ (!\mem0|filt0|Add63~27 )))) # (GND)
// \mem0|filt0|Add63~29  = CARRY((\mem0|filt0|Add62~28_combout  & ((\mem0|filt0|del[9][21]~q ) # (!\mem0|filt0|Add63~27 ))) # (!\mem0|filt0|Add62~28_combout  & (\mem0|filt0|del[9][21]~q  & !\mem0|filt0|Add63~27 )))

	.dataa(\mem0|filt0|Add62~28_combout ),
	.datab(\mem0|filt0|del[9][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~27 ),
	.combout(\mem0|filt0|Add63~28_combout ),
	.cout(\mem0|filt0|Add63~29 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~28 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add63~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N30
fiftyfivenm_lcell_comb \mem0|d~7 (
// Equation(s):
// \mem0|d~7_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~20_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~20_combout ))

	.dataa(gnd),
	.datab(\mem0|KP_state.010~q ),
	.datac(\mem0|Mult0|auto_generated|op_1~20_combout ),
	.datad(\mem0|Mult1|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\mem0|d~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~7 .lut_mask = 16'hFC30;
defparam \mem0|d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y9_N31
dffeas \mem0|d[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[16] .is_wysiwyg = "true";
defparam \mem0|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~14 (
// Equation(s):
// \mem0|filt0|del~14_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~14 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N21
dffeas \mem0|filt0|del[0][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~15 (
// Equation(s):
// \mem0|filt0|del~15_combout  = (\mem0|filt0|del[0][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[0][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~15 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N1
dffeas \mem0|filt0|del[1][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~25 (
// Equation(s):
// \mem0|filt0|del~25_combout  = (\mem0|filt0|del[1][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[1][16]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~25 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N3
dffeas \mem0|filt0|del[2][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~35 (
// Equation(s):
// \mem0|filt0|del~35_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[2][16]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|filt0|del[2][16]~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~35 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N1
dffeas \mem0|filt0|del[3][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~46 (
// Equation(s):
// \mem0|filt0|del~46_combout  = (\mem0|filt0|del[3][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][16]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~46 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N31
dffeas \mem0|filt0|del[4][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~58 (
// Equation(s):
// \mem0|filt0|del~58_combout  = (\mem0|filt0|del[4][16]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~58 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N9
dffeas \mem0|filt0|del[5][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~71 (
// Equation(s):
// \mem0|filt0|del~71_combout  = (\mem0|filt0|del[5][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~71_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~71 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N3
dffeas \mem0|filt0|del[6][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~85 (
// Equation(s):
// \mem0|filt0|del~85_combout  = (\mem0|filt0|del[6][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~85_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~85 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N17
dffeas \mem0|filt0|del[7][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~100 (
// Equation(s):
// \mem0|filt0|del~100_combout  = (\mem0|filt0|del[7][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~100_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~100 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y9_N27
dffeas \mem0|filt0|del[8][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~116 (
// Equation(s):
// \mem0|filt0|del~116_combout  = (\mem0|filt0|del[8][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~116_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~116 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N27
dffeas \mem0|filt0|del[9][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~133 (
// Equation(s):
// \mem0|filt0|del~133_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[9][16]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|filt0|del[9][16]~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~133_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~133 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y9_N25
dffeas \mem0|filt0|del[10][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~151 (
// Equation(s):
// \mem0|filt0|del~151_combout  = (\mem0|filt0|del[10][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~151_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~151 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y9_N29
dffeas \mem0|filt0|del[11][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~170 (
// Equation(s):
// \mem0|filt0|del~170_combout  = (\mem0|filt0|del[11][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[11][16]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~170_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~170 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N9
dffeas \mem0|filt0|del[12][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~190 (
// Equation(s):
// \mem0|filt0|del~190_combout  = (\mem0|filt0|del[12][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~190_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~190 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N13
dffeas \mem0|filt0|del[13][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][16] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N4
fiftyfivenm_lcell_comb \mem0|d~8 (
// Equation(s):
// \mem0|d~8_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~18_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~18_combout ))

	.dataa(gnd),
	.datab(\mem0|KP_state.010~q ),
	.datac(\mem0|Mult0|auto_generated|op_1~18_combout ),
	.datad(\mem0|Mult1|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\mem0|d~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~8 .lut_mask = 16'hFC30;
defparam \mem0|d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y9_N5
dffeas \mem0|d[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[15] .is_wysiwyg = "true";
defparam \mem0|d[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [15],\mem0|d [14]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~16 (
// Equation(s):
// \mem0|filt0|del~16_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & \RESET_DELAY_n~q )

	.dataa(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~16 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N19
dffeas \mem0|filt0|del[0][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~17 (
// Equation(s):
// \mem0|filt0|del~17_combout  = (\mem0|filt0|del[0][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[0][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~17 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N17
dffeas \mem0|filt0|del[1][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~26 (
// Equation(s):
// \mem0|filt0|del~26_combout  = (\mem0|filt0|del[1][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~26 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N29
dffeas \mem0|filt0|del[2][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~36 (
// Equation(s):
// \mem0|filt0|del~36_combout  = (\mem0|filt0|del[2][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~36 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N31
dffeas \mem0|filt0|del[3][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~47 (
// Equation(s):
// \mem0|filt0|del~47_combout  = (\mem0|filt0|del[3][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[3][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~47 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N25
dffeas \mem0|filt0|del[4][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~59 (
// Equation(s):
// \mem0|filt0|del~59_combout  = (\mem0|filt0|del[4][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~59 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N11
dffeas \mem0|filt0|del[5][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~72 (
// Equation(s):
// \mem0|filt0|del~72_combout  = (\mem0|filt0|del[5][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~72_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~72 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N9
dffeas \mem0|filt0|del[6][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~86 (
// Equation(s):
// \mem0|filt0|del~86_combout  = (\mem0|filt0|del[6][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~86_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~86 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N23
dffeas \mem0|filt0|del[7][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~101 (
// Equation(s):
// \mem0|filt0|del~101_combout  = (\mem0|filt0|del[7][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[7][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~101_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~101 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N11
dffeas \mem0|filt0|del[8][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~117 (
// Equation(s):
// \mem0|filt0|del~117_combout  = (\mem0|filt0|del[8][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][15]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~117_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~117 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y10_N1
dffeas \mem0|filt0|del[9][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~134 (
// Equation(s):
// \mem0|filt0|del~134_combout  = (\mem0|filt0|del[9][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][15]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~134_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~134 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y10_N7
dffeas \mem0|filt0|del[10][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~152 (
// Equation(s):
// \mem0|filt0|del~152_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[10][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|filt0|del[10][15]~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~152_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~152 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y9_N23
dffeas \mem0|filt0|del[11][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~171 (
// Equation(s):
// \mem0|filt0|del~171_combout  = (\mem0|filt0|del[11][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][15]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~171_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~171 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y9_N31
dffeas \mem0|filt0|del[12][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~191 (
// Equation(s):
// \mem0|filt0|del~191_combout  = (\mem0|filt0|del[12][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[12][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~191_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~191 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N5
dffeas \mem0|filt0|del[13][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][15] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N0
fiftyfivenm_lcell_comb \mem0|d~10 (
// Equation(s):
// \mem0|d~10_combout  = (\mem0|KP_state.010~q  & (\mem0|Mult1|auto_generated|op_1~14_combout )) # (!\mem0|KP_state.010~q  & ((\mem0|Mult0|auto_generated|op_1~14_combout )))

	.dataa(\mem0|KP_state.010~q ),
	.datab(\mem0|Mult1|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(\mem0|Mult0|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\mem0|d~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~10 .lut_mask = 16'hDD88;
defparam \mem0|d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N27
dffeas \mem0|d[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|d~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[13] .is_wysiwyg = "true";
defparam \mem0|d[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y10_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [13],\mem0|d [12]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~277 (
// Equation(s):
// \mem0|filt0|del~277_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & \RESET_DELAY_n~q )

	.dataa(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~277_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~277 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N27
dffeas \mem0|filt0|del[0][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~264 (
// Equation(s):
// \mem0|filt0|del~264_combout  = (\mem0|filt0|del[0][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][13]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~264_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~264 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N11
dffeas \mem0|filt0|del[1][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~250 (
// Equation(s):
// \mem0|filt0|del~250_combout  = (\mem0|filt0|del[1][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][13]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~250_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~250 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N19
dffeas \mem0|filt0|del[2][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~38 (
// Equation(s):
// \mem0|filt0|del~38_combout  = (\mem0|filt0|del[2][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][13]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~38 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N17
dffeas \mem0|filt0|del[3][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~49 (
// Equation(s):
// \mem0|filt0|del~49_combout  = (\mem0|filt0|del[3][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][13]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~49 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N15
dffeas \mem0|filt0|del[4][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~61 (
// Equation(s):
// \mem0|filt0|del~61_combout  = (\mem0|filt0|del[4][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][13]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~61 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N9
dffeas \mem0|filt0|del[5][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~74 (
// Equation(s):
// \mem0|filt0|del~74_combout  = (\mem0|filt0|del[5][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~74_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~74 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N13
dffeas \mem0|filt0|del[6][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~88 (
// Equation(s):
// \mem0|filt0|del~88_combout  = (\mem0|filt0|del[6][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[6][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~88_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~88 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N15
dffeas \mem0|filt0|del[7][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~103 (
// Equation(s):
// \mem0|filt0|del~103_combout  = (\mem0|filt0|del[7][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][13]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~103_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~103 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y10_N11
dffeas \mem0|filt0|del[8][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~119 (
// Equation(s):
// \mem0|filt0|del~119_combout  = (\mem0|filt0|del[8][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[8][13]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~119_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~119 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y10_N15
dffeas \mem0|filt0|del[9][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~136 (
// Equation(s):
// \mem0|filt0|del~136_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[9][13]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|filt0|del[9][13]~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~136_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~136 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y10_N13
dffeas \mem0|filt0|del[10][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~154 (
// Equation(s):
// \mem0|filt0|del~154_combout  = (\mem0|filt0|del[10][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][13]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~154_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~154 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y10_N5
dffeas \mem0|filt0|del[11][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~173 (
// Equation(s):
// \mem0|filt0|del~173_combout  = (\mem0|filt0|del[11][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~173_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~173 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N3
dffeas \mem0|filt0|del[12][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~193 (
// Equation(s):
// \mem0|filt0|del~193_combout  = (\mem0|filt0|del[12][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[12][13]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~193_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~193 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N5
dffeas \mem0|filt0|del[13][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~214 (
// Equation(s):
// \mem0|filt0|del~214_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[13][13]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\mem0|filt0|del[13][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~214_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~214 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y16_N23
dffeas \mem0|filt0|del[14][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][13] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N8
fiftyfivenm_lcell_comb \mem0|d~12 (
// Equation(s):
// \mem0|d~12_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~10_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~10_combout ))

	.dataa(\mem0|KP_state.010~q ),
	.datab(\mem0|Mult0|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(\mem0|Mult1|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\mem0|d~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~12 .lut_mask = 16'hEE44;
defparam \mem0|d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y14_N9
dffeas \mem0|d[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[11] .is_wysiwyg = "true";
defparam \mem0|d[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [11],\mem0|d [10]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~302 (
// Equation(s):
// \mem0|filt0|del~302_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~302_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~302 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N25
dffeas \mem0|filt0|del[0][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~302_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~291 (
// Equation(s):
// \mem0|filt0|del~291_combout  = (\mem0|filt0|del[0][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[0][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~291_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~291 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N5
dffeas \mem0|filt0|del[1][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~279 (
// Equation(s):
// \mem0|filt0|del~279_combout  = (\mem0|filt0|del[1][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~279_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~279 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N13
dffeas \mem0|filt0|del[2][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~266 (
// Equation(s):
// \mem0|filt0|del~266_combout  = (\mem0|filt0|del[2][11]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~266_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~266 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N17
dffeas \mem0|filt0|del[3][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~252 (
// Equation(s):
// \mem0|filt0|del~252_combout  = (\mem0|filt0|del[3][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~252_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~252 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N1
dffeas \mem0|filt0|del[4][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~63 (
// Equation(s):
// \mem0|filt0|del~63_combout  = (\mem0|filt0|del[4][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~63 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N21
dffeas \mem0|filt0|del[5][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~76 (
// Equation(s):
// \mem0|filt0|del~76_combout  = (\mem0|filt0|del[5][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~76_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~76 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N3
dffeas \mem0|filt0|del[6][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~90 (
// Equation(s):
// \mem0|filt0|del~90_combout  = (\mem0|filt0|del[6][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~90_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~90 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N15
dffeas \mem0|filt0|del[7][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~105 (
// Equation(s):
// \mem0|filt0|del~105_combout  = (\mem0|filt0|del[7][11]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[7][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~105_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~105 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N5
dffeas \mem0|filt0|del[8][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~121 (
// Equation(s):
// \mem0|filt0|del~121_combout  = (\mem0|filt0|del[8][11]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[8][11]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~121_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~121 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y10_N5
dffeas \mem0|filt0|del[9][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~138 (
// Equation(s):
// \mem0|filt0|del~138_combout  = (\mem0|filt0|del[9][11]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[9][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~138_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~138 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N3
dffeas \mem0|filt0|del[10][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~156 (
// Equation(s):
// \mem0|filt0|del~156_combout  = (\mem0|filt0|del[10][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~156_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~156 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y10_N3
dffeas \mem0|filt0|del[11][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~175 (
// Equation(s):
// \mem0|filt0|del~175_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[11][11]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\mem0|filt0|del[11][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~175_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~175 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y10_N3
dffeas \mem0|filt0|del[12][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~195 (
// Equation(s):
// \mem0|filt0|del~195_combout  = (\mem0|filt0|del[12][11]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[12][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~195_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~195 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N7
dffeas \mem0|filt0|del[13][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~216 (
// Equation(s):
// \mem0|filt0|del~216_combout  = (\mem0|filt0|del[13][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][11]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~216_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~216 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N1
dffeas \mem0|filt0|del[14][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~238 (
// Equation(s):
// \mem0|filt0|del~238_combout  = (\mem0|filt0|del[14][11]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[14][11]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~238_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~238 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N21
dffeas \mem0|filt0|del[15][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][11] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N6
fiftyfivenm_lcell_comb \mem0|d~11 (
// Equation(s):
// \mem0|d~11_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~12_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~12_combout ))

	.dataa(\mem0|Mult0|auto_generated|op_1~12_combout ),
	.datab(gnd),
	.datac(\mem0|Mult1|auto_generated|op_1~12_combout ),
	.datad(\mem0|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem0|d~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~11 .lut_mask = 16'hF0AA;
defparam \mem0|d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N29
dffeas \mem0|d[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|d~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[12] .is_wysiwyg = "true";
defparam \mem0|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~290 (
// Equation(s):
// \mem0|filt0|del~290_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~290_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~290 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N27
dffeas \mem0|filt0|del[0][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~278 (
// Equation(s):
// \mem0|filt0|del~278_combout  = (\mem0|filt0|del[0][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~278_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~278 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N13
dffeas \mem0|filt0|del[1][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~265 (
// Equation(s):
// \mem0|filt0|del~265_combout  = (\mem0|filt0|del[1][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~265_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~265 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N11
dffeas \mem0|filt0|del[2][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~251 (
// Equation(s):
// \mem0|filt0|del~251_combout  = (\mem0|filt0|del[2][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~251_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~251 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N31
dffeas \mem0|filt0|del[3][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~50 (
// Equation(s):
// \mem0|filt0|del~50_combout  = (\mem0|filt0|del[3][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[3][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~50 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N23
dffeas \mem0|filt0|del[4][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~62 (
// Equation(s):
// \mem0|filt0|del~62_combout  = (\mem0|filt0|del[4][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~62 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N19
dffeas \mem0|filt0|del[5][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~75 (
// Equation(s):
// \mem0|filt0|del~75_combout  = (\mem0|filt0|del[5][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~75_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~75 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N3
dffeas \mem0|filt0|del[6][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~89 (
// Equation(s):
// \mem0|filt0|del~89_combout  = (\mem0|filt0|del[6][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[6][12]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~89_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~89 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y10_N13
dffeas \mem0|filt0|del[7][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~104 (
// Equation(s):
// \mem0|filt0|del~104_combout  = (\mem0|filt0|del[7][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[7][12]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~104_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~104 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y10_N9
dffeas \mem0|filt0|del[8][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~120 (
// Equation(s):
// \mem0|filt0|del~120_combout  = (\mem0|filt0|del[8][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~120_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~120 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N11
dffeas \mem0|filt0|del[9][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~137 (
// Equation(s):
// \mem0|filt0|del~137_combout  = (\mem0|filt0|del[9][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[9][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~137_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~137 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N5
dffeas \mem0|filt0|del[10][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~155 (
// Equation(s):
// \mem0|filt0|del~155_combout  = (\mem0|filt0|del[10][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~155_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~155 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y10_N5
dffeas \mem0|filt0|del[11][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~174 (
// Equation(s):
// \mem0|filt0|del~174_combout  = (\mem0|filt0|del[11][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][12]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~174_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~174 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y10_N9
dffeas \mem0|filt0|del[12][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~194 (
// Equation(s):
// \mem0|filt0|del~194_combout  = (\mem0|filt0|del[12][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~194_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~194 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N1
dffeas \mem0|filt0|del[13][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][12] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N2
fiftyfivenm_lcell_comb \mem0|d~9 (
// Equation(s):
// \mem0|d~9_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~16_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~16_combout ))

	.dataa(\mem0|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem0|Mult0|auto_generated|op_1~16_combout ),
	.datad(\mem0|Mult1|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\mem0|d~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~9 .lut_mask = 16'hFA50;
defparam \mem0|d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N1
dffeas \mem0|d[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|d~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[14] .is_wysiwyg = "true";
defparam \mem0|d[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~263 (
// Equation(s):
// \mem0|filt0|del~263_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~263_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~263 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N17
dffeas \mem0|filt0|del[0][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~249 (
// Equation(s):
// \mem0|filt0|del~249_combout  = (\mem0|filt0|del[0][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[0][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~249_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~249 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N21
dffeas \mem0|filt0|del[1][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~27 (
// Equation(s):
// \mem0|filt0|del~27_combout  = (\mem0|filt0|del[1][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~27 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N1
dffeas \mem0|filt0|del[2][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~37 (
// Equation(s):
// \mem0|filt0|del~37_combout  = (\mem0|filt0|del[2][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~37 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N7
dffeas \mem0|filt0|del[3][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~48 (
// Equation(s):
// \mem0|filt0|del~48_combout  = (\mem0|filt0|del[3][14]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[3][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~48 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N9
dffeas \mem0|filt0|del[4][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~60 (
// Equation(s):
// \mem0|filt0|del~60_combout  = (\mem0|filt0|del[4][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~60 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N29
dffeas \mem0|filt0|del[5][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~73 (
// Equation(s):
// \mem0|filt0|del~73_combout  = (\mem0|filt0|del[5][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~73_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~73 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N5
dffeas \mem0|filt0|del[6][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~87 (
// Equation(s):
// \mem0|filt0|del~87_combout  = (\mem0|filt0|del[6][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~87_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~87 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N25
dffeas \mem0|filt0|del[7][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~102 (
// Equation(s):
// \mem0|filt0|del~102_combout  = (\mem0|filt0|del[7][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~102_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~102 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N15
dffeas \mem0|filt0|del[8][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~118 (
// Equation(s):
// \mem0|filt0|del~118_combout  = (\mem0|filt0|del[8][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~118_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~118 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N13
dffeas \mem0|filt0|del[9][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~135 (
// Equation(s):
// \mem0|filt0|del~135_combout  = (\mem0|filt0|del[9][14]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[9][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~135_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~135 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N7
dffeas \mem0|filt0|del[10][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][14] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N10
fiftyfivenm_lcell_comb \mem0|d~14 (
// Equation(s):
// \mem0|d~14_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~6_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~6_combout ))

	.dataa(\mem0|KP_state.010~q ),
	.datab(\mem0|Mult0|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(\mem0|Mult1|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\mem0|d~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~14 .lut_mask = 16'hEE44;
defparam \mem0|d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y14_N11
dffeas \mem0|d[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[9] .is_wysiwyg = "true";
defparam \mem0|d[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [9],\mem0|d [8]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~323 (
// Equation(s):
// \mem0|filt0|del~323_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~323_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~323 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y15_N5
dffeas \mem0|filt0|del[0][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~314 (
// Equation(s):
// \mem0|filt0|del~314_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[0][9]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\mem0|filt0|del[0][9]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~314_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~314 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N17
dffeas \mem0|filt0|del[1][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~304 (
// Equation(s):
// \mem0|filt0|del~304_combout  = (\mem0|filt0|del[1][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][9]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~304_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~304 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N7
dffeas \mem0|filt0|del[2][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~304_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~293 (
// Equation(s):
// \mem0|filt0|del~293_combout  = (\mem0|filt0|del[2][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][9]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~293_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~293 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N21
dffeas \mem0|filt0|del[3][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~281 (
// Equation(s):
// \mem0|filt0|del~281_combout  = (\mem0|filt0|del[3][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][9]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~281_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~281 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N27
dffeas \mem0|filt0|del[4][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~268 (
// Equation(s):
// \mem0|filt0|del~268_combout  = (\mem0|filt0|del[4][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][9]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~268_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~268 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N13
dffeas \mem0|filt0|del[5][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~254 (
// Equation(s):
// \mem0|filt0|del~254_combout  = (\mem0|filt0|del[5][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][9]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~254_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~254 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N11
dffeas \mem0|filt0|del[6][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~92 (
// Equation(s):
// \mem0|filt0|del~92_combout  = (\mem0|filt0|del[6][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][9]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~92_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~92 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N9
dffeas \mem0|filt0|del[7][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~107 (
// Equation(s):
// \mem0|filt0|del~107_combout  = (\mem0|filt0|del[7][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][9]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~107_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~107 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y10_N3
dffeas \mem0|filt0|del[8][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~123 (
// Equation(s):
// \mem0|filt0|del~123_combout  = (\mem0|filt0|del[8][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[8][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~123_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~123 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N1
dffeas \mem0|filt0|del[9][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~140 (
// Equation(s):
// \mem0|filt0|del~140_combout  = (\mem0|filt0|del[9][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][9]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~140_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~140 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N9
dffeas \mem0|filt0|del[10][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~158 (
// Equation(s):
// \mem0|filt0|del~158_combout  = (\mem0|filt0|del[10][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][9]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~158_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~158 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y10_N7
dffeas \mem0|filt0|del[11][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~177 (
// Equation(s):
// \mem0|filt0|del~177_combout  = (\mem0|filt0|del[11][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][9]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~177_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~177 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y10_N1
dffeas \mem0|filt0|del[12][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~197 (
// Equation(s):
// \mem0|filt0|del~197_combout  = (\mem0|filt0|del[12][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[12][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~197_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~197 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N5
dffeas \mem0|filt0|del[13][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~218 (
// Equation(s):
// \mem0|filt0|del~218_combout  = (\mem0|filt0|del[13][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][9]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~218_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~218 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N3
dffeas \mem0|filt0|del[14][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][9] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N4
fiftyfivenm_lcell_comb \mem0|d~13 (
// Equation(s):
// \mem0|d~13_combout  = (\mem0|KP_state.010~q  & (\mem0|Mult1|auto_generated|op_1~8_combout )) # (!\mem0|KP_state.010~q  & ((\mem0|Mult0|auto_generated|op_1~8_combout )))

	.dataa(\mem0|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem0|Mult1|auto_generated|op_1~8_combout ),
	.datad(\mem0|Mult0|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\mem0|d~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~13 .lut_mask = 16'hF5A0;
defparam \mem0|d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y14_N21
dffeas \mem0|d[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|d~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[10] .is_wysiwyg = "true";
defparam \mem0|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~313 (
// Equation(s):
// \mem0|filt0|del~313_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~313_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~313 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N9
dffeas \mem0|filt0|del[0][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~303 (
// Equation(s):
// \mem0|filt0|del~303_combout  = (\mem0|filt0|del[0][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[0][10]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~303_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~303 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N7
dffeas \mem0|filt0|del[1][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~292 (
// Equation(s):
// \mem0|filt0|del~292_combout  = (\mem0|filt0|del[1][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~292_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~292 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N27
dffeas \mem0|filt0|del[2][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~292_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~280 (
// Equation(s):
// \mem0|filt0|del~280_combout  = (\mem0|filt0|del[2][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~280_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~280 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N23
dffeas \mem0|filt0|del[3][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~267 (
// Equation(s):
// \mem0|filt0|del~267_combout  = (\mem0|filt0|del[3][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[3][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~267_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~267 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N11
dffeas \mem0|filt0|del[4][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~253 (
// Equation(s):
// \mem0|filt0|del~253_combout  = (\mem0|filt0|del[4][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~253_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~253 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N31
dffeas \mem0|filt0|del[5][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~77 (
// Equation(s):
// \mem0|filt0|del~77_combout  = (\mem0|filt0|del[5][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~77_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~77 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N29
dffeas \mem0|filt0|del[6][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~91 (
// Equation(s):
// \mem0|filt0|del~91_combout  = (\mem0|filt0|del[6][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][10]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~91_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~91 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y8_N1
dffeas \mem0|filt0|del[7][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~106 (
// Equation(s):
// \mem0|filt0|del~106_combout  = (\mem0|filt0|del[7][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][10]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~106_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~106 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \mem0|filt0|del[8][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~122 (
// Equation(s):
// \mem0|filt0|del~122_combout  = (\mem0|filt0|del[8][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[8][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~122_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~122 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N1
dffeas \mem0|filt0|del[9][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~139 (
// Equation(s):
// \mem0|filt0|del~139_combout  = (\mem0|filt0|del[9][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[9][10]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~139_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~139 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y10_N5
dffeas \mem0|filt0|del[10][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~157 (
// Equation(s):
// \mem0|filt0|del~157_combout  = (\mem0|filt0|del[10][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[10][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~157_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~157 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y10_N1
dffeas \mem0|filt0|del[11][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~176 (
// Equation(s):
// \mem0|filt0|del~176_combout  = (\mem0|filt0|del[11][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~176_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~176 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N29
dffeas \mem0|filt0|del[12][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][10] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N4
fiftyfivenm_lcell_comb \mem0|d~15 (
// Equation(s):
// \mem0|d~15_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~4_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~4_combout ))

	.dataa(\mem0|KP_state.010~q ),
	.datab(\mem0|Mult0|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(\mem0|Mult1|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\mem0|d~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~15 .lut_mask = 16'hEE44;
defparam \mem0|d~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y10_N1
dffeas \mem0|d[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|d~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[8] .is_wysiwyg = "true";
defparam \mem0|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~332 (
// Equation(s):
// \mem0|filt0|del~332_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~332_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~332 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N7
dffeas \mem0|filt0|del[0][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~332_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~324 (
// Equation(s):
// \mem0|filt0|del~324_combout  = (\mem0|filt0|del[0][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][8]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~324_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~324 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N25
dffeas \mem0|filt0|del[1][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~324_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~315 (
// Equation(s):
// \mem0|filt0|del~315_combout  = (\mem0|filt0|del[1][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][8]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~315_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~315 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N3
dffeas \mem0|filt0|del[2][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~305 (
// Equation(s):
// \mem0|filt0|del~305_combout  = (\mem0|filt0|del[2][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][8]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~305_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~305 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N13
dffeas \mem0|filt0|del[3][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~294 (
// Equation(s):
// \mem0|filt0|del~294_combout  = (\mem0|filt0|del[3][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[3][8]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~294_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~294 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N23
dffeas \mem0|filt0|del[4][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~282 (
// Equation(s):
// \mem0|filt0|del~282_combout  = (\mem0|filt0|del[4][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][8]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~282_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~282 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N1
dffeas \mem0|filt0|del[5][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~282_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~269 (
// Equation(s):
// \mem0|filt0|del~269_combout  = (\mem0|filt0|del[5][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][8]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~269_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~269 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N5
dffeas \mem0|filt0|del[6][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~255 (
// Equation(s):
// \mem0|filt0|del~255_combout  = (\mem0|filt0|del[6][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][8]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~255_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~255 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N29
dffeas \mem0|filt0|del[7][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~108 (
// Equation(s):
// \mem0|filt0|del~108_combout  = (\mem0|filt0|del[7][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][8]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~108_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~108 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N31
dffeas \mem0|filt0|del[8][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~124 (
// Equation(s):
// \mem0|filt0|del~124_combout  = (\mem0|filt0|del[8][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][8]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~124_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~124 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N21
dffeas \mem0|filt0|del[9][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~141 (
// Equation(s):
// \mem0|filt0|del~141_combout  = (\mem0|filt0|del[9][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][8]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~141_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~141 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N21
dffeas \mem0|filt0|del[10][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~159 (
// Equation(s):
// \mem0|filt0|del~159_combout  = (\mem0|filt0|del[10][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][8]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~159_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~159 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N3
dffeas \mem0|filt0|del[11][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~178 (
// Equation(s):
// \mem0|filt0|del~178_combout  = (\mem0|filt0|del[11][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~178_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~178 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N27
dffeas \mem0|filt0|del[12][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~198 (
// Equation(s):
// \mem0|filt0|del~198_combout  = (\mem0|filt0|del[12][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[12][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~198_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~198 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N5
dffeas \mem0|filt0|del[13][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][8] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N12
fiftyfivenm_lcell_comb \mem0|d~16 (
// Equation(s):
// \mem0|d~16_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~2_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~2_combout ))

	.dataa(\mem0|KP_state.010~q ),
	.datab(\mem0|Mult0|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(\mem0|Mult1|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\mem0|d~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~16 .lut_mask = 16'hEE44;
defparam \mem0|d~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y10_N13
dffeas \mem0|d[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[7] .is_wysiwyg = "true";
defparam \mem0|d[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [7],\mem0|d [6]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~340 (
// Equation(s):
// \mem0|filt0|del~340_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~340_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~340 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N23
dffeas \mem0|filt0|del[0][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~333 (
// Equation(s):
// \mem0|filt0|del~333_combout  = (\mem0|filt0|del[0][7]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~333_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~333 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \mem0|filt0|del[1][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~325 (
// Equation(s):
// \mem0|filt0|del~325_combout  = (\mem0|filt0|del[1][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~325_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~325 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N11
dffeas \mem0|filt0|del[2][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~316 (
// Equation(s):
// \mem0|filt0|del~316_combout  = (\mem0|filt0|del[2][7]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~316_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~316 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N21
dffeas \mem0|filt0|del[3][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~306 (
// Equation(s):
// \mem0|filt0|del~306_combout  = (\mem0|filt0|del[3][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~306_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~306 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N15
dffeas \mem0|filt0|del[4][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~295 (
// Equation(s):
// \mem0|filt0|del~295_combout  = (\mem0|filt0|del[4][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~295_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~295 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \mem0|filt0|del[5][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~283 (
// Equation(s):
// \mem0|filt0|del~283_combout  = (\mem0|filt0|del[5][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~283_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~283 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N27
dffeas \mem0|filt0|del[6][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~270 (
// Equation(s):
// \mem0|filt0|del~270_combout  = (\mem0|filt0|del[6][7]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[6][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~270_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~270 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N25
dffeas \mem0|filt0|del[7][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~256 (
// Equation(s):
// \mem0|filt0|del~256_combout  = (\mem0|filt0|del[7][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~256_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~256 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N31
dffeas \mem0|filt0|del[8][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~125 (
// Equation(s):
// \mem0|filt0|del~125_combout  = (\mem0|filt0|del[8][7]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[8][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~125_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~125 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N19
dffeas \mem0|filt0|del[9][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~142 (
// Equation(s):
// \mem0|filt0|del~142_combout  = (\mem0|filt0|del[9][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~142_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~142 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \mem0|filt0|del[10][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~160 (
// Equation(s):
// \mem0|filt0|del~160_combout  = (\mem0|filt0|del[10][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~160_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~160 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y10_N9
dffeas \mem0|filt0|del[11][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~179 (
// Equation(s):
// \mem0|filt0|del~179_combout  = (\mem0|filt0|del[11][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[11][7]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~179_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~179 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y10_N11
dffeas \mem0|filt0|del[12][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~199 (
// Equation(s):
// \mem0|filt0|del~199_combout  = (\mem0|filt0|del[12][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~199_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~199 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N3
dffeas \mem0|filt0|del[13][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][7] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N10
fiftyfivenm_lcell_comb \mem0|d~17 (
// Equation(s):
// \mem0|d~17_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~0_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~0_combout ))

	.dataa(gnd),
	.datab(\mem0|Mult0|auto_generated|op_1~0_combout ),
	.datac(\mem0|Mult1|auto_generated|op_1~0_combout ),
	.datad(\mem0|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem0|d~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~17 .lut_mask = 16'hF0CC;
defparam \mem0|d~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y10_N3
dffeas \mem0|d[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|d~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[6] .is_wysiwyg = "true";
defparam \mem0|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~347 (
// Equation(s):
// \mem0|filt0|del~347_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~347_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~347 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N25
dffeas \mem0|filt0|del[0][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~347_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~341 (
// Equation(s):
// \mem0|filt0|del~341_combout  = (\mem0|filt0|del[0][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[0][6]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~341_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~341 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N7
dffeas \mem0|filt0|del[1][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~334 (
// Equation(s):
// \mem0|filt0|del~334_combout  = (\mem0|filt0|del[1][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][6]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~334_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~334 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N17
dffeas \mem0|filt0|del[2][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~334_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~326 (
// Equation(s):
// \mem0|filt0|del~326_combout  = (\mem0|filt0|del[2][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][6]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~326_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~326 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N11
dffeas \mem0|filt0|del[3][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~326_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~317 (
// Equation(s):
// \mem0|filt0|del~317_combout  = (\mem0|filt0|del[3][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[3][6]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~317_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~317 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N29
dffeas \mem0|filt0|del[4][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~317_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~307 (
// Equation(s):
// \mem0|filt0|del~307_combout  = (\mem0|filt0|del[4][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][6]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~307_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~307 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N23
dffeas \mem0|filt0|del[5][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~296 (
// Equation(s):
// \mem0|filt0|del~296_combout  = (\mem0|filt0|del[5][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][6]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~296_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~296 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N1
dffeas \mem0|filt0|del[6][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~284 (
// Equation(s):
// \mem0|filt0|del~284_combout  = (\mem0|filt0|del[6][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][6]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~284_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~284 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N31
dffeas \mem0|filt0|del[7][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~284_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~271 (
// Equation(s):
// \mem0|filt0|del~271_combout  = (\mem0|filt0|del[7][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[7][6]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~271_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~271 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N25
dffeas \mem0|filt0|del[8][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~257 (
// Equation(s):
// \mem0|filt0|del~257_combout  = (\mem0|filt0|del[8][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][6]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~257_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~257 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N19
dffeas \mem0|filt0|del[9][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~143 (
// Equation(s):
// \mem0|filt0|del~143_combout  = (\mem0|filt0|del[9][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][6]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~143_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~143 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N21
dffeas \mem0|filt0|del[10][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~161 (
// Equation(s):
// \mem0|filt0|del~161_combout  = (\mem0|filt0|del[10][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][6]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~161_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~161 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N27
dffeas \mem0|filt0|del[11][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~180 (
// Equation(s):
// \mem0|filt0|del~180_combout  = (\mem0|filt0|del[11][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][6]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~180_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~180 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y14_N13
dffeas \mem0|filt0|del[12][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~200 (
// Equation(s):
// \mem0|filt0|del~200_combout  = (\mem0|filt0|del[12][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][6]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~200_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~200 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N7
dffeas \mem0|filt0|del[13][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][6] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N8
fiftyfivenm_lcell_comb \mem0|d~20 (
// Equation(s):
// \mem0|d~20_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|w212w [15]))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|w212w [15]))

	.dataa(gnd),
	.datab(\mem0|Mult0|auto_generated|w212w [15]),
	.datac(\mem0|KP_state.010~q ),
	.datad(\mem0|Mult1|auto_generated|w212w [15]),
	.cin(gnd),
	.combout(\mem0|d~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~20 .lut_mask = 16'hFC0C;
defparam \mem0|d~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N9
dffeas \mem0|d[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[3] .is_wysiwyg = "true";
defparam \mem0|d[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [3],\mem0|d [2]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~362 (
// Equation(s):
// \mem0|filt0|del~362_combout  = (\RESET_DELAY_n~q  & \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\mem0|filt0|del~362_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~362 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N15
dffeas \mem0|filt0|del[0][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~359 (
// Equation(s):
// \mem0|filt0|del~359_combout  = (\mem0|filt0|del[0][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[0][3]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~359_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~359 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N21
dffeas \mem0|filt0|del[1][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~355 (
// Equation(s):
// \mem0|filt0|del~355_combout  = (\mem0|filt0|del[1][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~355_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~355 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N15
dffeas \mem0|filt0|del[2][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~350 (
// Equation(s):
// \mem0|filt0|del~350_combout  = (\mem0|filt0|del[2][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~350_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~350 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N9
dffeas \mem0|filt0|del[3][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~344 (
// Equation(s):
// \mem0|filt0|del~344_combout  = (\mem0|filt0|del[3][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~344_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~344 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N23
dffeas \mem0|filt0|del[4][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~344_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~337 (
// Equation(s):
// \mem0|filt0|del~337_combout  = (\mem0|filt0|del[4][3]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~337_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~337 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N25
dffeas \mem0|filt0|del[5][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~337_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~329 (
// Equation(s):
// \mem0|filt0|del~329_combout  = (\mem0|filt0|del[5][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~329_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~329 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N11
dffeas \mem0|filt0|del[6][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~320 (
// Equation(s):
// \mem0|filt0|del~320_combout  = (\mem0|filt0|del[6][3]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[6][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~320_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~320 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N13
dffeas \mem0|filt0|del[7][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~310 (
// Equation(s):
// \mem0|filt0|del~310_combout  = (\mem0|filt0|del[7][3]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[7][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~310_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~310 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N19
dffeas \mem0|filt0|del[8][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~299 (
// Equation(s):
// \mem0|filt0|del~299_combout  = (\mem0|filt0|del[8][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~299_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~299 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N5
dffeas \mem0|filt0|del[9][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~287 (
// Equation(s):
// \mem0|filt0|del~287_combout  = (\mem0|filt0|del[9][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~287_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~287 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N27
dffeas \mem0|filt0|del[10][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~274 (
// Equation(s):
// \mem0|filt0|del~274_combout  = (\mem0|filt0|del[10][3]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[10][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~274_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~274 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N29
dffeas \mem0|filt0|del[11][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~260 (
// Equation(s):
// \mem0|filt0|del~260_combout  = (\mem0|filt0|del[11][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[11][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~260_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~260 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N31
dffeas \mem0|filt0|del[12][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~203 (
// Equation(s):
// \mem0|filt0|del~203_combout  = (\mem0|filt0|del[12][3]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[12][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~203_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~203 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y6_N17
dffeas \mem0|filt0|del[13][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~224 (
// Equation(s):
// \mem0|filt0|del~224_combout  = (\mem0|filt0|del[13][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][3]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~224_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~224 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N5
dffeas \mem0|filt0|del[14][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~246 (
// Equation(s):
// \mem0|filt0|del~246_combout  = (\mem0|filt0|del[14][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[14][3]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~246_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~246 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N5
dffeas \mem0|filt0|del[15][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][3] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N22
fiftyfivenm_lcell_comb \mem0|d~19 (
// Equation(s):
// \mem0|d~19_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|w212w [16]))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|w212w [16]))

	.dataa(\mem0|Mult0|auto_generated|w212w [16]),
	.datab(gnd),
	.datac(\mem0|KP_state.010~q ),
	.datad(\mem0|Mult1|auto_generated|w212w [16]),
	.cin(gnd),
	.combout(\mem0|d~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~19 .lut_mask = 16'hFA0A;
defparam \mem0|d~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N23
dffeas \mem0|d[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[4] .is_wysiwyg = "true";
defparam \mem0|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~353 (
// Equation(s):
// \mem0|filt0|del~353_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~353_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~353 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N27
dffeas \mem0|filt0|del[0][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~348 (
// Equation(s):
// \mem0|filt0|del~348_combout  = (\mem0|filt0|del[0][5]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~348_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~348 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \mem0|filt0|del[1][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~348_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~342 (
// Equation(s):
// \mem0|filt0|del~342_combout  = (\mem0|filt0|del[1][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~342_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~342 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N31
dffeas \mem0|filt0|del[2][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~342_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~335 (
// Equation(s):
// \mem0|filt0|del~335_combout  = (\mem0|filt0|del[2][5]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~335_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~335 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N17
dffeas \mem0|filt0|del[3][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~327 (
// Equation(s):
// \mem0|filt0|del~327_combout  = (\mem0|filt0|del[3][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~327_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~327 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N19
dffeas \mem0|filt0|del[4][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~327_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~318 (
// Equation(s):
// \mem0|filt0|del~318_combout  = (\mem0|filt0|del[4][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~318_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~318 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N29
dffeas \mem0|filt0|del[5][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~308 (
// Equation(s):
// \mem0|filt0|del~308_combout  = (\mem0|filt0|del[5][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~308_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~308 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N11
dffeas \mem0|filt0|del[6][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~297 (
// Equation(s):
// \mem0|filt0|del~297_combout  = (\mem0|filt0|del[6][5]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[6][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~297_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~297 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N21
dffeas \mem0|filt0|del[7][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~285 (
// Equation(s):
// \mem0|filt0|del~285_combout  = (\mem0|filt0|del[7][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~285_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~285 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N7
dffeas \mem0|filt0|del[8][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~272 (
// Equation(s):
// \mem0|filt0|del~272_combout  = (\mem0|filt0|del[8][5]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[8][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~272_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~272 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N13
dffeas \mem0|filt0|del[9][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~258 (
// Equation(s):
// \mem0|filt0|del~258_combout  = (\mem0|filt0|del[9][5]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[9][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~258_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~258 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N23
dffeas \mem0|filt0|del[10][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~162 (
// Equation(s):
// \mem0|filt0|del~162_combout  = (\mem0|filt0|del[10][5]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[10][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~162_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~162 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N1
dffeas \mem0|filt0|del[11][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~181 (
// Equation(s):
// \mem0|filt0|del~181_combout  = (\mem0|filt0|del[11][5]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~181_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~181 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N17
dffeas \mem0|filt0|del[12][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][5] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N10
fiftyfivenm_lcell_comb \mem0|d~21 (
// Equation(s):
// \mem0|d~21_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|w212w [14]))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|w212w [14]))

	.dataa(\mem0|Mult0|auto_generated|w212w [14]),
	.datab(gnd),
	.datac(\mem0|KP_state.010~q ),
	.datad(\mem0|Mult1|auto_generated|w212w [14]),
	.cin(gnd),
	.combout(\mem0|d~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~21 .lut_mask = 16'hFA0A;
defparam \mem0|d~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N11
dffeas \mem0|d[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[2] .is_wysiwyg = "true";
defparam \mem0|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~365 (
// Equation(s):
// \mem0|filt0|del~365_combout  = (\RESET_DELAY_n~q  & \mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [10])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~365_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~365 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N15
dffeas \mem0|filt0|del[0][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~363 (
// Equation(s):
// \mem0|filt0|del~363_combout  = (\mem0|filt0|del[0][2]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~363_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~363 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N23
dffeas \mem0|filt0|del[1][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~360 (
// Equation(s):
// \mem0|filt0|del~360_combout  = (\mem0|filt0|del[1][2]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~360_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~360 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N21
dffeas \mem0|filt0|del[2][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~356 (
// Equation(s):
// \mem0|filt0|del~356_combout  = (\mem0|filt0|del[2][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~356_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~356 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N7
dffeas \mem0|filt0|del[3][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~351 (
// Equation(s):
// \mem0|filt0|del~351_combout  = (\mem0|filt0|del[3][2]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[3][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~351_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~351 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N1
dffeas \mem0|filt0|del[4][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~345 (
// Equation(s):
// \mem0|filt0|del~345_combout  = (\mem0|filt0|del[4][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~345_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~345 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N15
dffeas \mem0|filt0|del[5][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~338 (
// Equation(s):
// \mem0|filt0|del~338_combout  = (\mem0|filt0|del[5][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~338_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~338 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N13
dffeas \mem0|filt0|del[6][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~330 (
// Equation(s):
// \mem0|filt0|del~330_combout  = (\mem0|filt0|del[6][2]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[6][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~330_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~330 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N19
dffeas \mem0|filt0|del[7][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~321 (
// Equation(s):
// \mem0|filt0|del~321_combout  = (\mem0|filt0|del[7][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~321_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~321 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N25
dffeas \mem0|filt0|del[8][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~321_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~311 (
// Equation(s):
// \mem0|filt0|del~311_combout  = (\mem0|filt0|del[8][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~311_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~311 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N31
dffeas \mem0|filt0|del[9][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~311_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~300 (
// Equation(s):
// \mem0|filt0|del~300_combout  = (\mem0|filt0|del[9][2]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[9][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~300_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~300 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N9
dffeas \mem0|filt0|del[10][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~288 (
// Equation(s):
// \mem0|filt0|del~288_combout  = (\mem0|filt0|del[10][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~288_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~288 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N11
dffeas \mem0|filt0|del[11][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~275 (
// Equation(s):
// \mem0|filt0|del~275_combout  = (\mem0|filt0|del[11][2]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~275_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~275 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N29
dffeas \mem0|filt0|del[12][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~261 (
// Equation(s):
// \mem0|filt0|del~261_combout  = (\mem0|filt0|del[12][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~261_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~261 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y8_N27
dffeas \mem0|filt0|del[13][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~225 (
// Equation(s):
// \mem0|filt0|del~225_combout  = (\mem0|filt0|del[13][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~225_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~225 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N25
dffeas \mem0|filt0|del[14][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][2] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N6
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~24_combout  = ((\mem0|Mult1|auto_generated|op_2~0_combout  $ (\mem0|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\mem0|Mult1|auto_generated|op_1~23 )))) # (GND)
// \mem0|Mult1|auto_generated|op_1~25  = CARRY((\mem0|Mult1|auto_generated|op_2~0_combout  & ((!\mem0|Mult1|auto_generated|op_1~23 ) # (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT30 ))) # (!\mem0|Mult1|auto_generated|op_2~0_combout  & 
// (!\mem0|Mult1|auto_generated|mac_out2~DATAOUT30  & !\mem0|Mult1|auto_generated|op_1~23 )))

	.dataa(\mem0|Mult1|auto_generated|op_2~0_combout ),
	.datab(\mem0|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~23 ),
	.combout(\mem0|Mult1|auto_generated|op_1~24_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~24 .lut_mask = 16'h962B;
defparam \mem0|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N8
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~26_combout  = (\mem0|Mult1|auto_generated|op_2~2_combout  & (\mem0|Mult1|auto_generated|op_1~25  & VCC)) # (!\mem0|Mult1|auto_generated|op_2~2_combout  & (!\mem0|Mult1|auto_generated|op_1~25 ))
// \mem0|Mult1|auto_generated|op_1~27  = CARRY((!\mem0|Mult1|auto_generated|op_2~2_combout  & !\mem0|Mult1|auto_generated|op_1~25 ))

	.dataa(gnd),
	.datab(\mem0|Mult1|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~25 ),
	.combout(\mem0|Mult1|auto_generated|op_1~26_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~26 .lut_mask = 16'hC303;
defparam \mem0|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N28
fiftyfivenm_lcell_comb \mem0|d~4 (
// Equation(s):
// \mem0|d~4_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~26_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~26_combout ))

	.dataa(gnd),
	.datab(\mem0|Mult0|auto_generated|op_1~26_combout ),
	.datac(\mem0|Mult1|auto_generated|op_1~26_combout ),
	.datad(\mem0|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem0|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~4 .lut_mask = 16'hF0CC;
defparam \mem0|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N29
dffeas \mem0|d[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[19] .is_wysiwyg = "true";
defparam \mem0|d[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y13_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [19],\mem0|d [18]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~10 (
// Equation(s):
// \mem0|filt0|del~10_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~10 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N5
dffeas \mem0|filt0|del[0][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~11 (
// Equation(s):
// \mem0|filt0|del~11_combout  = (\mem0|filt0|del[0][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[0][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~11 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N7
dffeas \mem0|filt0|del[1][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][18] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add55~10 (
// Equation(s):
// \mem0|filt0|Add55~10_combout  = (\mem0|filt0|del[1][20]~q  & ((\mem0|filt0|del[0][20]~q  & (\mem0|filt0|Add55~9  & VCC)) # (!\mem0|filt0|del[0][20]~q  & (!\mem0|filt0|Add55~9 )))) # (!\mem0|filt0|del[1][20]~q  & ((\mem0|filt0|del[0][20]~q  & 
// (!\mem0|filt0|Add55~9 )) # (!\mem0|filt0|del[0][20]~q  & ((\mem0|filt0|Add55~9 ) # (GND)))))
// \mem0|filt0|Add55~11  = CARRY((\mem0|filt0|del[1][20]~q  & (!\mem0|filt0|del[0][20]~q  & !\mem0|filt0|Add55~9 )) # (!\mem0|filt0|del[1][20]~q  & ((!\mem0|filt0|Add55~9 ) # (!\mem0|filt0|del[0][20]~q ))))

	.dataa(\mem0|filt0|del[1][20]~q ),
	.datab(\mem0|filt0|del[0][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add55~9 ),
	.combout(\mem0|filt0|Add55~10_combout ),
	.cout(\mem0|filt0|Add55~11 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~10 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add55~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add56~14 (
// Equation(s):
// \mem0|filt0|Add56~14_combout  = (\mem0|filt0|del[2][21]~q  & ((\mem0|filt0|Add55~14_combout  & (\mem0|filt0|Add56~13  & VCC)) # (!\mem0|filt0|Add55~14_combout  & (!\mem0|filt0|Add56~13 )))) # (!\mem0|filt0|del[2][21]~q  & ((\mem0|filt0|Add55~14_combout  & 
// (!\mem0|filt0|Add56~13 )) # (!\mem0|filt0|Add55~14_combout  & ((\mem0|filt0|Add56~13 ) # (GND)))))
// \mem0|filt0|Add56~15  = CARRY((\mem0|filt0|del[2][21]~q  & (!\mem0|filt0|Add55~14_combout  & !\mem0|filt0|Add56~13 )) # (!\mem0|filt0|del[2][21]~q  & ((!\mem0|filt0|Add56~13 ) # (!\mem0|filt0|Add55~14_combout ))))

	.dataa(\mem0|filt0|del[2][21]~q ),
	.datab(\mem0|filt0|Add55~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add56~13 ),
	.combout(\mem0|filt0|Add56~14_combout ),
	.cout(\mem0|filt0|Add56~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add56~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|Add57~18 (
// Equation(s):
// \mem0|filt0|Add57~18_combout  = (\mem0|filt0|del[3][22]~q  & ((\mem0|filt0|Add56~18_combout  & (\mem0|filt0|Add57~17  & VCC)) # (!\mem0|filt0|Add56~18_combout  & (!\mem0|filt0|Add57~17 )))) # (!\mem0|filt0|del[3][22]~q  & ((\mem0|filt0|Add56~18_combout  & 
// (!\mem0|filt0|Add57~17 )) # (!\mem0|filt0|Add56~18_combout  & ((\mem0|filt0|Add57~17 ) # (GND)))))
// \mem0|filt0|Add57~19  = CARRY((\mem0|filt0|del[3][22]~q  & (!\mem0|filt0|Add56~18_combout  & !\mem0|filt0|Add57~17 )) # (!\mem0|filt0|del[3][22]~q  & ((!\mem0|filt0|Add57~17 ) # (!\mem0|filt0|Add56~18_combout ))))

	.dataa(\mem0|filt0|del[3][22]~q ),
	.datab(\mem0|filt0|Add56~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~17 ),
	.combout(\mem0|filt0|Add57~18_combout ),
	.cout(\mem0|filt0|Add57~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add57~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add58~20 (
// Equation(s):
// \mem0|filt0|Add58~20_combout  = ((\mem0|filt0|Add57~20_combout  $ (\mem0|filt0|del[4][22]~q  $ (!\mem0|filt0|Add58~19 )))) # (GND)
// \mem0|filt0|Add58~21  = CARRY((\mem0|filt0|Add57~20_combout  & ((\mem0|filt0|del[4][22]~q ) # (!\mem0|filt0|Add58~19 ))) # (!\mem0|filt0|Add57~20_combout  & (\mem0|filt0|del[4][22]~q  & !\mem0|filt0|Add58~19 )))

	.dataa(\mem0|filt0|Add57~20_combout ),
	.datab(\mem0|filt0|del[4][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~19 ),
	.combout(\mem0|filt0|Add58~20_combout ),
	.cout(\mem0|filt0|Add58~21 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~20 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add58~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add59~22 (
// Equation(s):
// \mem0|filt0|Add59~22_combout  = (\mem0|filt0|del[5][22]~q  & ((\mem0|filt0|Add58~22_combout  & (\mem0|filt0|Add59~21  & VCC)) # (!\mem0|filt0|Add58~22_combout  & (!\mem0|filt0|Add59~21 )))) # (!\mem0|filt0|del[5][22]~q  & ((\mem0|filt0|Add58~22_combout  & 
// (!\mem0|filt0|Add59~21 )) # (!\mem0|filt0|Add58~22_combout  & ((\mem0|filt0|Add59~21 ) # (GND)))))
// \mem0|filt0|Add59~23  = CARRY((\mem0|filt0|del[5][22]~q  & (!\mem0|filt0|Add58~22_combout  & !\mem0|filt0|Add59~21 )) # (!\mem0|filt0|del[5][22]~q  & ((!\mem0|filt0|Add59~21 ) # (!\mem0|filt0|Add58~22_combout ))))

	.dataa(\mem0|filt0|del[5][22]~q ),
	.datab(\mem0|filt0|Add58~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~21 ),
	.combout(\mem0|filt0|Add59~22_combout ),
	.cout(\mem0|filt0|Add59~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add59~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add60~24 (
// Equation(s):
// \mem0|filt0|Add60~24_combout  = ((\mem0|filt0|del[6][22]~q  $ (\mem0|filt0|Add59~24_combout  $ (!\mem0|filt0|Add60~23 )))) # (GND)
// \mem0|filt0|Add60~25  = CARRY((\mem0|filt0|del[6][22]~q  & ((\mem0|filt0|Add59~24_combout ) # (!\mem0|filt0|Add60~23 ))) # (!\mem0|filt0|del[6][22]~q  & (\mem0|filt0|Add59~24_combout  & !\mem0|filt0|Add60~23 )))

	.dataa(\mem0|filt0|del[6][22]~q ),
	.datab(\mem0|filt0|Add59~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~23 ),
	.combout(\mem0|filt0|Add60~24_combout ),
	.cout(\mem0|filt0|Add60~25 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~24 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add60~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N10
fiftyfivenm_lcell_comb \mem0|filt0|Add61~26 (
// Equation(s):
// \mem0|filt0|Add61~26_combout  = (\mem0|filt0|del[7][22]~q  & ((\mem0|filt0|Add60~26_combout  & (\mem0|filt0|Add61~25  & VCC)) # (!\mem0|filt0|Add60~26_combout  & (!\mem0|filt0|Add61~25 )))) # (!\mem0|filt0|del[7][22]~q  & ((\mem0|filt0|Add60~26_combout  & 
// (!\mem0|filt0|Add61~25 )) # (!\mem0|filt0|Add60~26_combout  & ((\mem0|filt0|Add61~25 ) # (GND)))))
// \mem0|filt0|Add61~27  = CARRY((\mem0|filt0|del[7][22]~q  & (!\mem0|filt0|Add60~26_combout  & !\mem0|filt0|Add61~25 )) # (!\mem0|filt0|del[7][22]~q  & ((!\mem0|filt0|Add61~25 ) # (!\mem0|filt0|Add60~26_combout ))))

	.dataa(\mem0|filt0|del[7][22]~q ),
	.datab(\mem0|filt0|Add60~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~25 ),
	.combout(\mem0|filt0|Add61~26_combout ),
	.cout(\mem0|filt0|Add61~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add61~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add62~28 (
// Equation(s):
// \mem0|filt0|Add62~28_combout  = ((\mem0|filt0|Add61~28_combout  $ (\mem0|filt0|del[8][22]~q  $ (!\mem0|filt0|Add62~27 )))) # (GND)
// \mem0|filt0|Add62~29  = CARRY((\mem0|filt0|Add61~28_combout  & ((\mem0|filt0|del[8][22]~q ) # (!\mem0|filt0|Add62~27 ))) # (!\mem0|filt0|Add61~28_combout  & (\mem0|filt0|del[8][22]~q  & !\mem0|filt0|Add62~27 )))

	.dataa(\mem0|filt0|Add61~28_combout ),
	.datab(\mem0|filt0|del[8][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~27 ),
	.combout(\mem0|filt0|Add62~28_combout ),
	.cout(\mem0|filt0|Add62~29 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~28 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add62~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N12
fiftyfivenm_lcell_comb \mem0|filt0|Add63~30 (
// Equation(s):
// \mem0|filt0|Add63~30_combout  = (\mem0|filt0|del[9][22]~q  & ((\mem0|filt0|Add62~30_combout  & (\mem0|filt0|Add63~29  & VCC)) # (!\mem0|filt0|Add62~30_combout  & (!\mem0|filt0|Add63~29 )))) # (!\mem0|filt0|del[9][22]~q  & ((\mem0|filt0|Add62~30_combout  & 
// (!\mem0|filt0|Add63~29 )) # (!\mem0|filt0|Add62~30_combout  & ((\mem0|filt0|Add63~29 ) # (GND)))))
// \mem0|filt0|Add63~31  = CARRY((\mem0|filt0|del[9][22]~q  & (!\mem0|filt0|Add62~30_combout  & !\mem0|filt0|Add63~29 )) # (!\mem0|filt0|del[9][22]~q  & ((!\mem0|filt0|Add63~29 ) # (!\mem0|filt0|Add62~30_combout ))))

	.dataa(\mem0|filt0|del[9][22]~q ),
	.datab(\mem0|filt0|Add62~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~29 ),
	.combout(\mem0|filt0|Add63~30_combout ),
	.cout(\mem0|filt0|Add63~31 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~30 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add63~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add64~32 (
// Equation(s):
// \mem0|filt0|Add64~32_combout  = ((\mem0|filt0|Add63~32_combout  $ (\mem0|filt0|del[10][22]~q  $ (!\mem0|filt0|Add64~31 )))) # (GND)
// \mem0|filt0|Add64~33  = CARRY((\mem0|filt0|Add63~32_combout  & ((\mem0|filt0|del[10][22]~q ) # (!\mem0|filt0|Add64~31 ))) # (!\mem0|filt0|Add63~32_combout  & (\mem0|filt0|del[10][22]~q  & !\mem0|filt0|Add64~31 )))

	.dataa(\mem0|filt0|Add63~32_combout ),
	.datab(\mem0|filt0|del[10][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~31 ),
	.combout(\mem0|filt0|Add64~32_combout ),
	.cout(\mem0|filt0|Add64~33 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~32 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add64~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add65~34 (
// Equation(s):
// \mem0|filt0|Add65~34_combout  = (\mem0|filt0|Add64~34_combout  & ((\mem0|filt0|del[11][22]~q  & (\mem0|filt0|Add65~33  & VCC)) # (!\mem0|filt0|del[11][22]~q  & (!\mem0|filt0|Add65~33 )))) # (!\mem0|filt0|Add64~34_combout  & ((\mem0|filt0|del[11][22]~q  & 
// (!\mem0|filt0|Add65~33 )) # (!\mem0|filt0|del[11][22]~q  & ((\mem0|filt0|Add65~33 ) # (GND)))))
// \mem0|filt0|Add65~35  = CARRY((\mem0|filt0|Add64~34_combout  & (!\mem0|filt0|del[11][22]~q  & !\mem0|filt0|Add65~33 )) # (!\mem0|filt0|Add64~34_combout  & ((!\mem0|filt0|Add65~33 ) # (!\mem0|filt0|del[11][22]~q ))))

	.dataa(\mem0|filt0|Add64~34_combout ),
	.datab(\mem0|filt0|del[11][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~33 ),
	.combout(\mem0|filt0|Add65~34_combout ),
	.cout(\mem0|filt0|Add65~35 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~34 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add66~36 (
// Equation(s):
// \mem0|filt0|Add66~36_combout  = ((\mem0|filt0|del[12][22]~q  $ (\mem0|filt0|Add65~36_combout  $ (!\mem0|filt0|Add66~35 )))) # (GND)
// \mem0|filt0|Add66~37  = CARRY((\mem0|filt0|del[12][22]~q  & ((\mem0|filt0|Add65~36_combout ) # (!\mem0|filt0|Add66~35 ))) # (!\mem0|filt0|del[12][22]~q  & (\mem0|filt0|Add65~36_combout  & !\mem0|filt0|Add66~35 )))

	.dataa(\mem0|filt0|del[12][22]~q ),
	.datab(\mem0|filt0|Add65~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~35 ),
	.combout(\mem0|filt0|Add66~36_combout ),
	.cout(\mem0|filt0|Add66~37 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~36 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add66~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add67~36 (
// Equation(s):
// \mem0|filt0|Add67~36_combout  = ((\mem0|filt0|Add66~36_combout  $ (\mem0|filt0|del[13][21]~q  $ (!\mem0|filt0|Add67~35 )))) # (GND)
// \mem0|filt0|Add67~37  = CARRY((\mem0|filt0|Add66~36_combout  & ((\mem0|filt0|del[13][21]~q ) # (!\mem0|filt0|Add67~35 ))) # (!\mem0|filt0|Add66~36_combout  & (\mem0|filt0|del[13][21]~q  & !\mem0|filt0|Add67~35 )))

	.dataa(\mem0|filt0|Add66~36_combout ),
	.datab(\mem0|filt0|del[13][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~35 ),
	.combout(\mem0|filt0|Add67~36_combout ),
	.cout(\mem0|filt0|Add67~37 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~36 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add67~38 (
// Equation(s):
// \mem0|filt0|Add67~38_combout  = (\mem0|filt0|Add66~38_combout  & ((\mem0|filt0|del[13][22]~q  & (\mem0|filt0|Add67~37  & VCC)) # (!\mem0|filt0|del[13][22]~q  & (!\mem0|filt0|Add67~37 )))) # (!\mem0|filt0|Add66~38_combout  & ((\mem0|filt0|del[13][22]~q  & 
// (!\mem0|filt0|Add67~37 )) # (!\mem0|filt0|del[13][22]~q  & ((\mem0|filt0|Add67~37 ) # (GND)))))
// \mem0|filt0|Add67~39  = CARRY((\mem0|filt0|Add66~38_combout  & (!\mem0|filt0|del[13][22]~q  & !\mem0|filt0|Add67~37 )) # (!\mem0|filt0|Add66~38_combout  & ((!\mem0|filt0|Add67~37 ) # (!\mem0|filt0|del[13][22]~q ))))

	.dataa(\mem0|filt0|Add66~38_combout ),
	.datab(\mem0|filt0|del[13][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~37 ),
	.combout(\mem0|filt0|Add67~38_combout ),
	.cout(\mem0|filt0|Add67~39 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~38 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add67~40 (
// Equation(s):
// \mem0|filt0|Add67~40_combout  = ((\mem0|filt0|del[13][23]~q  $ (\mem0|filt0|Add66~40_combout  $ (!\mem0|filt0|Add67~39 )))) # (GND)
// \mem0|filt0|Add67~41  = CARRY((\mem0|filt0|del[13][23]~q  & ((\mem0|filt0|Add66~40_combout ) # (!\mem0|filt0|Add67~39 ))) # (!\mem0|filt0|del[13][23]~q  & (\mem0|filt0|Add66~40_combout  & !\mem0|filt0|Add67~39 )))

	.dataa(\mem0|filt0|del[13][23]~q ),
	.datab(\mem0|filt0|Add66~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~39 ),
	.combout(\mem0|filt0|Add67~40_combout ),
	.cout(\mem0|filt0|Add67~41 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~40 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add67~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~207 (
// Equation(s):
// \mem0|filt0|del~207_combout  = (\mem0|filt0|del[13][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[13][20]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~207_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~207 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N29
dffeas \mem0|filt0|del[14][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add68~36 (
// Equation(s):
// \mem0|filt0|Add68~36_combout  = ((\mem0|filt0|Add67~36_combout  $ (\mem0|filt0|del[14][20]~q  $ (!\mem0|filt0|Add68~35 )))) # (GND)
// \mem0|filt0|Add68~37  = CARRY((\mem0|filt0|Add67~36_combout  & ((\mem0|filt0|del[14][20]~q ) # (!\mem0|filt0|Add68~35 ))) # (!\mem0|filt0|Add67~36_combout  & (\mem0|filt0|del[14][20]~q  & !\mem0|filt0|Add68~35 )))

	.dataa(\mem0|filt0|Add67~36_combout ),
	.datab(\mem0|filt0|del[14][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~35 ),
	.combout(\mem0|filt0|Add68~36_combout ),
	.cout(\mem0|filt0|Add68~37 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~36 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add68~38 (
// Equation(s):
// \mem0|filt0|Add68~38_combout  = (\mem0|filt0|Add67~38_combout  & ((\mem0|filt0|del[14][21]~q  & (\mem0|filt0|Add68~37  & VCC)) # (!\mem0|filt0|del[14][21]~q  & (!\mem0|filt0|Add68~37 )))) # (!\mem0|filt0|Add67~38_combout  & ((\mem0|filt0|del[14][21]~q  & 
// (!\mem0|filt0|Add68~37 )) # (!\mem0|filt0|del[14][21]~q  & ((\mem0|filt0|Add68~37 ) # (GND)))))
// \mem0|filt0|Add68~39  = CARRY((\mem0|filt0|Add67~38_combout  & (!\mem0|filt0|del[14][21]~q  & !\mem0|filt0|Add68~37 )) # (!\mem0|filt0|Add67~38_combout  & ((!\mem0|filt0|Add68~37 ) # (!\mem0|filt0|del[14][21]~q ))))

	.dataa(\mem0|filt0|Add67~38_combout ),
	.datab(\mem0|filt0|del[14][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~37 ),
	.combout(\mem0|filt0|Add68~38_combout ),
	.cout(\mem0|filt0|Add68~39 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~38 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add68~40 (
// Equation(s):
// \mem0|filt0|Add68~40_combout  = ((\mem0|filt0|Add67~40_combout  $ (\mem0|filt0|del[14][22]~q  $ (!\mem0|filt0|Add68~39 )))) # (GND)
// \mem0|filt0|Add68~41  = CARRY((\mem0|filt0|Add67~40_combout  & ((\mem0|filt0|del[14][22]~q ) # (!\mem0|filt0|Add68~39 ))) # (!\mem0|filt0|Add67~40_combout  & (\mem0|filt0|del[14][22]~q  & !\mem0|filt0|Add68~39 )))

	.dataa(\mem0|filt0|Add67~40_combout ),
	.datab(\mem0|filt0|del[14][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~39 ),
	.combout(\mem0|filt0|Add68~40_combout ),
	.cout(\mem0|filt0|Add68~41 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~40 .lut_mask = 16'h698E;
defparam \mem0|filt0|Add68~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~229 (
// Equation(s):
// \mem0|filt0|del~229_combout  = (\mem0|filt0|del[14][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[14][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~229_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~229 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N25
dffeas \mem0|filt0|del[15][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N12
fiftyfivenm_lcell_comb \mem0|filt0|regq[18]~60 (
// Equation(s):
// \mem0|filt0|regq[18]~60_combout  = ((\mem0|filt0|del[15][19]~q  $ (\mem0|filt0|Add68~36_combout  $ (!\mem0|filt0|regq[17]~59 )))) # (GND)
// \mem0|filt0|regq[18]~61  = CARRY((\mem0|filt0|del[15][19]~q  & ((\mem0|filt0|Add68~36_combout ) # (!\mem0|filt0|regq[17]~59 ))) # (!\mem0|filt0|del[15][19]~q  & (\mem0|filt0|Add68~36_combout  & !\mem0|filt0|regq[17]~59 )))

	.dataa(\mem0|filt0|del[15][19]~q ),
	.datab(\mem0|filt0|Add68~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[17]~59 ),
	.combout(\mem0|filt0|regq[18]~60_combout ),
	.cout(\mem0|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \mem0|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N14
fiftyfivenm_lcell_comb \mem0|filt0|regq[19]~62 (
// Equation(s):
// \mem0|filt0|regq[19]~62_combout  = (\mem0|filt0|Add68~38_combout  & ((\mem0|filt0|del[15][20]~q  & (\mem0|filt0|regq[18]~61  & VCC)) # (!\mem0|filt0|del[15][20]~q  & (!\mem0|filt0|regq[18]~61 )))) # (!\mem0|filt0|Add68~38_combout  & 
// ((\mem0|filt0|del[15][20]~q  & (!\mem0|filt0|regq[18]~61 )) # (!\mem0|filt0|del[15][20]~q  & ((\mem0|filt0|regq[18]~61 ) # (GND)))))
// \mem0|filt0|regq[19]~63  = CARRY((\mem0|filt0|Add68~38_combout  & (!\mem0|filt0|del[15][20]~q  & !\mem0|filt0|regq[18]~61 )) # (!\mem0|filt0|Add68~38_combout  & ((!\mem0|filt0|regq[18]~61 ) # (!\mem0|filt0|del[15][20]~q ))))

	.dataa(\mem0|filt0|Add68~38_combout ),
	.datab(\mem0|filt0|del[15][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[18]~61 ),
	.combout(\mem0|filt0|regq[19]~62_combout ),
	.cout(\mem0|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \mem0|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N16
fiftyfivenm_lcell_comb \mem0|filt0|regq[20]~64 (
// Equation(s):
// \mem0|filt0|regq[20]~64_combout  = ((\mem0|filt0|del[15][21]~q  $ (\mem0|filt0|Add68~40_combout  $ (!\mem0|filt0|regq[19]~63 )))) # (GND)
// \mem0|filt0|regq[20]~65  = CARRY((\mem0|filt0|del[15][21]~q  & ((\mem0|filt0|Add68~40_combout ) # (!\mem0|filt0|regq[19]~63 ))) # (!\mem0|filt0|del[15][21]~q  & (\mem0|filt0|Add68~40_combout  & !\mem0|filt0|regq[19]~63 )))

	.dataa(\mem0|filt0|del[15][21]~q ),
	.datab(\mem0|filt0|Add68~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[19]~63 ),
	.combout(\mem0|filt0|regq[20]~64_combout ),
	.cout(\mem0|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \mem0|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N18
fiftyfivenm_lcell_comb \mem0|filt0|regq[21]~66 (
// Equation(s):
// \mem0|filt0|regq[21]~66_combout  = (\mem0|filt0|del[15][22]~q  & ((\mem0|filt0|Add68~42_combout  & (\mem0|filt0|regq[20]~65  & VCC)) # (!\mem0|filt0|Add68~42_combout  & (!\mem0|filt0|regq[20]~65 )))) # (!\mem0|filt0|del[15][22]~q  & 
// ((\mem0|filt0|Add68~42_combout  & (!\mem0|filt0|regq[20]~65 )) # (!\mem0|filt0|Add68~42_combout  & ((\mem0|filt0|regq[20]~65 ) # (GND)))))
// \mem0|filt0|regq[21]~67  = CARRY((\mem0|filt0|del[15][22]~q  & (!\mem0|filt0|Add68~42_combout  & !\mem0|filt0|regq[20]~65 )) # (!\mem0|filt0|del[15][22]~q  & ((!\mem0|filt0|regq[20]~65 ) # (!\mem0|filt0|Add68~42_combout ))))

	.dataa(\mem0|filt0|del[15][22]~q ),
	.datab(\mem0|filt0|Add68~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[20]~65 ),
	.combout(\mem0|filt0|regq[21]~66_combout ),
	.cout(\mem0|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \mem0|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \mem0|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N20
fiftyfivenm_lcell_comb \mem0|filt0|regq[22]~68 (
// Equation(s):
// \mem0|filt0|regq[22]~68_combout  = ((\mem0|filt0|del[15][23]~q  $ (\mem0|filt0|Add68~44_combout  $ (!\mem0|filt0|regq[21]~67 )))) # (GND)
// \mem0|filt0|regq[22]~69  = CARRY((\mem0|filt0|del[15][23]~q  & ((\mem0|filt0|Add68~44_combout ) # (!\mem0|filt0|regq[21]~67 ))) # (!\mem0|filt0|del[15][23]~q  & (\mem0|filt0|Add68~44_combout  & !\mem0|filt0|regq[21]~67 )))

	.dataa(\mem0|filt0|del[15][23]~q ),
	.datab(\mem0|filt0|Add68~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|regq[21]~67 ),
	.combout(\mem0|filt0|regq[22]~68_combout ),
	.cout(\mem0|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \mem0|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \mem0|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N18
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_2~4_combout  = (\mem0|Mult1|auto_generated|mac_out4~DATAOUT14  & (\mem0|Mult1|auto_generated|op_2~3  $ (GND))) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\mem0|Mult1|auto_generated|op_2~3  & VCC))
// \mem0|Mult1|auto_generated|op_2~5  = CARRY((\mem0|Mult1|auto_generated|mac_out4~DATAOUT14  & !\mem0|Mult1|auto_generated|op_2~3 ))

	.dataa(gnd),
	.datab(\mem0|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_2~3 ),
	.combout(\mem0|Mult1|auto_generated|op_2~4_combout ),
	.cout(\mem0|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_2~4 .lut_mask = 16'hC30C;
defparam \mem0|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N20
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_2~6_combout  = (\mem0|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\mem0|Mult1|auto_generated|op_2~5 )) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\mem0|Mult1|auto_generated|op_2~5 ) # (GND)))
// \mem0|Mult1|auto_generated|op_2~7  = CARRY((!\mem0|Mult1|auto_generated|op_2~5 ) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\mem0|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_2~5 ),
	.combout(\mem0|Mult1|auto_generated|op_2~6_combout ),
	.cout(\mem0|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \mem0|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N10
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~28_combout  = (\mem0|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\mem0|Mult1|auto_generated|op_1~27 ))) # (!\mem0|Mult1|auto_generated|op_2~4_combout  & (\mem0|Mult1|auto_generated|op_1~27  $ (GND)))
// \mem0|Mult1|auto_generated|op_1~29  = CARRY((\mem0|Mult1|auto_generated|op_2~4_combout ) # (!\mem0|Mult1|auto_generated|op_1~27 ))

	.dataa(\mem0|Mult1|auto_generated|op_2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~27 ),
	.combout(\mem0|Mult1|auto_generated|op_1~28_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~28 .lut_mask = 16'h5AAF;
defparam \mem0|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N12
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~30_combout  = (\mem0|Mult1|auto_generated|op_2~6_combout  & (\mem0|Mult1|auto_generated|op_1~29  & VCC)) # (!\mem0|Mult1|auto_generated|op_2~6_combout  & (!\mem0|Mult1|auto_generated|op_1~29 ))
// \mem0|Mult1|auto_generated|op_1~31  = CARRY((!\mem0|Mult1|auto_generated|op_2~6_combout  & !\mem0|Mult1|auto_generated|op_1~29 ))

	.dataa(\mem0|Mult1|auto_generated|op_2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~29 ),
	.combout(\mem0|Mult1|auto_generated|op_1~30_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~30 .lut_mask = 16'hA505;
defparam \mem0|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N12
fiftyfivenm_lcell_comb \mem0|d~2 (
// Equation(s):
// \mem0|d~2_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~30_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~30_combout ))

	.dataa(\mem0|Mult0|auto_generated|op_1~30_combout ),
	.datab(gnd),
	.datac(\mem0|KP_state.010~q ),
	.datad(\mem0|Mult1|auto_generated|op_1~30_combout ),
	.cin(gnd),
	.combout(\mem0|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~2 .lut_mask = 16'hFA0A;
defparam \mem0|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y12_N13
dffeas \mem0|d[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[21] .is_wysiwyg = "true";
defparam \mem0|d[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [21],\mem0|d [20]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~6 (
// Equation(s):
// \mem0|filt0|del~6_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~6 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N29
dffeas \mem0|filt0|del[0][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~7 (
// Equation(s):
// \mem0|filt0|del~7_combout  = (\mem0|filt0|del[0][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[0][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~7 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N27
dffeas \mem0|filt0|del[1][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][20] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add55~14 (
// Equation(s):
// \mem0|filt0|Add55~14_combout  = (\mem0|filt0|del[0][22]~q  & ((\mem0|filt0|del[1][22]~q  & (\mem0|filt0|Add55~13  & VCC)) # (!\mem0|filt0|del[1][22]~q  & (!\mem0|filt0|Add55~13 )))) # (!\mem0|filt0|del[0][22]~q  & ((\mem0|filt0|del[1][22]~q  & 
// (!\mem0|filt0|Add55~13 )) # (!\mem0|filt0|del[1][22]~q  & ((\mem0|filt0|Add55~13 ) # (GND)))))
// \mem0|filt0|Add55~15  = CARRY((\mem0|filt0|del[0][22]~q  & (!\mem0|filt0|del[1][22]~q  & !\mem0|filt0|Add55~13 )) # (!\mem0|filt0|del[0][22]~q  & ((!\mem0|filt0|Add55~13 ) # (!\mem0|filt0|del[1][22]~q ))))

	.dataa(\mem0|filt0|del[0][22]~q ),
	.datab(\mem0|filt0|del[1][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add55~13 ),
	.combout(\mem0|filt0|Add55~14_combout ),
	.cout(\mem0|filt0|Add55~15 ));
// synopsys translate_off
defparam \mem0|filt0|Add55~14 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add55~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add56~18 (
// Equation(s):
// \mem0|filt0|Add56~18_combout  = (\mem0|filt0|Add55~18_combout  & ((\mem0|filt0|del[2][23]~q  & (\mem0|filt0|Add56~17  & VCC)) # (!\mem0|filt0|del[2][23]~q  & (!\mem0|filt0|Add56~17 )))) # (!\mem0|filt0|Add55~18_combout  & ((\mem0|filt0|del[2][23]~q  & 
// (!\mem0|filt0|Add56~17 )) # (!\mem0|filt0|del[2][23]~q  & ((\mem0|filt0|Add56~17 ) # (GND)))))
// \mem0|filt0|Add56~19  = CARRY((\mem0|filt0|Add55~18_combout  & (!\mem0|filt0|del[2][23]~q  & !\mem0|filt0|Add56~17 )) # (!\mem0|filt0|Add55~18_combout  & ((!\mem0|filt0|Add56~17 ) # (!\mem0|filt0|del[2][23]~q ))))

	.dataa(\mem0|filt0|Add55~18_combout ),
	.datab(\mem0|filt0|del[2][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add56~17 ),
	.combout(\mem0|filt0|Add56~18_combout ),
	.cout(\mem0|filt0|Add56~19 ));
// synopsys translate_off
defparam \mem0|filt0|Add56~18 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add56~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add57~22 (
// Equation(s):
// \mem0|filt0|Add57~22_combout  = (\mem0|filt0|Add56~20_combout  & ((\mem0|filt0|del[3][23]~q  & (\mem0|filt0|Add57~21  & VCC)) # (!\mem0|filt0|del[3][23]~q  & (!\mem0|filt0|Add57~21 )))) # (!\mem0|filt0|Add56~20_combout  & ((\mem0|filt0|del[3][23]~q  & 
// (!\mem0|filt0|Add57~21 )) # (!\mem0|filt0|del[3][23]~q  & ((\mem0|filt0|Add57~21 ) # (GND)))))
// \mem0|filt0|Add57~23  = CARRY((\mem0|filt0|Add56~20_combout  & (!\mem0|filt0|del[3][23]~q  & !\mem0|filt0|Add57~21 )) # (!\mem0|filt0|Add56~20_combout  & ((!\mem0|filt0|Add57~21 ) # (!\mem0|filt0|del[3][23]~q ))))

	.dataa(\mem0|filt0|Add56~20_combout ),
	.datab(\mem0|filt0|del[3][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add57~21 ),
	.combout(\mem0|filt0|Add57~22_combout ),
	.cout(\mem0|filt0|Add57~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add57~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add57~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add58~22 (
// Equation(s):
// \mem0|filt0|Add58~22_combout  = (\mem0|filt0|del[4][23]~q  & ((\mem0|filt0|Add57~22_combout  & (\mem0|filt0|Add58~21  & VCC)) # (!\mem0|filt0|Add57~22_combout  & (!\mem0|filt0|Add58~21 )))) # (!\mem0|filt0|del[4][23]~q  & ((\mem0|filt0|Add57~22_combout  & 
// (!\mem0|filt0|Add58~21 )) # (!\mem0|filt0|Add57~22_combout  & ((\mem0|filt0|Add58~21 ) # (GND)))))
// \mem0|filt0|Add58~23  = CARRY((\mem0|filt0|del[4][23]~q  & (!\mem0|filt0|Add57~22_combout  & !\mem0|filt0|Add58~21 )) # (!\mem0|filt0|del[4][23]~q  & ((!\mem0|filt0|Add58~21 ) # (!\mem0|filt0|Add57~22_combout ))))

	.dataa(\mem0|filt0|del[4][23]~q ),
	.datab(\mem0|filt0|Add57~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add58~21 ),
	.combout(\mem0|filt0|Add58~22_combout ),
	.cout(\mem0|filt0|Add58~23 ));
// synopsys translate_off
defparam \mem0|filt0|Add58~22 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add58~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N26
fiftyfivenm_lcell_comb \mem0|filt0|Add59~26 (
// Equation(s):
// \mem0|filt0|Add59~26_combout  = (\mem0|filt0|del[5][23]~q  & ((\mem0|filt0|Add58~24_combout  & (\mem0|filt0|Add59~25  & VCC)) # (!\mem0|filt0|Add58~24_combout  & (!\mem0|filt0|Add59~25 )))) # (!\mem0|filt0|del[5][23]~q  & ((\mem0|filt0|Add58~24_combout  & 
// (!\mem0|filt0|Add59~25 )) # (!\mem0|filt0|Add58~24_combout  & ((\mem0|filt0|Add59~25 ) # (GND)))))
// \mem0|filt0|Add59~27  = CARRY((\mem0|filt0|del[5][23]~q  & (!\mem0|filt0|Add58~24_combout  & !\mem0|filt0|Add59~25 )) # (!\mem0|filt0|del[5][23]~q  & ((!\mem0|filt0|Add59~25 ) # (!\mem0|filt0|Add58~24_combout ))))

	.dataa(\mem0|filt0|del[5][23]~q ),
	.datab(\mem0|filt0|Add58~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add59~25 ),
	.combout(\mem0|filt0|Add59~26_combout ),
	.cout(\mem0|filt0|Add59~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add59~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add59~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add60~26 (
// Equation(s):
// \mem0|filt0|Add60~26_combout  = (\mem0|filt0|Add59~26_combout  & ((\mem0|filt0|del[6][23]~q  & (\mem0|filt0|Add60~25  & VCC)) # (!\mem0|filt0|del[6][23]~q  & (!\mem0|filt0|Add60~25 )))) # (!\mem0|filt0|Add59~26_combout  & ((\mem0|filt0|del[6][23]~q  & 
// (!\mem0|filt0|Add60~25 )) # (!\mem0|filt0|del[6][23]~q  & ((\mem0|filt0|Add60~25 ) # (GND)))))
// \mem0|filt0|Add60~27  = CARRY((\mem0|filt0|Add59~26_combout  & (!\mem0|filt0|del[6][23]~q  & !\mem0|filt0|Add60~25 )) # (!\mem0|filt0|Add59~26_combout  & ((!\mem0|filt0|Add60~25 ) # (!\mem0|filt0|del[6][23]~q ))))

	.dataa(\mem0|filt0|Add59~26_combout ),
	.datab(\mem0|filt0|del[6][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add60~25 ),
	.combout(\mem0|filt0|Add60~26_combout ),
	.cout(\mem0|filt0|Add60~27 ));
// synopsys translate_off
defparam \mem0|filt0|Add60~26 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add60~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add61~30 (
// Equation(s):
// \mem0|filt0|Add61~30_combout  = (\mem0|filt0|del[7][23]~q  & ((\mem0|filt0|Add60~28_combout  & (\mem0|filt0|Add61~29  & VCC)) # (!\mem0|filt0|Add60~28_combout  & (!\mem0|filt0|Add61~29 )))) # (!\mem0|filt0|del[7][23]~q  & ((\mem0|filt0|Add60~28_combout  & 
// (!\mem0|filt0|Add61~29 )) # (!\mem0|filt0|Add60~28_combout  & ((\mem0|filt0|Add61~29 ) # (GND)))))
// \mem0|filt0|Add61~31  = CARRY((\mem0|filt0|del[7][23]~q  & (!\mem0|filt0|Add60~28_combout  & !\mem0|filt0|Add61~29 )) # (!\mem0|filt0|del[7][23]~q  & ((!\mem0|filt0|Add61~29 ) # (!\mem0|filt0|Add60~28_combout ))))

	.dataa(\mem0|filt0|del[7][23]~q ),
	.datab(\mem0|filt0|Add60~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add61~29 ),
	.combout(\mem0|filt0|Add61~30_combout ),
	.cout(\mem0|filt0|Add61~31 ));
// synopsys translate_off
defparam \mem0|filt0|Add61~30 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add61~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N14
fiftyfivenm_lcell_comb \mem0|filt0|Add62~30 (
// Equation(s):
// \mem0|filt0|Add62~30_combout  = (\mem0|filt0|del[8][23]~q  & ((\mem0|filt0|Add61~30_combout  & (\mem0|filt0|Add62~29  & VCC)) # (!\mem0|filt0|Add61~30_combout  & (!\mem0|filt0|Add62~29 )))) # (!\mem0|filt0|del[8][23]~q  & ((\mem0|filt0|Add61~30_combout  & 
// (!\mem0|filt0|Add62~29 )) # (!\mem0|filt0|Add61~30_combout  & ((\mem0|filt0|Add62~29 ) # (GND)))))
// \mem0|filt0|Add62~31  = CARRY((\mem0|filt0|del[8][23]~q  & (!\mem0|filt0|Add61~30_combout  & !\mem0|filt0|Add62~29 )) # (!\mem0|filt0|del[8][23]~q  & ((!\mem0|filt0|Add62~29 ) # (!\mem0|filt0|Add61~30_combout ))))

	.dataa(\mem0|filt0|del[8][23]~q ),
	.datab(\mem0|filt0|Add61~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add62~29 ),
	.combout(\mem0|filt0|Add62~30_combout ),
	.cout(\mem0|filt0|Add62~31 ));
// synopsys translate_off
defparam \mem0|filt0|Add62~30 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add62~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add63~34 (
// Equation(s):
// \mem0|filt0|Add63~34_combout  = (\mem0|filt0|del[9][23]~q  & ((\mem0|filt0|Add62~32_combout  & (\mem0|filt0|Add63~33  & VCC)) # (!\mem0|filt0|Add62~32_combout  & (!\mem0|filt0|Add63~33 )))) # (!\mem0|filt0|del[9][23]~q  & ((\mem0|filt0|Add62~32_combout  & 
// (!\mem0|filt0|Add63~33 )) # (!\mem0|filt0|Add62~32_combout  & ((\mem0|filt0|Add63~33 ) # (GND)))))
// \mem0|filt0|Add63~35  = CARRY((\mem0|filt0|del[9][23]~q  & (!\mem0|filt0|Add62~32_combout  & !\mem0|filt0|Add63~33 )) # (!\mem0|filt0|del[9][23]~q  & ((!\mem0|filt0|Add63~33 ) # (!\mem0|filt0|Add62~32_combout ))))

	.dataa(\mem0|filt0|del[9][23]~q ),
	.datab(\mem0|filt0|Add62~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add63~33 ),
	.combout(\mem0|filt0|Add63~34_combout ),
	.cout(\mem0|filt0|Add63~35 ));
// synopsys translate_off
defparam \mem0|filt0|Add63~34 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add63~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add64~34 (
// Equation(s):
// \mem0|filt0|Add64~34_combout  = (\mem0|filt0|Add63~34_combout  & ((\mem0|filt0|del[10][23]~q  & (\mem0|filt0|Add64~33  & VCC)) # (!\mem0|filt0|del[10][23]~q  & (!\mem0|filt0|Add64~33 )))) # (!\mem0|filt0|Add63~34_combout  & ((\mem0|filt0|del[10][23]~q  & 
// (!\mem0|filt0|Add64~33 )) # (!\mem0|filt0|del[10][23]~q  & ((\mem0|filt0|Add64~33 ) # (GND)))))
// \mem0|filt0|Add64~35  = CARRY((\mem0|filt0|Add63~34_combout  & (!\mem0|filt0|del[10][23]~q  & !\mem0|filt0|Add64~33 )) # (!\mem0|filt0|Add63~34_combout  & ((!\mem0|filt0|Add64~33 ) # (!\mem0|filt0|del[10][23]~q ))))

	.dataa(\mem0|filt0|Add63~34_combout ),
	.datab(\mem0|filt0|del[10][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add64~33 ),
	.combout(\mem0|filt0|Add64~34_combout ),
	.cout(\mem0|filt0|Add64~35 ));
// synopsys translate_off
defparam \mem0|filt0|Add64~34 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add64~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add65~38 (
// Equation(s):
// \mem0|filt0|Add65~38_combout  = (\mem0|filt0|del[11][23]~q  & ((\mem0|filt0|Add64~36_combout  & (\mem0|filt0|Add65~37  & VCC)) # (!\mem0|filt0|Add64~36_combout  & (!\mem0|filt0|Add65~37 )))) # (!\mem0|filt0|del[11][23]~q  & ((\mem0|filt0|Add64~36_combout  
// & (!\mem0|filt0|Add65~37 )) # (!\mem0|filt0|Add64~36_combout  & ((\mem0|filt0|Add65~37 ) # (GND)))))
// \mem0|filt0|Add65~39  = CARRY((\mem0|filt0|del[11][23]~q  & (!\mem0|filt0|Add64~36_combout  & !\mem0|filt0|Add65~37 )) # (!\mem0|filt0|del[11][23]~q  & ((!\mem0|filt0|Add65~37 ) # (!\mem0|filt0|Add64~36_combout ))))

	.dataa(\mem0|filt0|del[11][23]~q ),
	.datab(\mem0|filt0|Add64~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add65~37 ),
	.combout(\mem0|filt0|Add65~38_combout ),
	.cout(\mem0|filt0|Add65~39 ));
// synopsys translate_off
defparam \mem0|filt0|Add65~38 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add65~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add65~40 (
// Equation(s):
// \mem0|filt0|Add65~40_combout  = \mem0|filt0|del[11][23]~q  $ (\mem0|filt0|Add64~36_combout  $ (!\mem0|filt0|Add65~39 ))

	.dataa(\mem0|filt0|del[11][23]~q ),
	.datab(\mem0|filt0|Add64~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem0|filt0|Add65~39 ),
	.combout(\mem0|filt0|Add65~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add65~40 .lut_mask = 16'h6969;
defparam \mem0|filt0|Add65~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add66~38 (
// Equation(s):
// \mem0|filt0|Add66~38_combout  = (\mem0|filt0|del[12][23]~q  & ((\mem0|filt0|Add65~38_combout  & (\mem0|filt0|Add66~37  & VCC)) # (!\mem0|filt0|Add65~38_combout  & (!\mem0|filt0|Add66~37 )))) # (!\mem0|filt0|del[12][23]~q  & ((\mem0|filt0|Add65~38_combout  
// & (!\mem0|filt0|Add66~37 )) # (!\mem0|filt0|Add65~38_combout  & ((\mem0|filt0|Add66~37 ) # (GND)))))
// \mem0|filt0|Add66~39  = CARRY((\mem0|filt0|del[12][23]~q  & (!\mem0|filt0|Add65~38_combout  & !\mem0|filt0|Add66~37 )) # (!\mem0|filt0|del[12][23]~q  & ((!\mem0|filt0|Add66~37 ) # (!\mem0|filt0|Add65~38_combout ))))

	.dataa(\mem0|filt0|del[12][23]~q ),
	.datab(\mem0|filt0|Add65~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add66~37 ),
	.combout(\mem0|filt0|Add66~38_combout ),
	.cout(\mem0|filt0|Add66~39 ));
// synopsys translate_off
defparam \mem0|filt0|Add66~38 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add66~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add66~40 (
// Equation(s):
// \mem0|filt0|Add66~40_combout  = \mem0|filt0|del[12][23]~q  $ (\mem0|filt0|Add66~39  $ (!\mem0|filt0|Add65~40_combout ))

	.dataa(\mem0|filt0|del[12][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|filt0|Add65~40_combout ),
	.cin(\mem0|filt0|Add66~39 ),
	.combout(\mem0|filt0|Add66~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add66~40 .lut_mask = 16'h5AA5;
defparam \mem0|filt0|Add66~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add67~42 (
// Equation(s):
// \mem0|filt0|Add67~42_combout  = (\mem0|filt0|del[13][23]~q  & ((\mem0|filt0|Add66~40_combout  & (\mem0|filt0|Add67~41  & VCC)) # (!\mem0|filt0|Add66~40_combout  & (!\mem0|filt0|Add67~41 )))) # (!\mem0|filt0|del[13][23]~q  & ((\mem0|filt0|Add66~40_combout  
// & (!\mem0|filt0|Add67~41 )) # (!\mem0|filt0|Add66~40_combout  & ((\mem0|filt0|Add67~41 ) # (GND)))))
// \mem0|filt0|Add67~43  = CARRY((\mem0|filt0|del[13][23]~q  & (!\mem0|filt0|Add66~40_combout  & !\mem0|filt0|Add67~41 )) # (!\mem0|filt0|del[13][23]~q  & ((!\mem0|filt0|Add67~41 ) # (!\mem0|filt0|Add66~40_combout ))))

	.dataa(\mem0|filt0|del[13][23]~q ),
	.datab(\mem0|filt0|Add66~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add67~41 ),
	.combout(\mem0|filt0|Add67~42_combout ),
	.cout(\mem0|filt0|Add67~43 ));
// synopsys translate_off
defparam \mem0|filt0|Add67~42 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add67~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
fiftyfivenm_lcell_comb \mem0|filt0|Add68~42 (
// Equation(s):
// \mem0|filt0|Add68~42_combout  = (\mem0|filt0|del[14][23]~q  & ((\mem0|filt0|Add67~42_combout  & (\mem0|filt0|Add68~41  & VCC)) # (!\mem0|filt0|Add67~42_combout  & (!\mem0|filt0|Add68~41 )))) # (!\mem0|filt0|del[14][23]~q  & ((\mem0|filt0|Add67~42_combout  
// & (!\mem0|filt0|Add68~41 )) # (!\mem0|filt0|Add67~42_combout  & ((\mem0|filt0|Add68~41 ) # (GND)))))
// \mem0|filt0|Add68~43  = CARRY((\mem0|filt0|del[14][23]~q  & (!\mem0|filt0|Add67~42_combout  & !\mem0|filt0|Add68~41 )) # (!\mem0|filt0|del[14][23]~q  & ((!\mem0|filt0|Add68~41 ) # (!\mem0|filt0|Add67~42_combout ))))

	.dataa(\mem0|filt0|del[14][23]~q ),
	.datab(\mem0|filt0|Add67~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|filt0|Add68~41 ),
	.combout(\mem0|filt0|Add68~42_combout ),
	.cout(\mem0|filt0|Add68~43 ));
// synopsys translate_off
defparam \mem0|filt0|Add68~42 .lut_mask = 16'h9617;
defparam \mem0|filt0|Add68~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N10
fiftyfivenm_lcell_comb \mem0|d~3 (
// Equation(s):
// \mem0|d~3_combout  = (\mem0|KP_state.010~q  & (\mem0|Mult1|auto_generated|op_1~28_combout )) # (!\mem0|KP_state.010~q  & ((\mem0|Mult0|auto_generated|op_1~28_combout )))

	.dataa(\mem0|Mult1|auto_generated|op_1~28_combout ),
	.datab(\mem0|Mult0|auto_generated|op_1~28_combout ),
	.datac(\mem0|KP_state.010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~3 .lut_mask = 16'hACAC;
defparam \mem0|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y12_N11
dffeas \mem0|d[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[20] .is_wysiwyg = "true";
defparam \mem0|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~4 (
// Equation(s):
// \mem0|filt0|del~4_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [29]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~4 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y12_N21
dffeas \mem0|filt0|del[0][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~5 (
// Equation(s):
// \mem0|filt0|del~5_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[0][21]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\mem0|filt0|del[0][21]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~5 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N9
dffeas \mem0|filt0|del[1][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~20 (
// Equation(s):
// \mem0|filt0|del~20_combout  = (\mem0|filt0|del[1][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[1][21]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~20 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N31
dffeas \mem0|filt0|del[2][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~30 (
// Equation(s):
// \mem0|filt0|del~30_combout  = (\mem0|filt0|del[2][21]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][21]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~30 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N5
dffeas \mem0|filt0|del[3][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~41 (
// Equation(s):
// \mem0|filt0|del~41_combout  = (\mem0|filt0|del[3][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][21]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~41 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N19
dffeas \mem0|filt0|del[4][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~53 (
// Equation(s):
// \mem0|filt0|del~53_combout  = (\mem0|filt0|del[4][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[4][21]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~53 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N25
dffeas \mem0|filt0|del[5][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~66 (
// Equation(s):
// \mem0|filt0|del~66_combout  = (\mem0|filt0|del[5][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[5][21]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~66_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~66 .lut_mask = 16'hC0C0;
defparam \mem0|filt0|del~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N23
dffeas \mem0|filt0|del[6][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~80 (
// Equation(s):
// \mem0|filt0|del~80_combout  = (\mem0|filt0|del[6][21]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[6][21]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~80_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~80 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y8_N3
dffeas \mem0|filt0|del[7][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~95 (
// Equation(s):
// \mem0|filt0|del~95_combout  = (\mem0|filt0|del[7][21]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[7][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~95_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~95 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y9_N25
dffeas \mem0|filt0|del[8][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N18
fiftyfivenm_lcell_comb \mem0|filt0|del~111 (
// Equation(s):
// \mem0|filt0|del~111_combout  = (\mem0|filt0|del[8][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][21]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~111_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~111 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y9_N19
dffeas \mem0|filt0|del[9][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~128 (
// Equation(s):
// \mem0|filt0|del~128_combout  = (\mem0|filt0|del[9][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][21]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~128_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~128 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y9_N23
dffeas \mem0|filt0|del[10][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~146 (
// Equation(s):
// \mem0|filt0|del~146_combout  = (\mem0|filt0|del[10][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[10][21]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~146_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~146 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y9_N23
dffeas \mem0|filt0|del[11][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~165 (
// Equation(s):
// \mem0|filt0|del~165_combout  = (\mem0|filt0|del[11][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[11][21]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~165_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~165 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N17
dffeas \mem0|filt0|del[12][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~185 (
// Equation(s):
// \mem0|filt0|del~185_combout  = (\mem0|filt0|del[12][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[12][21]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~185_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~185 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N15
dffeas \mem0|filt0|del[13][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~206 (
// Equation(s):
// \mem0|filt0|del~206_combout  = (\mem0|filt0|del[13][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[13][21]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~206_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~206 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N11
dffeas \mem0|filt0|del[14][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~228 (
// Equation(s):
// \mem0|filt0|del~228_combout  = (\mem0|filt0|del[14][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[14][21]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~228_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~228 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N31
dffeas \mem0|filt0|del[15][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][21] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N22
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_2~8_combout  = (\mem0|Mult1|auto_generated|mac_out4~DATAOUT16  & (\mem0|Mult1|auto_generated|op_2~7  $ (GND))) # (!\mem0|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\mem0|Mult1|auto_generated|op_2~7  & VCC))
// \mem0|Mult1|auto_generated|op_2~9  = CARRY((\mem0|Mult1|auto_generated|mac_out4~DATAOUT16  & !\mem0|Mult1|auto_generated|op_2~7 ))

	.dataa(gnd),
	.datab(\mem0|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_2~7 ),
	.combout(\mem0|Mult1|auto_generated|op_2~8_combout ),
	.cout(\mem0|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_2~8 .lut_mask = 16'hC30C;
defparam \mem0|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N24
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_2~10_combout  = \mem0|Mult1|auto_generated|op_2~9  $ (\mem0|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\mem0|Mult1|auto_generated|op_2~9 ),
	.combout(\mem0|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \mem0|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N14
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~32_combout  = (\mem0|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\mem0|Mult1|auto_generated|op_1~31 ))) # (!\mem0|Mult1|auto_generated|op_2~8_combout  & (\mem0|Mult1|auto_generated|op_1~31  $ (GND)))
// \mem0|Mult1|auto_generated|op_1~33  = CARRY((\mem0|Mult1|auto_generated|op_2~8_combout ) # (!\mem0|Mult1|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\mem0|Mult1|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem0|Mult1|auto_generated|op_1~31 ),
	.combout(\mem0|Mult1|auto_generated|op_1~32_combout ),
	.cout(\mem0|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \mem0|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N16
fiftyfivenm_lcell_comb \mem0|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \mem0|Mult1|auto_generated|op_1~34_combout  = \mem0|Mult1|auto_generated|op_2~10_combout  $ (!\mem0|Mult1|auto_generated|op_1~33 )

	.dataa(\mem0|Mult1|auto_generated|op_2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem0|Mult1|auto_generated|op_1~33 ),
	.combout(\mem0|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|Mult1|auto_generated|op_1~34 .lut_mask = 16'hA5A5;
defparam \mem0|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N26
fiftyfivenm_lcell_comb \mem0|d~0 (
// Equation(s):
// \mem0|d~0_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~34_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~34_combout ))

	.dataa(\mem0|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem0|Mult0|auto_generated|op_1~34_combout ),
	.datad(\mem0|Mult1|auto_generated|op_1~34_combout ),
	.cin(gnd),
	.combout(\mem0|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~0 .lut_mask = 16'hFA50;
defparam \mem0|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N24
fiftyfivenm_lcell_comb \mem0|d[23]~feeder (
// Equation(s):
// \mem0|d[23]~feeder_combout  = \mem0|d~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|d~0_combout ),
	.cin(gnd),
	.combout(\mem0|d[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d[23]~feeder .lut_mask = 16'hFF00;
defparam \mem0|d[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N25
dffeas \mem0|d[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[23] .is_wysiwyg = "true";
defparam \mem0|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem0|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem0|d [23],\mem0|d [22]}),
	.portaaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem0|wr_ptr [11],\mem0|wr_ptr [10],\mem0|wr_ptr [9],\mem0|wr_ptr [8],\mem0|wr_ptr [7],\mem0|wr_ptr [6],\mem0|wr_ptr [5],\mem0|wr_ptr [4],\mem0|wr_ptr [3],\mem0|wr_ptr [2],\mem0|wr_ptr [1],\mem0|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "KP_main:mem0|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 8192;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \mem0|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~2 (
// Equation(s):
// \mem0|filt0|del~2_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~2 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N13
dffeas \mem0|filt0|del[0][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][22] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add55~20 (
// Equation(s):
// \mem0|filt0|Add55~20_combout  = \mem0|filt0|del[1][23]~q  $ (\mem0|filt0|Add55~19  $ (!\mem0|filt0|del[0][23]~q ))

	.dataa(\mem0|filt0|del[1][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|filt0|del[0][23]~q ),
	.cin(\mem0|filt0|Add55~19 ),
	.combout(\mem0|filt0|Add55~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add55~20 .lut_mask = 16'h5AA5;
defparam \mem0|filt0|Add55~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add56~20 (
// Equation(s):
// \mem0|filt0|Add56~20_combout  = \mem0|filt0|Add55~20_combout  $ (\mem0|filt0|Add56~19  $ (!\mem0|filt0|del[2][23]~q ))

	.dataa(gnd),
	.datab(\mem0|filt0|Add55~20_combout ),
	.datac(gnd),
	.datad(\mem0|filt0|del[2][23]~q ),
	.cin(\mem0|filt0|Add56~19 ),
	.combout(\mem0|filt0|Add56~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add56~20 .lut_mask = 16'h3CC3;
defparam \mem0|filt0|Add56~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add57~24 (
// Equation(s):
// \mem0|filt0|Add57~24_combout  = \mem0|filt0|del[3][23]~q  $ (\mem0|filt0|Add57~23  $ (!\mem0|filt0|Add56~20_combout ))

	.dataa(gnd),
	.datab(\mem0|filt0|del[3][23]~q ),
	.datac(gnd),
	.datad(\mem0|filt0|Add56~20_combout ),
	.cin(\mem0|filt0|Add57~23 ),
	.combout(\mem0|filt0|Add57~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add57~24 .lut_mask = 16'h3CC3;
defparam \mem0|filt0|Add57~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add58~24 (
// Equation(s):
// \mem0|filt0|Add58~24_combout  = \mem0|filt0|del[4][23]~q  $ (\mem0|filt0|Add58~23  $ (!\mem0|filt0|Add57~24_combout ))

	.dataa(\mem0|filt0|del[4][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|filt0|Add57~24_combout ),
	.cin(\mem0|filt0|Add58~23 ),
	.combout(\mem0|filt0|Add58~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add58~24 .lut_mask = 16'h5AA5;
defparam \mem0|filt0|Add58~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N28
fiftyfivenm_lcell_comb \mem0|filt0|Add59~28 (
// Equation(s):
// \mem0|filt0|Add59~28_combout  = \mem0|filt0|Add58~24_combout  $ (\mem0|filt0|Add59~27  $ (!\mem0|filt0|del[5][23]~q ))

	.dataa(gnd),
	.datab(\mem0|filt0|Add58~24_combout ),
	.datac(gnd),
	.datad(\mem0|filt0|del[5][23]~q ),
	.cin(\mem0|filt0|Add59~27 ),
	.combout(\mem0|filt0|Add59~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add59~28 .lut_mask = 16'h3CC3;
defparam \mem0|filt0|Add59~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|Add60~28 (
// Equation(s):
// \mem0|filt0|Add60~28_combout  = \mem0|filt0|Add59~28_combout  $ (\mem0|filt0|Add60~27  $ (!\mem0|filt0|del[6][23]~q ))

	.dataa(gnd),
	.datab(\mem0|filt0|Add59~28_combout ),
	.datac(gnd),
	.datad(\mem0|filt0|del[6][23]~q ),
	.cin(\mem0|filt0|Add60~27 ),
	.combout(\mem0|filt0|Add60~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add60~28 .lut_mask = 16'h3CC3;
defparam \mem0|filt0|Add60~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add61~32 (
// Equation(s):
// \mem0|filt0|Add61~32_combout  = \mem0|filt0|Add60~28_combout  $ (\mem0|filt0|Add61~31  $ (!\mem0|filt0|del[7][23]~q ))

	.dataa(gnd),
	.datab(\mem0|filt0|Add60~28_combout ),
	.datac(gnd),
	.datad(\mem0|filt0|del[7][23]~q ),
	.cin(\mem0|filt0|Add61~31 ),
	.combout(\mem0|filt0|Add61~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add61~32 .lut_mask = 16'h3CC3;
defparam \mem0|filt0|Add61~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N16
fiftyfivenm_lcell_comb \mem0|filt0|Add62~32 (
// Equation(s):
// \mem0|filt0|Add62~32_combout  = \mem0|filt0|del[8][23]~q  $ (\mem0|filt0|Add62~31  $ (!\mem0|filt0|Add61~32_combout ))

	.dataa(\mem0|filt0|del[8][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|filt0|Add61~32_combout ),
	.cin(\mem0|filt0|Add62~31 ),
	.combout(\mem0|filt0|Add62~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add62~32 .lut_mask = 16'h5AA5;
defparam \mem0|filt0|Add62~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add63~36 (
// Equation(s):
// \mem0|filt0|Add63~36_combout  = \mem0|filt0|del[9][23]~q  $ (\mem0|filt0|Add63~35  $ (!\mem0|filt0|Add62~32_combout ))

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][23]~q ),
	.datac(gnd),
	.datad(\mem0|filt0|Add62~32_combout ),
	.cin(\mem0|filt0|Add63~35 ),
	.combout(\mem0|filt0|Add63~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add63~36 .lut_mask = 16'h3CC3;
defparam \mem0|filt0|Add63~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N18
fiftyfivenm_lcell_comb \mem0|filt0|Add64~36 (
// Equation(s):
// \mem0|filt0|Add64~36_combout  = \mem0|filt0|del[10][23]~q  $ (\mem0|filt0|Add64~35  $ (!\mem0|filt0|Add63~36_combout ))

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][23]~q ),
	.datac(gnd),
	.datad(\mem0|filt0|Add63~36_combout ),
	.cin(\mem0|filt0|Add64~35 ),
	.combout(\mem0|filt0|Add64~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add64~36 .lut_mask = 16'h3CC3;
defparam \mem0|filt0|Add64~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N22
fiftyfivenm_lcell_comb \mem0|d~5 (
// Equation(s):
// \mem0|d~5_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~24_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~24_combout ))

	.dataa(\mem0|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem0|Mult0|auto_generated|op_1~24_combout ),
	.datad(\mem0|Mult1|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\mem0|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~5 .lut_mask = 16'hFA50;
defparam \mem0|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N26
fiftyfivenm_lcell_comb \mem0|d[18]~feeder (
// Equation(s):
// \mem0|d[18]~feeder_combout  = \mem0|d~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|d~5_combout ),
	.cin(gnd),
	.combout(\mem0|d[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d[18]~feeder .lut_mask = 16'hFF00;
defparam \mem0|d[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N27
dffeas \mem0|d[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[18] .is_wysiwyg = "true";
defparam \mem0|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~8 (
// Equation(s):
// \mem0|filt0|del~8_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~8 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas \mem0|filt0|del[0][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~9 (
// Equation(s):
// \mem0|filt0|del~9_combout  = (\mem0|filt0|del[0][19]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~9 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N25
dffeas \mem0|filt0|del[1][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N8
fiftyfivenm_lcell_comb \mem0|filt0|del~22 (
// Equation(s):
// \mem0|filt0|del~22_combout  = (\mem0|filt0|del[1][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[1][19]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~22 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N9
dffeas \mem0|filt0|del[2][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~32 (
// Equation(s):
// \mem0|filt0|del~32_combout  = (\mem0|filt0|del[2][19]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[2][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~32 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N1
dffeas \mem0|filt0|del[3][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~43 (
// Equation(s):
// \mem0|filt0|del~43_combout  = (\mem0|filt0|del[3][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[3][19]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~43 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N23
dffeas \mem0|filt0|del[4][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N10
fiftyfivenm_lcell_comb \mem0|filt0|del~55 (
// Equation(s):
// \mem0|filt0|del~55_combout  = (\mem0|filt0|del[4][19]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~55 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N11
dffeas \mem0|filt0|del[5][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N6
fiftyfivenm_lcell_comb \mem0|filt0|del~68 (
// Equation(s):
// \mem0|filt0|del~68_combout  = (\mem0|filt0|del[5][19]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[5][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~68_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~68 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N7
dffeas \mem0|filt0|del[6][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~82 (
// Equation(s):
// \mem0|filt0|del~82_combout  = (\mem0|filt0|del[6][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~82_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~82 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y9_N29
dffeas \mem0|filt0|del[7][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~97 (
// Equation(s):
// \mem0|filt0|del~97_combout  = (\mem0|filt0|del[7][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[7][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~97_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~97 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y9_N29
dffeas \mem0|filt0|del[8][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~113 (
// Equation(s):
// \mem0|filt0|del~113_combout  = (\mem0|filt0|del[8][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[8][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~113_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~113 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N23
dffeas \mem0|filt0|del[9][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N4
fiftyfivenm_lcell_comb \mem0|filt0|del~130 (
// Equation(s):
// \mem0|filt0|del~130_combout  = (\mem0|filt0|del[9][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~130_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~130 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y9_N5
dffeas \mem0|filt0|del[10][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N16
fiftyfivenm_lcell_comb \mem0|filt0|del~148 (
// Equation(s):
// \mem0|filt0|del~148_combout  = (\mem0|filt0|del[10][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[10][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~148_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~148 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y9_N17
dffeas \mem0|filt0|del[11][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~167 (
// Equation(s):
// \mem0|filt0|del~167_combout  = (\mem0|filt0|del[11][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[11][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~167_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~167 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y9_N21
dffeas \mem0|filt0|del[12][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N22
fiftyfivenm_lcell_comb \mem0|filt0|del~187 (
// Equation(s):
// \mem0|filt0|del~187_combout  = (\mem0|filt0|del[12][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[12][19]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~187_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~187 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N23
dffeas \mem0|filt0|del[13][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N24
fiftyfivenm_lcell_comb \mem0|filt0|del~208 (
// Equation(s):
// \mem0|filt0|del~208_combout  = (\mem0|filt0|del[13][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[13][19]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~208_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~208 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N25
dffeas \mem0|filt0|del[14][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~230 (
// Equation(s):
// \mem0|filt0|del~230_combout  = (\mem0|filt0|del[14][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[14][19]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~230_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~230 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N27
dffeas \mem0|filt0|del[15][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[15][19] .is_wysiwyg = "true";
defparam \mem0|filt0|del[15][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N28
fiftyfivenm_lcell_comb \mem0|d~1 (
// Equation(s):
// \mem0|d~1_combout  = (\mem0|KP_state.010~q  & ((\mem0|Mult1|auto_generated|op_1~32_combout ))) # (!\mem0|KP_state.010~q  & (\mem0|Mult0|auto_generated|op_1~32_combout ))

	.dataa(\mem0|KP_state.010~q ),
	.datab(\mem0|Mult0|auto_generated|op_1~32_combout ),
	.datac(\mem0|Mult1|auto_generated|op_1~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d~1 .lut_mask = 16'hE4E4;
defparam \mem0|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N10
fiftyfivenm_lcell_comb \mem0|d[22]~feeder (
// Equation(s):
// \mem0|d[22]~feeder_combout  = \mem0|d~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|d~1_combout ),
	.cin(gnd),
	.combout(\mem0|d[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|d[22]~feeder .lut_mask = 16'hFF00;
defparam \mem0|d[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N11
dffeas \mem0|d[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|d[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|d[22] .is_wysiwyg = "true";
defparam \mem0|d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N12
fiftyfivenm_lcell_comb \mem0|filt0|del~0 (
// Equation(s):
// \mem0|filt0|del~0_combout  = (\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~0 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N13
dffeas \mem0|filt0|del[0][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[0][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N14
fiftyfivenm_lcell_comb \mem0|filt0|del~1 (
// Equation(s):
// \mem0|filt0|del~1_combout  = (\mem0|filt0|del[0][23]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[0][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~1 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N15
dffeas \mem0|filt0|del[1][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[1][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~18 (
// Equation(s):
// \mem0|filt0|del~18_combout  = (\mem0|filt0|del[1][23]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[1][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~18 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N31
dffeas \mem0|filt0|del[2][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[2][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N0
fiftyfivenm_lcell_comb \mem0|filt0|del~28 (
// Equation(s):
// \mem0|filt0|del~28_combout  = (\mem0|filt0|del[2][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[2][23]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~28 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N1
dffeas \mem0|filt0|del[3][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[3][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~39 (
// Equation(s):
// \mem0|filt0|del~39_combout  = (\mem0|filt0|del[3][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[3][23]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~39 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N3
dffeas \mem0|filt0|del[4][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[4][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N2
fiftyfivenm_lcell_comb \mem0|filt0|del~51 (
// Equation(s):
// \mem0|filt0|del~51_combout  = (\mem0|filt0|del[4][23]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[4][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~51 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y8_N3
dffeas \mem0|filt0|del[5][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[5][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~64 (
// Equation(s):
// \mem0|filt0|del~64_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[5][23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|filt0|del[5][23]~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~64 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y8_N31
dffeas \mem0|filt0|del[6][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[6][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~78 (
// Equation(s):
// \mem0|filt0|del~78_combout  = (\mem0|filt0|del[6][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[6][23]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~78_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~78 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y9_N21
dffeas \mem0|filt0|del[7][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[7][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[7][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N30
fiftyfivenm_lcell_comb \mem0|filt0|del~93 (
// Equation(s):
// \mem0|filt0|del~93_combout  = (\mem0|filt0|del[7][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[7][23]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~93_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~93 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y9_N31
dffeas \mem0|filt0|del[8][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[8][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~109 (
// Equation(s):
// \mem0|filt0|del~109_combout  = (\mem0|filt0|del[8][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[8][23]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~109_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~109 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N29
dffeas \mem0|filt0|del[9][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[9][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N20
fiftyfivenm_lcell_comb \mem0|filt0|del~126 (
// Equation(s):
// \mem0|filt0|del~126_combout  = (\mem0|filt0|del[9][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem0|filt0|del[9][23]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~126_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~126 .lut_mask = 16'hCC00;
defparam \mem0|filt0|del~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N21
dffeas \mem0|filt0|del[10][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[10][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~144 (
// Equation(s):
// \mem0|filt0|del~144_combout  = (\RESET_DELAY_n~q  & \mem0|filt0|del[10][23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem0|filt0|del[10][23]~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~144_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~144 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y9_N27
dffeas \mem0|filt0|del[11][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[11][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[11][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~163 (
// Equation(s):
// \mem0|filt0|del~163_combout  = (\mem0|filt0|del[11][23]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[11][23]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem0|filt0|del~163_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~163 .lut_mask = 16'hA0A0;
defparam \mem0|filt0|del~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y9_N29
dffeas \mem0|filt0|del[12][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[12][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[12][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N26
fiftyfivenm_lcell_comb \mem0|filt0|del~183 (
// Equation(s):
// \mem0|filt0|del~183_combout  = (\mem0|filt0|del[12][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem0|filt0|del[12][23]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~183_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~183 .lut_mask = 16'hF000;
defparam \mem0|filt0|del~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N27
dffeas \mem0|filt0|del[13][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[13][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N28
fiftyfivenm_lcell_comb \mem0|filt0|del~204 (
// Equation(s):
// \mem0|filt0|del~204_combout  = (\mem0|filt0|del[13][23]~q  & \RESET_DELAY_n~q )

	.dataa(\mem0|filt0|del[13][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem0|filt0|del~204_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|del~204 .lut_mask = 16'hAA00;
defparam \mem0|filt0|del~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N29
dffeas \mem0|filt0|del[14][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|del~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|del[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|del[14][23] .is_wysiwyg = "true";
defparam \mem0|filt0|del[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add67~44 (
// Equation(s):
// \mem0|filt0|Add67~44_combout  = \mem0|filt0|del[13][23]~q  $ (\mem0|filt0|Add67~43  $ (!\mem0|filt0|Add66~40_combout ))

	.dataa(\mem0|filt0|del[13][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|filt0|Add66~40_combout ),
	.cin(\mem0|filt0|Add67~43 ),
	.combout(\mem0|filt0|Add67~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add67~44 .lut_mask = 16'h5AA5;
defparam \mem0|filt0|Add67~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N22
fiftyfivenm_lcell_comb \mem0|filt0|Add68~44 (
// Equation(s):
// \mem0|filt0|Add68~44_combout  = \mem0|filt0|del[14][23]~q  $ (\mem0|filt0|Add68~43  $ (!\mem0|filt0|Add67~44_combout ))

	.dataa(\mem0|filt0|del[14][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem0|filt0|Add67~44_combout ),
	.cin(\mem0|filt0|Add68~43 ),
	.combout(\mem0|filt0|Add68~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|Add68~44 .lut_mask = 16'h5AA5;
defparam \mem0|filt0|Add68~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N22
fiftyfivenm_lcell_comb \mem0|filt0|regq[23]~70 (
// Equation(s):
// \mem0|filt0|regq[23]~70_combout  = \mem0|filt0|Add68~44_combout  $ (\mem0|filt0|regq[22]~69  $ (\mem0|filt0|del[15][23]~q ))

	.dataa(gnd),
	.datab(\mem0|filt0|Add68~44_combout ),
	.datac(gnd),
	.datad(\mem0|filt0|del[15][23]~q ),
	.cin(\mem0|filt0|regq[22]~69 ),
	.combout(\mem0|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem0|filt0|regq[23]~70 .lut_mask = 16'hC33C;
defparam \mem0|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N23
dffeas \mem0|filt0|regq[23]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N4
fiftyfivenm_lcell_comb \mem1|count[0]~12 (
// Equation(s):
// \mem1|count[0]~12_combout  = \mem1|count [0] $ (VCC)
// \mem1|count[0]~13  = CARRY(\mem1|count [0])

	.dataa(gnd),
	.datab(\mem1|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem1|count[0]~12_combout ),
	.cout(\mem1|count[0]~13 ));
// synopsys translate_off
defparam \mem1|count[0]~12 .lut_mask = 16'h33CC;
defparam \mem1|count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N15
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N18
fiftyfivenm_lcell_comb \mem1|trig_sync_0~0 (
// Equation(s):
// \mem1|trig_sync_0~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\mem1|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|trig_sync_0~0 .lut_mask = 16'h00FF;
defparam \mem1|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N19
dffeas \mem1|trig_sync_0 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|trig_sync_0 .is_wysiwyg = "true";
defparam \mem1|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N20
fiftyfivenm_lcell_comb \mem1|trig_sync_1~feeder (
// Equation(s):
// \mem1|trig_sync_1~feeder_combout  = \mem1|trig_sync_0~q 

	.dataa(gnd),
	.datab(\mem1|trig_sync_0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|trig_sync_1~feeder .lut_mask = 16'hCCCC;
defparam \mem1|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N21
dffeas \mem1|trig_sync_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|trig_sync_1 .is_wysiwyg = "true";
defparam \mem1|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N28
fiftyfivenm_lcell_comb \mem1|trig_now~0 (
// Equation(s):
// \mem1|trig_now~0_combout  = (\mem1|trig_cnt [1] & ((\mem1|trig_cnt [0] & ((\mem1|trig_sync_1~q ))) # (!\mem1|trig_cnt [0] & (\mem1|trig_now~q )))) # (!\mem1|trig_cnt [1] & (((\mem1|trig_now~q ))))

	.dataa(\mem1|trig_cnt [1]),
	.datab(\mem1|trig_cnt [0]),
	.datac(\mem1|trig_now~q ),
	.datad(\mem1|trig_sync_1~q ),
	.cin(gnd),
	.combout(\mem1|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|trig_now~0 .lut_mask = 16'hF870;
defparam \mem1|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y11_N29
dffeas \mem1|trig_now (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|trig_now .is_wysiwyg = "true";
defparam \mem1|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N18
fiftyfivenm_lcell_comb \mem1|trig_cnt~1 (
// Equation(s):
// \mem1|trig_cnt~1_combout  = (!\mem1|trig_cnt [0] & (\mem1|trig_now~q  $ (\mem1|trig_sync_1~q )))

	.dataa(gnd),
	.datab(\mem1|trig_now~q ),
	.datac(\mem1|trig_cnt [0]),
	.datad(\mem1|trig_sync_1~q ),
	.cin(gnd),
	.combout(\mem1|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|trig_cnt~1 .lut_mask = 16'h030C;
defparam \mem1|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y11_N19
dffeas \mem1|trig_cnt[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|trig_cnt[0] .is_wysiwyg = "true";
defparam \mem1|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N12
fiftyfivenm_lcell_comb \mem1|trig_cnt~0 (
// Equation(s):
// \mem1|trig_cnt~0_combout  = (\mem1|trig_cnt [0] & (!\mem1|trig_cnt [1] & (\mem1|trig_now~q  $ (\mem1|trig_sync_1~q )))) # (!\mem1|trig_cnt [0] & (\mem1|trig_cnt [1] & (\mem1|trig_now~q  $ (\mem1|trig_sync_1~q ))))

	.dataa(\mem1|trig_cnt [0]),
	.datab(\mem1|trig_now~q ),
	.datac(\mem1|trig_cnt [1]),
	.datad(\mem1|trig_sync_1~q ),
	.cin(gnd),
	.combout(\mem1|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|trig_cnt~0 .lut_mask = 16'h1248;
defparam \mem1|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y11_N13
dffeas \mem1|trig_cnt[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|trig_cnt[1] .is_wysiwyg = "true";
defparam \mem1|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N30
fiftyfivenm_lcell_comb \mem1|trig_pulse~0 (
// Equation(s):
// \mem1|trig_pulse~0_combout  = (\mem1|trig_cnt [1] & (!\mem1|trig_now~q  & (\mem1|trig_cnt [0] & \mem1|trig_sync_1~q )))

	.dataa(\mem1|trig_cnt [1]),
	.datab(\mem1|trig_now~q ),
	.datac(\mem1|trig_cnt [0]),
	.datad(\mem1|trig_sync_1~q ),
	.cin(gnd),
	.combout(\mem1|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|trig_pulse~0 .lut_mask = 16'h2000;
defparam \mem1|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N30
fiftyfivenm_lcell_comb \mem1|LessThan1~1 (
// Equation(s):
// \mem1|LessThan1~1_combout  = (\mem1|count [7] & (\mem1|count [6] & (\mem1|count [5] & \mem1|count [4])))

	.dataa(\mem1|count [7]),
	.datab(\mem1|count [6]),
	.datac(\mem1|count [5]),
	.datad(\mem1|count [4]),
	.cin(gnd),
	.combout(\mem1|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|LessThan1~1 .lut_mask = 16'h8000;
defparam \mem1|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N28
fiftyfivenm_lcell_comb \mem1|LessThan1~0 (
// Equation(s):
// \mem1|LessThan1~0_combout  = (\mem1|count [3] & (\mem1|count [0] & (\mem1|count [2] & \mem1|count [1])))

	.dataa(\mem1|count [3]),
	.datab(\mem1|count [0]),
	.datac(\mem1|count [2]),
	.datad(\mem1|count [1]),
	.cin(gnd),
	.combout(\mem1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|LessThan1~0 .lut_mask = 16'h8000;
defparam \mem1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N0
fiftyfivenm_lcell_comb \mem1|LessThan1~2 (
// Equation(s):
// \mem1|LessThan1~2_combout  = (\mem1|LessThan1~1_combout  & (\mem1|count [8] & (\mem1|count [9] & \mem1|LessThan1~0_combout )))

	.dataa(\mem1|LessThan1~1_combout ),
	.datab(\mem1|count [8]),
	.datac(\mem1|count [9]),
	.datad(\mem1|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\mem1|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|LessThan1~2 .lut_mask = 16'h8000;
defparam \mem1|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N16
fiftyfivenm_lcell_comb \mem1|KP_state~16 (
// Equation(s):
// \mem1|KP_state~16_combout  = (\mem1|KP_state.000~q  & (!\mem1|KP_state.001~q )) # (!\mem1|KP_state.000~q  & ((\mem1|KP_state.001~q ) # (!\mem1|trig_pulse~0_combout )))

	.dataa(\mem1|KP_state.000~q ),
	.datab(\mem1|KP_state.001~q ),
	.datac(\mem1|trig_pulse~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|KP_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|KP_state~16 .lut_mask = 16'h6767;
defparam \mem1|KP_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N6
fiftyfivenm_lcell_comb \mem1|KP_state~17 (
// Equation(s):
// \mem1|KP_state~17_combout  = (\RESET_DELAY_n~q  & ((\mem1|KP_state.010~q  & (\mem1|KP_state~16_combout  & \mem1|KP_state.000~q )) # (!\mem1|KP_state.010~q  & (!\mem1|KP_state~16_combout ))))

	.dataa(\mem1|KP_state.010~q ),
	.datab(\mem1|KP_state~16_combout ),
	.datac(\mem1|KP_state.000~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|KP_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|KP_state~17 .lut_mask = 16'h9100;
defparam \mem1|KP_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y7_N7
dffeas \mem1|KP_state.000 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|KP_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|KP_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|KP_state.000 .is_wysiwyg = "true";
defparam \mem1|KP_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N2
fiftyfivenm_lcell_comb \mem1|KP_state~14 (
// Equation(s):
// \mem1|KP_state~14_combout  = (\mem1|KP_state.001~q ) # (\mem1|trig_pulse~0_combout )

	.dataa(gnd),
	.datab(\mem1|KP_state.001~q ),
	.datac(\mem1|trig_pulse~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|KP_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|KP_state~14 .lut_mask = 16'hFCFC;
defparam \mem1|KP_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N24
fiftyfivenm_lcell_comb \mem1|count[10]~35 (
// Equation(s):
// \mem1|count[10]~35_combout  = (\mem1|count [10] & (\mem1|count[9]~34  $ (GND))) # (!\mem1|count [10] & (!\mem1|count[9]~34  & VCC))
// \mem1|count[10]~36  = CARRY((\mem1|count [10] & !\mem1|count[9]~34 ))

	.dataa(gnd),
	.datab(\mem1|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[9]~34 ),
	.combout(\mem1|count[10]~35_combout ),
	.cout(\mem1|count[10]~36 ));
// synopsys translate_off
defparam \mem1|count[10]~35 .lut_mask = 16'hC30C;
defparam \mem1|count[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N26
fiftyfivenm_lcell_comb \mem1|count[11]~37 (
// Equation(s):
// \mem1|count[11]~37_combout  = \mem1|count [11] $ (\mem1|count[10]~36 )

	.dataa(\mem1|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem1|count[10]~36 ),
	.combout(\mem1|count[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|count[11]~37 .lut_mask = 16'h5A5A;
defparam \mem1|count[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N27
dffeas \mem1|count[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[11] .is_wysiwyg = "true";
defparam \mem1|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N18
fiftyfivenm_lcell_comb \mem1|LessThan1~3 (
// Equation(s):
// \mem1|LessThan1~3_combout  = (\mem1|count [10]) # (\mem1|count [11])

	.dataa(gnd),
	.datab(\mem1|count [10]),
	.datac(\mem1|count [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|LessThan1~3 .lut_mask = 16'hFCFC;
defparam \mem1|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N8
fiftyfivenm_lcell_comb \mem1|KP_state~13 (
// Equation(s):
// \mem1|KP_state~13_combout  = (\mem1|KP_state.010~q  & (((!\mem1|KP_state.001~q )))) # (!\mem1|KP_state.010~q  & (!\mem1|LessThan1~2_combout  & (\mem1|KP_state.001~q  & !\mem1|LessThan1~3_combout )))

	.dataa(\mem1|KP_state.010~q ),
	.datab(\mem1|LessThan1~2_combout ),
	.datac(\mem1|KP_state.001~q ),
	.datad(\mem1|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\mem1|KP_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|KP_state~13 .lut_mask = 16'h0A1A;
defparam \mem1|KP_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N4
fiftyfivenm_lcell_comb \mem1|KP_state~15 (
// Equation(s):
// \mem1|KP_state~15_combout  = (\mem1|KP_state.000~q  & (\mem1|KP_state~14_combout  & (\mem1|KP_state~13_combout  & \RESET_DELAY_n~q )))

	.dataa(\mem1|KP_state.000~q ),
	.datab(\mem1|KP_state~14_combout ),
	.datac(\mem1|KP_state~13_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|KP_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|KP_state~15 .lut_mask = 16'h8000;
defparam \mem1|KP_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y7_N5
dffeas \mem1|KP_state.001 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|KP_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|KP_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|KP_state.001 .is_wysiwyg = "true";
defparam \mem1|KP_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N24
fiftyfivenm_lcell_comb \mem1|count[3]~14 (
// Equation(s):
// \mem1|count[3]~14_combout  = (\mem1|KP_state.010~q  & ((\mem1|LessThan1~2_combout ) # ((\mem1|LessThan1~3_combout )))) # (!\mem1|KP_state.010~q  & (\mem1|KP_state.001~q  & ((\mem1|LessThan1~2_combout ) # (\mem1|LessThan1~3_combout ))))

	.dataa(\mem1|KP_state.010~q ),
	.datab(\mem1|LessThan1~2_combout ),
	.datac(\mem1|KP_state.001~q ),
	.datad(\mem1|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\mem1|count[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|count[3]~14 .lut_mask = 16'hFAC8;
defparam \mem1|count[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N30
fiftyfivenm_lcell_comb \mem1|count[3]~15 (
// Equation(s):
// \mem1|count[3]~15_combout  = (\mem1|KP_state.010~q ) # (!\mem1|KP_state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|KP_state.010~q ),
	.datad(\mem1|KP_state.000~q ),
	.cin(gnd),
	.combout(\mem1|count[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|count[3]~15 .lut_mask = 16'hF0FF;
defparam \mem1|count[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N2
fiftyfivenm_lcell_comb \mem1|count[3]~16 (
// Equation(s):
// \mem1|count[3]~16_combout  = (\mem1|count[3]~14_combout ) # (((\mem1|trig_pulse~0_combout  & \mem1|count[3]~15_combout )) # (!\RESET_DELAY_n~q ))

	.dataa(\mem1|trig_pulse~0_combout ),
	.datab(\mem1|count[3]~14_combout ),
	.datac(\mem1|count[3]~15_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|count[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|count[3]~16 .lut_mask = 16'hECFF;
defparam \mem1|count[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N5
dffeas \mem1|count[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[0] .is_wysiwyg = "true";
defparam \mem1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N6
fiftyfivenm_lcell_comb \mem1|count[1]~17 (
// Equation(s):
// \mem1|count[1]~17_combout  = (\mem1|count [1] & (!\mem1|count[0]~13 )) # (!\mem1|count [1] & ((\mem1|count[0]~13 ) # (GND)))
// \mem1|count[1]~18  = CARRY((!\mem1|count[0]~13 ) # (!\mem1|count [1]))

	.dataa(\mem1|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[0]~13 ),
	.combout(\mem1|count[1]~17_combout ),
	.cout(\mem1|count[1]~18 ));
// synopsys translate_off
defparam \mem1|count[1]~17 .lut_mask = 16'h5A5F;
defparam \mem1|count[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N7
dffeas \mem1|count[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[1] .is_wysiwyg = "true";
defparam \mem1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N8
fiftyfivenm_lcell_comb \mem1|count[2]~19 (
// Equation(s):
// \mem1|count[2]~19_combout  = (\mem1|count [2] & (\mem1|count[1]~18  $ (GND))) # (!\mem1|count [2] & (!\mem1|count[1]~18  & VCC))
// \mem1|count[2]~20  = CARRY((\mem1|count [2] & !\mem1|count[1]~18 ))

	.dataa(gnd),
	.datab(\mem1|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[1]~18 ),
	.combout(\mem1|count[2]~19_combout ),
	.cout(\mem1|count[2]~20 ));
// synopsys translate_off
defparam \mem1|count[2]~19 .lut_mask = 16'hC30C;
defparam \mem1|count[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N9
dffeas \mem1|count[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[2] .is_wysiwyg = "true";
defparam \mem1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N10
fiftyfivenm_lcell_comb \mem1|count[3]~21 (
// Equation(s):
// \mem1|count[3]~21_combout  = (\mem1|count [3] & (!\mem1|count[2]~20 )) # (!\mem1|count [3] & ((\mem1|count[2]~20 ) # (GND)))
// \mem1|count[3]~22  = CARRY((!\mem1|count[2]~20 ) # (!\mem1|count [3]))

	.dataa(\mem1|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[2]~20 ),
	.combout(\mem1|count[3]~21_combout ),
	.cout(\mem1|count[3]~22 ));
// synopsys translate_off
defparam \mem1|count[3]~21 .lut_mask = 16'h5A5F;
defparam \mem1|count[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N11
dffeas \mem1|count[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[3] .is_wysiwyg = "true";
defparam \mem1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N12
fiftyfivenm_lcell_comb \mem1|count[4]~23 (
// Equation(s):
// \mem1|count[4]~23_combout  = (\mem1|count [4] & (\mem1|count[3]~22  $ (GND))) # (!\mem1|count [4] & (!\mem1|count[3]~22  & VCC))
// \mem1|count[4]~24  = CARRY((\mem1|count [4] & !\mem1|count[3]~22 ))

	.dataa(\mem1|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[3]~22 ),
	.combout(\mem1|count[4]~23_combout ),
	.cout(\mem1|count[4]~24 ));
// synopsys translate_off
defparam \mem1|count[4]~23 .lut_mask = 16'hA50A;
defparam \mem1|count[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N13
dffeas \mem1|count[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[4] .is_wysiwyg = "true";
defparam \mem1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N14
fiftyfivenm_lcell_comb \mem1|count[5]~25 (
// Equation(s):
// \mem1|count[5]~25_combout  = (\mem1|count [5] & (!\mem1|count[4]~24 )) # (!\mem1|count [5] & ((\mem1|count[4]~24 ) # (GND)))
// \mem1|count[5]~26  = CARRY((!\mem1|count[4]~24 ) # (!\mem1|count [5]))

	.dataa(gnd),
	.datab(\mem1|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[4]~24 ),
	.combout(\mem1|count[5]~25_combout ),
	.cout(\mem1|count[5]~26 ));
// synopsys translate_off
defparam \mem1|count[5]~25 .lut_mask = 16'h3C3F;
defparam \mem1|count[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N15
dffeas \mem1|count[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[5] .is_wysiwyg = "true";
defparam \mem1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N16
fiftyfivenm_lcell_comb \mem1|count[6]~27 (
// Equation(s):
// \mem1|count[6]~27_combout  = (\mem1|count [6] & (\mem1|count[5]~26  $ (GND))) # (!\mem1|count [6] & (!\mem1|count[5]~26  & VCC))
// \mem1|count[6]~28  = CARRY((\mem1|count [6] & !\mem1|count[5]~26 ))

	.dataa(gnd),
	.datab(\mem1|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[5]~26 ),
	.combout(\mem1|count[6]~27_combout ),
	.cout(\mem1|count[6]~28 ));
// synopsys translate_off
defparam \mem1|count[6]~27 .lut_mask = 16'hC30C;
defparam \mem1|count[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N17
dffeas \mem1|count[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[6] .is_wysiwyg = "true";
defparam \mem1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N18
fiftyfivenm_lcell_comb \mem1|count[7]~29 (
// Equation(s):
// \mem1|count[7]~29_combout  = (\mem1|count [7] & (!\mem1|count[6]~28 )) # (!\mem1|count [7] & ((\mem1|count[6]~28 ) # (GND)))
// \mem1|count[7]~30  = CARRY((!\mem1|count[6]~28 ) # (!\mem1|count [7]))

	.dataa(\mem1|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[6]~28 ),
	.combout(\mem1|count[7]~29_combout ),
	.cout(\mem1|count[7]~30 ));
// synopsys translate_off
defparam \mem1|count[7]~29 .lut_mask = 16'h5A5F;
defparam \mem1|count[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N19
dffeas \mem1|count[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[7] .is_wysiwyg = "true";
defparam \mem1|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N20
fiftyfivenm_lcell_comb \mem1|count[8]~31 (
// Equation(s):
// \mem1|count[8]~31_combout  = (\mem1|count [8] & (\mem1|count[7]~30  $ (GND))) # (!\mem1|count [8] & (!\mem1|count[7]~30  & VCC))
// \mem1|count[8]~32  = CARRY((\mem1|count [8] & !\mem1|count[7]~30 ))

	.dataa(gnd),
	.datab(\mem1|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[7]~30 ),
	.combout(\mem1|count[8]~31_combout ),
	.cout(\mem1|count[8]~32 ));
// synopsys translate_off
defparam \mem1|count[8]~31 .lut_mask = 16'hC30C;
defparam \mem1|count[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N21
dffeas \mem1|count[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[8] .is_wysiwyg = "true";
defparam \mem1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N22
fiftyfivenm_lcell_comb \mem1|count[9]~33 (
// Equation(s):
// \mem1|count[9]~33_combout  = (\mem1|count [9] & (!\mem1|count[8]~32 )) # (!\mem1|count [9] & ((\mem1|count[8]~32 ) # (GND)))
// \mem1|count[9]~34  = CARRY((!\mem1|count[8]~32 ) # (!\mem1|count [9]))

	.dataa(\mem1|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|count[8]~32 ),
	.combout(\mem1|count[9]~33_combout ),
	.cout(\mem1|count[9]~34 ));
// synopsys translate_off
defparam \mem1|count[9]~33 .lut_mask = 16'h5A5F;
defparam \mem1|count[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y6_N23
dffeas \mem1|count[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[9] .is_wysiwyg = "true";
defparam \mem1|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y6_N25
dffeas \mem1|count[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|count[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem1|count[3]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|count[10] .is_wysiwyg = "true";
defparam \mem1|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N22
fiftyfivenm_lcell_comb \mem1|KP_state~18 (
// Equation(s):
// \mem1|KP_state~18_combout  = (\mem1|count [10]) # ((\mem1|count [11]) # (\mem1|LessThan1~2_combout ))

	.dataa(gnd),
	.datab(\mem1|count [10]),
	.datac(\mem1|count [11]),
	.datad(\mem1|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\mem1|KP_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|KP_state~18 .lut_mask = 16'hFFFC;
defparam \mem1|KP_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N28
fiftyfivenm_lcell_comb \mem1|KP_state~11 (
// Equation(s):
// \mem1|KP_state~11_combout  = (\mem1|trig_pulse~0_combout  & (!\mem1|KP_state.010~q  & (\mem1|KP_state.001~q  $ (!\mem1|KP_state.000~q )))) # (!\mem1|trig_pulse~0_combout  & (\mem1|KP_state.000~q  & (\mem1|KP_state.010~q  $ (\mem1|KP_state.001~q ))))

	.dataa(\mem1|KP_state.010~q ),
	.datab(\mem1|KP_state.001~q ),
	.datac(\mem1|trig_pulse~0_combout ),
	.datad(\mem1|KP_state.000~q ),
	.cin(gnd),
	.combout(\mem1|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|KP_state~11 .lut_mask = 16'h4610;
defparam \mem1|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N26
fiftyfivenm_lcell_comb \mem1|KP_state~12 (
// Equation(s):
// \mem1|KP_state~12_combout  = (\mem1|KP_state~11_combout  & (\RESET_DELAY_n~q  & ((\mem1|KP_state~18_combout ) # (!\mem1|KP_state.001~q ))))

	.dataa(\mem1|KP_state~18_combout ),
	.datab(\mem1|KP_state~11_combout ),
	.datac(\mem1|KP_state.001~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|KP_state~12 .lut_mask = 16'h8C00;
defparam \mem1|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y7_N27
dffeas \mem1|KP_state.010 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|KP_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|KP_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|KP_state.010 .is_wysiwyg = "true";
defparam \mem1|KP_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N2
fiftyfivenm_lcell_comb \mem1|rden~0 (
// Equation(s):
// \mem1|rden~0_combout  = (\mem1|KP_state.010~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|rden~0 .lut_mask = 16'hCC00;
defparam \mem1|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y9_N3
dffeas \mem1|rden (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|rden .is_wysiwyg = "true";
defparam \mem1|rden .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N13
dffeas \mem1|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|rden~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N12
fiftyfivenm_lcell_comb \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\mem1|rden~q ) # (\mem1|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(\mem1|rden~q ),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFAFA;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y8_N0
fiftyfivenm_lcell_comb \mem1|wr_ptr[0]~feeder (
// Equation(s):
// \mem1|wr_ptr[0]~feeder_combout  = \mem1|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|count [0]),
	.cin(gnd),
	.combout(\mem1|wr_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[0]~feeder .lut_mask = 16'hFF00;
defparam \mem1|wr_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y8_N1
dffeas \mem1|wr_ptr[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[0] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N24
fiftyfivenm_lcell_comb \mem1|wr_ptr[1]~feeder (
// Equation(s):
// \mem1|wr_ptr[1]~feeder_combout  = \mem1|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|count [1]),
	.cin(gnd),
	.combout(\mem1|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[1]~feeder .lut_mask = 16'hFF00;
defparam \mem1|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N25
dffeas \mem1|wr_ptr[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[1] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N12
fiftyfivenm_lcell_comb \mem1|wr_ptr[2]~feeder (
// Equation(s):
// \mem1|wr_ptr[2]~feeder_combout  = \mem1|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|count [2]),
	.cin(gnd),
	.combout(\mem1|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \mem1|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y5_N13
dffeas \mem1|wr_ptr[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[2] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y8_N10
fiftyfivenm_lcell_comb \mem1|wr_ptr[3]~feeder (
// Equation(s):
// \mem1|wr_ptr[3]~feeder_combout  = \mem1|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|count [3]),
	.cin(gnd),
	.combout(\mem1|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[3]~feeder .lut_mask = 16'hFF00;
defparam \mem1|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y8_N11
dffeas \mem1|wr_ptr[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[3] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N0
fiftyfivenm_lcell_comb \mem1|wr_ptr[4]~feeder (
// Equation(s):
// \mem1|wr_ptr[4]~feeder_combout  = \mem1|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|count [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[4]~feeder .lut_mask = 16'hF0F0;
defparam \mem1|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y8_N1
dffeas \mem1|wr_ptr[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[4] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N26
fiftyfivenm_lcell_comb \mem1|wr_ptr[5]~feeder (
// Equation(s):
// \mem1|wr_ptr[5]~feeder_combout  = \mem1|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|count [5]),
	.cin(gnd),
	.combout(\mem1|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[5]~feeder .lut_mask = 16'hFF00;
defparam \mem1|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N27
dffeas \mem1|wr_ptr[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[5] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N16
fiftyfivenm_lcell_comb \mem1|wr_ptr[6]~feeder (
// Equation(s):
// \mem1|wr_ptr[6]~feeder_combout  = \mem1|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|count [6]),
	.cin(gnd),
	.combout(\mem1|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[6]~feeder .lut_mask = 16'hFF00;
defparam \mem1|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N17
dffeas \mem1|wr_ptr[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[6] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N0
fiftyfivenm_lcell_comb \mem1|wr_ptr[7]~feeder (
// Equation(s):
// \mem1|wr_ptr[7]~feeder_combout  = \mem1|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|count [7]),
	.cin(gnd),
	.combout(\mem1|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \mem1|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N1
dffeas \mem1|wr_ptr[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[7] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y8_N4
fiftyfivenm_lcell_comb \mem1|wr_ptr[8]~feeder (
// Equation(s):
// \mem1|wr_ptr[8]~feeder_combout  = \mem1|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|count [8]),
	.cin(gnd),
	.combout(\mem1|wr_ptr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[8]~feeder .lut_mask = 16'hFF00;
defparam \mem1|wr_ptr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y8_N5
dffeas \mem1|wr_ptr[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[8] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N2
fiftyfivenm_lcell_comb \mem1|wr_ptr[9]~feeder (
// Equation(s):
// \mem1|wr_ptr[9]~feeder_combout  = \mem1|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|count [9]),
	.cin(gnd),
	.combout(\mem1|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[9]~feeder .lut_mask = 16'hFF00;
defparam \mem1|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y8_N3
dffeas \mem1|wr_ptr[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[9] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N0
fiftyfivenm_lcell_comb \mem1|wr_ptr[10]~feeder (
// Equation(s):
// \mem1|wr_ptr[10]~feeder_combout  = \mem1|count [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|count [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|wr_ptr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[10]~feeder .lut_mask = 16'hF0F0;
defparam \mem1|wr_ptr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y7_N1
dffeas \mem1|wr_ptr[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[10] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N10
fiftyfivenm_lcell_comb \mem1|wr_ptr[11]~feeder (
// Equation(s):
// \mem1|wr_ptr[11]~feeder_combout  = \mem1|count [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|count [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|wr_ptr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|wr_ptr[11]~feeder .lut_mask = 16'hF0F0;
defparam \mem1|wr_ptr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y7_N11
dffeas \mem1|wr_ptr[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|wr_ptr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|wr_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|wr_ptr[11] .is_wysiwyg = "true";
defparam \mem1|wr_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N4
fiftyfivenm_lcell_comb \noise|out24hold_1[18]~feeder (
// Equation(s):
// \noise|out24hold_1[18]~feeder_combout  = \noise|out24ref_1 [18]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[18]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y6_N5
dffeas \noise|out24hold_1[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[18] .is_wysiwyg = "true";
defparam \noise|out24hold_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N8
fiftyfivenm_lcell_comb \noise|out24hold_1[19]~feeder (
// Equation(s):
// \noise|out24hold_1[19]~feeder_combout  = \noise|out24ref_1 [19]

	.dataa(\noise|out24ref_1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[19]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N9
dffeas \noise|out24hold_1[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[19] .is_wysiwyg = "true";
defparam \noise|out24hold_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N18
fiftyfivenm_lcell_comb \noise|out24hold_1[20]~feeder (
// Equation(s):
// \noise|out24hold_1[20]~feeder_combout  = \noise|out24ref_1 [20]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [20]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[20]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y6_N19
dffeas \noise|out24hold_1[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[20] .is_wysiwyg = "true";
defparam \noise|out24hold_1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N18
fiftyfivenm_lcell_comb \noise|out24hold_1[21]~feeder (
// Equation(s):
// \noise|out24hold_1[21]~feeder_combout  = \noise|out24ref_1 [21]

	.dataa(\noise|out24ref_1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[21]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N19
dffeas \noise|out24hold_1[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[21] .is_wysiwyg = "true";
defparam \noise|out24hold_1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N14
fiftyfivenm_lcell_comb \noise|out24hold_1[22]~feeder (
// Equation(s):
// \noise|out24hold_1[22]~feeder_combout  = \noise|out24ref_1 [22]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [22]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[22]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N15
dffeas \noise|out24hold_1[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[22] .is_wysiwyg = "true";
defparam \noise|out24hold_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N20
fiftyfivenm_lcell_comb \noise|out24hold_1[23]~feeder (
// Equation(s):
// \noise|out24hold_1[23]~feeder_combout  = \noise|out24ref_1 [23]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[23]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y4_N21
dffeas \noise|out24hold_1[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[23] .is_wysiwyg = "true";
defparam \noise|out24hold_1[23] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y10_N0
fiftyfivenm_mac_mult \mem1|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\noise|out24hold_1 [23],\noise|out24hold_1 [22],\noise|out24hold_1 [21],\noise|out24hold_1 [20],\noise|out24hold_1 [19],\noise|out24hold_1 [18],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem1|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem1|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem1|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \mem1|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem1|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem1|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y10_N2
fiftyfivenm_mac_out \mem1|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem1|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\mem1|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT9 ,
\mem1|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\mem1|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\mem1|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\mem1|Mult0|auto_generated|mac_mult3~dataout ,\mem1|Mult0|auto_generated|mac_mult3~16 ,
\mem1|Mult0|auto_generated|mac_mult3~15 ,\mem1|Mult0|auto_generated|mac_mult3~14 ,\mem1|Mult0|auto_generated|mac_mult3~13 ,\mem1|Mult0|auto_generated|mac_mult3~12 ,\mem1|Mult0|auto_generated|mac_mult3~11 ,\mem1|Mult0|auto_generated|mac_mult3~10 ,
\mem1|Mult0|auto_generated|mac_mult3~9 ,\mem1|Mult0|auto_generated|mac_mult3~8 ,\mem1|Mult0|auto_generated|mac_mult3~7 ,\mem1|Mult0|auto_generated|mac_mult3~6 ,\mem1|Mult0|auto_generated|mac_mult3~5 ,\mem1|Mult0|auto_generated|mac_mult3~4 ,
\mem1|Mult0|auto_generated|mac_mult3~3 ,\mem1|Mult0|auto_generated|mac_mult3~2 ,\mem1|Mult0|auto_generated|mac_mult3~1 ,\mem1|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem1|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem1|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N18
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_2~0_combout  = \mem1|Mult0|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem1|Mult0|auto_generated|op_2~1  = CARRY(\mem1|Mult0|auto_generated|mac_out4~DATAOUT12 )

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem1|Mult0|auto_generated|op_2~0_combout ),
	.cout(\mem1|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_2~0 .lut_mask = 16'h55AA;
defparam \mem1|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N20
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_2~2_combout  = (\mem1|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\mem1|Mult0|auto_generated|op_2~1 )) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\mem1|Mult0|auto_generated|op_2~1 ) # (GND)))
// \mem1|Mult0|auto_generated|op_2~3  = CARRY((!\mem1|Mult0|auto_generated|op_2~1 ) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\mem1|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_2~1 ),
	.combout(\mem1|Mult0|auto_generated|op_2~2_combout ),
	.cout(\mem1|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \mem1|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N22
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_2~4_combout  = (\mem1|Mult0|auto_generated|mac_out4~DATAOUT14  & (\mem1|Mult0|auto_generated|op_2~3  $ (GND))) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT14  & (!\mem1|Mult0|auto_generated|op_2~3  & VCC))
// \mem1|Mult0|auto_generated|op_2~5  = CARRY((\mem1|Mult0|auto_generated|mac_out4~DATAOUT14  & !\mem1|Mult0|auto_generated|op_2~3 ))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_2~3 ),
	.combout(\mem1|Mult0|auto_generated|op_2~4_combout ),
	.cout(\mem1|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_2~4 .lut_mask = 16'hA50A;
defparam \mem1|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N24
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_2~6_combout  = (\mem1|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\mem1|Mult0|auto_generated|op_2~5 )) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\mem1|Mult0|auto_generated|op_2~5 ) # (GND)))
// \mem1|Mult0|auto_generated|op_2~7  = CARRY((!\mem1|Mult0|auto_generated|op_2~5 ) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_2~5 ),
	.combout(\mem1|Mult0|auto_generated|op_2~6_combout ),
	.cout(\mem1|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \mem1|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N8
fiftyfivenm_lcell_comb \noise|out24hold_1[0]~feeder (
// Equation(s):
// \noise|out24hold_1[0]~feeder_combout  = \noise|out24ref_1 [0]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[0]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N9
dffeas \noise|out24hold_1[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[0] .is_wysiwyg = "true";
defparam \noise|out24hold_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N14
fiftyfivenm_lcell_comb \noise|out24hold_1[1]~feeder (
// Equation(s):
// \noise|out24hold_1[1]~feeder_combout  = \noise|out24ref_1 [1]

	.dataa(\noise|out24ref_1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[1]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N15
dffeas \noise|out24hold_1[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[1] .is_wysiwyg = "true";
defparam \noise|out24hold_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N4
fiftyfivenm_lcell_comb \noise|out24hold_1[2]~feeder (
// Equation(s):
// \noise|out24hold_1[2]~feeder_combout  = \noise|out24ref_1 [2]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[2]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N5
dffeas \noise|out24hold_1[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[2] .is_wysiwyg = "true";
defparam \noise|out24hold_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N0
fiftyfivenm_lcell_comb \noise|out24hold_1[3]~feeder (
// Equation(s):
// \noise|out24hold_1[3]~feeder_combout  = \noise|out24ref_1 [3]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[3]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N1
dffeas \noise|out24hold_1[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[3] .is_wysiwyg = "true";
defparam \noise|out24hold_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N30
fiftyfivenm_lcell_comb \noise|out24hold_1[4]~feeder (
// Equation(s):
// \noise|out24hold_1[4]~feeder_combout  = \noise|out24ref_1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [4]),
	.cin(gnd),
	.combout(\noise|out24hold_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[4]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N31
dffeas \noise|out24hold_1[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[4] .is_wysiwyg = "true";
defparam \noise|out24hold_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N0
fiftyfivenm_lcell_comb \noise|out24hold_1[5]~feeder (
// Equation(s):
// \noise|out24hold_1[5]~feeder_combout  = \noise|out24ref_1 [5]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[5]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N1
dffeas \noise|out24hold_1[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[5] .is_wysiwyg = "true";
defparam \noise|out24hold_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N14
fiftyfivenm_lcell_comb \noise|out24hold_1[6]~feeder (
// Equation(s):
// \noise|out24hold_1[6]~feeder_combout  = \noise|out24ref_1 [6]

	.dataa(\noise|out24ref_1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[6]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N15
dffeas \noise|out24hold_1[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[6] .is_wysiwyg = "true";
defparam \noise|out24hold_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N8
fiftyfivenm_lcell_comb \noise|out24hold_1[7]~feeder (
// Equation(s):
// \noise|out24hold_1[7]~feeder_combout  = \noise|out24ref_1 [7]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[7]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N9
dffeas \noise|out24hold_1[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[7] .is_wysiwyg = "true";
defparam \noise|out24hold_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N22
fiftyfivenm_lcell_comb \noise|out24hold_1[8]~feeder (
// Equation(s):
// \noise|out24hold_1[8]~feeder_combout  = \noise|out24ref_1 [8]

	.dataa(\noise|out24ref_1 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[8]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N23
dffeas \noise|out24hold_1[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[8] .is_wysiwyg = "true";
defparam \noise|out24hold_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N30
fiftyfivenm_lcell_comb \noise|out24hold_1[9]~feeder (
// Equation(s):
// \noise|out24hold_1[9]~feeder_combout  = \noise|out24ref_1 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_1 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[9]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N31
dffeas \noise|out24hold_1[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[9] .is_wysiwyg = "true";
defparam \noise|out24hold_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N10
fiftyfivenm_lcell_comb \noise|out24hold_1[10]~feeder (
// Equation(s):
// \noise|out24hold_1[10]~feeder_combout  = \noise|out24ref_1 [10]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[10]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N11
dffeas \noise|out24hold_1[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[10] .is_wysiwyg = "true";
defparam \noise|out24hold_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N28
fiftyfivenm_lcell_comb \noise|out24hold_1[11]~feeder (
// Equation(s):
// \noise|out24hold_1[11]~feeder_combout  = \noise|out24ref_1 [11]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[11]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N29
dffeas \noise|out24hold_1[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[11] .is_wysiwyg = "true";
defparam \noise|out24hold_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N18
fiftyfivenm_lcell_comb \noise|out24hold_1[12]~feeder (
// Equation(s):
// \noise|out24hold_1[12]~feeder_combout  = \noise|out24ref_1 [12]

	.dataa(\noise|out24ref_1 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[12]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N19
dffeas \noise|out24hold_1[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[12] .is_wysiwyg = "true";
defparam \noise|out24hold_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N8
fiftyfivenm_lcell_comb \noise|out24hold_1[13]~feeder (
// Equation(s):
// \noise|out24hold_1[13]~feeder_combout  = \noise|out24ref_1 [13]

	.dataa(\noise|out24ref_1 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[13]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N9
dffeas \noise|out24hold_1[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[13] .is_wysiwyg = "true";
defparam \noise|out24hold_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N24
fiftyfivenm_lcell_comb \noise|out24hold_1[14]~feeder (
// Equation(s):
// \noise|out24hold_1[14]~feeder_combout  = \noise|out24ref_1 [14]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[14]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N25
dffeas \noise|out24hold_1[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[14] .is_wysiwyg = "true";
defparam \noise|out24hold_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N30
fiftyfivenm_lcell_comb \noise|out24hold_1[15]~feeder (
// Equation(s):
// \noise|out24hold_1[15]~feeder_combout  = \noise|out24ref_1 [15]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[15]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N31
dffeas \noise|out24hold_1[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[15] .is_wysiwyg = "true";
defparam \noise|out24hold_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N16
fiftyfivenm_lcell_comb \noise|out24hold_1[16]~feeder (
// Equation(s):
// \noise|out24hold_1[16]~feeder_combout  = \noise|out24ref_1 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_1 [16]),
	.cin(gnd),
	.combout(\noise|out24hold_1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[16]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N17
dffeas \noise|out24hold_1[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[16] .is_wysiwyg = "true";
defparam \noise|out24hold_1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N20
fiftyfivenm_lcell_comb \noise|out24hold_1[17]~feeder (
// Equation(s):
// \noise|out24hold_1[17]~feeder_combout  = \noise|out24ref_1 [17]

	.dataa(gnd),
	.datab(\noise|out24ref_1 [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_1[17]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N21
dffeas \noise|out24hold_1[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_1[17] .is_wysiwyg = "true";
defparam \noise|out24hold_1[17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y7_N0
fiftyfivenm_mac_mult \mem1|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\noise|out24hold_1 [17],\noise|out24hold_1 [16],\noise|out24hold_1 [15],\noise|out24hold_1 [14],\noise|out24hold_1 [13],\noise|out24hold_1 [12],\noise|out24hold_1 [11],\noise|out24hold_1 [10],\noise|out24hold_1 [9],\noise|out24hold_1 [8],\noise|out24hold_1 [7],\noise|out24hold_1 [6],\noise|out24hold_1 [5],
\noise|out24hold_1 [4],\noise|out24hold_1 [3],\noise|out24hold_1 [2],\noise|out24hold_1 [1],\noise|out24hold_1 [0]}),
	.datab({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem1|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \mem1|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem1|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem1|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem1|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem1|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y7_N2
fiftyfivenm_mac_out \mem1|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem1|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\mem1|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\mem1|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\mem1|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\mem1|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\mem1|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\mem1|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\mem1|Mult0|auto_generated|mac_mult1~dataout ,\mem1|Mult0|auto_generated|mac_mult1~4 ,\mem1|Mult0|auto_generated|mac_mult1~3 ,\mem1|Mult0|auto_generated|mac_mult1~2 ,\mem1|Mult0|auto_generated|mac_mult1~1 ,\mem1|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem1|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem1|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N14
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~0_combout  = (\mem1|Mult0|auto_generated|mac_out2~DATAOUT18  & (\mem1|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT18  & (\mem1|Mult0|auto_generated|mac_out4~dataout  & 
// VCC))
// \mem1|Mult0|auto_generated|op_1~1  = CARRY((\mem1|Mult0|auto_generated|mac_out2~DATAOUT18  & \mem1|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\mem1|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\mem1|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem1|Mult0|auto_generated|op_1~0_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem1|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N16
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~2_combout  = (\mem1|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT19  & (\mem1|Mult0|auto_generated|op_1~1  & VCC)) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\mem1|Mult0|auto_generated|op_1~1 )))) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\mem1|Mult0|auto_generated|op_1~1 )) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((\mem1|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \mem1|Mult0|auto_generated|op_1~3  = CARRY((\mem1|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT19  & !\mem1|Mult0|auto_generated|op_1~1 )) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((!\mem1|Mult0|auto_generated|op_1~1 ) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\mem1|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~1 ),
	.combout(\mem1|Mult0|auto_generated|op_1~2_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem1|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N18
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~4_combout  = ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\mem1|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\mem1|Mult0|auto_generated|op_1~3 )))) # (GND)
// \mem1|Mult0|auto_generated|op_1~5  = CARRY((\mem1|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\mem1|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\mem1|Mult0|auto_generated|op_1~3 ))) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (\mem1|Mult0|auto_generated|mac_out4~DATAOUT2  & !\mem1|Mult0|auto_generated|op_1~3 )))

	.dataa(\mem1|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\mem1|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~3 ),
	.combout(\mem1|Mult0|auto_generated|op_1~4_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem1|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N20
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~6_combout  = (\mem1|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\mem1|Mult0|auto_generated|mac_out4~DATAOUT3  & (\mem1|Mult0|auto_generated|op_1~5  & VCC)) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\mem1|Mult0|auto_generated|op_1~5 )))) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\mem1|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\mem1|Mult0|auto_generated|op_1~5 )) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((\mem1|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \mem1|Mult0|auto_generated|op_1~7  = CARRY((\mem1|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT3  & !\mem1|Mult0|auto_generated|op_1~5 )) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((!\mem1|Mult0|auto_generated|op_1~5 ) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\mem1|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\mem1|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~5 ),
	.combout(\mem1|Mult0|auto_generated|op_1~6_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem1|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N22
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~8_combout  = ((\mem1|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\mem1|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\mem1|Mult0|auto_generated|op_1~7 )))) # (GND)
// \mem1|Mult0|auto_generated|op_1~9  = CARRY((\mem1|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\mem1|Mult0|auto_generated|op_1~7 ))) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\mem1|Mult0|auto_generated|mac_out2~DATAOUT22  & !\mem1|Mult0|auto_generated|op_1~7 )))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\mem1|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~7 ),
	.combout(\mem1|Mult0|auto_generated|op_1~8_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem1|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N24
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~10_combout  = (\mem1|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\mem1|Mult0|auto_generated|mac_out4~DATAOUT5  & (\mem1|Mult0|auto_generated|op_1~9  & VCC)) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\mem1|Mult0|auto_generated|op_1~9 )))) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\mem1|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\mem1|Mult0|auto_generated|op_1~9 )) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((\mem1|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \mem1|Mult0|auto_generated|op_1~11  = CARRY((\mem1|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT5  & !\mem1|Mult0|auto_generated|op_1~9 )) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((!\mem1|Mult0|auto_generated|op_1~9 ) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\mem1|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\mem1|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~9 ),
	.combout(\mem1|Mult0|auto_generated|op_1~10_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem1|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N26
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~12_combout  = ((\mem1|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\mem1|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\mem1|Mult0|auto_generated|op_1~11 )))) # (GND)
// \mem1|Mult0|auto_generated|op_1~13  = CARRY((\mem1|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\mem1|Mult0|auto_generated|op_1~11 ))) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT6  & 
// (\mem1|Mult0|auto_generated|mac_out2~DATAOUT24  & !\mem1|Mult0|auto_generated|op_1~11 )))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\mem1|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~11 ),
	.combout(\mem1|Mult0|auto_generated|op_1~12_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem1|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N28
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~14_combout  = (\mem1|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT25  & (\mem1|Mult0|auto_generated|op_1~13  & VCC)) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (!\mem1|Mult0|auto_generated|op_1~13 )))) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\mem1|Mult0|auto_generated|op_1~13 )) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((\mem1|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \mem1|Mult0|auto_generated|op_1~15  = CARRY((\mem1|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT25  & !\mem1|Mult0|auto_generated|op_1~13 )) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((!\mem1|Mult0|auto_generated|op_1~13 ) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\mem1|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~13 ),
	.combout(\mem1|Mult0|auto_generated|op_1~14_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem1|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N30
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~16_combout  = ((\mem1|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\mem1|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\mem1|Mult0|auto_generated|op_1~15 )))) # (GND)
// \mem1|Mult0|auto_generated|op_1~17  = CARRY((\mem1|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\mem1|Mult0|auto_generated|op_1~15 ))) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\mem1|Mult0|auto_generated|mac_out2~DATAOUT26  & !\mem1|Mult0|auto_generated|op_1~15 )))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\mem1|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~15 ),
	.combout(\mem1|Mult0|auto_generated|op_1~16_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem1|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N0
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~18_combout  = (\mem1|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT27  & (\mem1|Mult0|auto_generated|op_1~17  & VCC)) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// (!\mem1|Mult0|auto_generated|op_1~17 )))) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\mem1|Mult0|auto_generated|op_1~17 )) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((\mem1|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \mem1|Mult0|auto_generated|op_1~19  = CARRY((\mem1|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT27  & !\mem1|Mult0|auto_generated|op_1~17 )) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((!\mem1|Mult0|auto_generated|op_1~17 ) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\mem1|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~17 ),
	.combout(\mem1|Mult0|auto_generated|op_1~18_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem1|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N2
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~20_combout  = ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\mem1|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\mem1|Mult0|auto_generated|op_1~19 )))) # (GND)
// \mem1|Mult0|auto_generated|op_1~21  = CARRY((\mem1|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\mem1|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\mem1|Mult0|auto_generated|op_1~19 ))) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (\mem1|Mult0|auto_generated|mac_out4~DATAOUT10  & !\mem1|Mult0|auto_generated|op_1~19 )))

	.dataa(\mem1|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\mem1|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~19 ),
	.combout(\mem1|Mult0|auto_generated|op_1~20_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem1|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N4
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~22_combout  = (\mem1|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT29  & (\mem1|Mult0|auto_generated|op_1~21  & VCC)) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (!\mem1|Mult0|auto_generated|op_1~21 )))) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\mem1|Mult0|auto_generated|op_1~21 )) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((\mem1|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \mem1|Mult0|auto_generated|op_1~23  = CARRY((\mem1|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT29  & !\mem1|Mult0|auto_generated|op_1~21 )) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((!\mem1|Mult0|auto_generated|op_1~21 ) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\mem1|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~21 ),
	.combout(\mem1|Mult0|auto_generated|op_1~22_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem1|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N6
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~24_combout  = ((\mem1|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\mem1|Mult0|auto_generated|op_2~0_combout  $ (\mem1|Mult0|auto_generated|op_1~23 )))) # (GND)
// \mem1|Mult0|auto_generated|op_1~25  = CARRY((\mem1|Mult0|auto_generated|mac_out2~DATAOUT30  & (\mem1|Mult0|auto_generated|op_2~0_combout  & !\mem1|Mult0|auto_generated|op_1~23 )) # (!\mem1|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// ((\mem1|Mult0|auto_generated|op_2~0_combout ) # (!\mem1|Mult0|auto_generated|op_1~23 ))))

	.dataa(\mem1|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\mem1|Mult0|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~23 ),
	.combout(\mem1|Mult0|auto_generated|op_1~24_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \mem1|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N8
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~26_combout  = (\mem1|Mult0|auto_generated|op_2~2_combout  & (\mem1|Mult0|auto_generated|op_1~25  & VCC)) # (!\mem1|Mult0|auto_generated|op_2~2_combout  & (!\mem1|Mult0|auto_generated|op_1~25 ))
// \mem1|Mult0|auto_generated|op_1~27  = CARRY((!\mem1|Mult0|auto_generated|op_2~2_combout  & !\mem1|Mult0|auto_generated|op_1~25 ))

	.dataa(gnd),
	.datab(\mem1|Mult0|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~25 ),
	.combout(\mem1|Mult0|auto_generated|op_1~26_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~26 .lut_mask = 16'hC303;
defparam \mem1|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N10
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~28_combout  = (\mem1|Mult0|auto_generated|op_2~4_combout  & ((GND) # (!\mem1|Mult0|auto_generated|op_1~27 ))) # (!\mem1|Mult0|auto_generated|op_2~4_combout  & (\mem1|Mult0|auto_generated|op_1~27  $ (GND)))
// \mem1|Mult0|auto_generated|op_1~29  = CARRY((\mem1|Mult0|auto_generated|op_2~4_combout ) # (!\mem1|Mult0|auto_generated|op_1~27 ))

	.dataa(\mem1|Mult0|auto_generated|op_2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~27 ),
	.combout(\mem1|Mult0|auto_generated|op_1~28_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~28 .lut_mask = 16'h5AAF;
defparam \mem1|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N12
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~30_combout  = (\mem1|Mult0|auto_generated|op_2~6_combout  & (\mem1|Mult0|auto_generated|op_1~29  & VCC)) # (!\mem1|Mult0|auto_generated|op_2~6_combout  & (!\mem1|Mult0|auto_generated|op_1~29 ))
// \mem1|Mult0|auto_generated|op_1~31  = CARRY((!\mem1|Mult0|auto_generated|op_2~6_combout  & !\mem1|Mult0|auto_generated|op_1~29 ))

	.dataa(gnd),
	.datab(\mem1|Mult0|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~29 ),
	.combout(\mem1|Mult0|auto_generated|op_1~30_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~30 .lut_mask = 16'hC303;
defparam \mem1|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N12
fiftyfivenm_lcell_comb \mem1|filt0|del~66 (
// Equation(s):
// \mem1|filt0|del~66_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~66_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~66 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y9_N13
dffeas \mem1|filt0|del[0][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][23] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N0
fiftyfivenm_lcell_comb \mem1|filt0|del~0 (
// Equation(s):
// \mem1|filt0|del~0_combout  = (\mem1|filt0|del[0][23]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~0 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y9_N1
dffeas \mem1|filt0|del[1][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][23] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N16
fiftyfivenm_lcell_comb \mem1|filt0|del~23 (
// Equation(s):
// \mem1|filt0|del~23_combout  = (\mem1|filt0|del[1][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][23]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~23 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N17
dffeas \mem1|filt0|del[2][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][23] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N26
fiftyfivenm_lcell_comb \mem1|filt0|del~22 (
// Equation(s):
// \mem1|filt0|del~22_combout  = (\mem1|filt0|del[2][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][23]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~22 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N27
dffeas \mem1|filt0|del[3][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][23] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N8
fiftyfivenm_lcell_comb \mem1|filt0|del~25 (
// Equation(s):
// \mem1|filt0|del~25_combout  = (\mem1|filt0|del[1][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~25 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N9
dffeas \mem1|filt0|del[2][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][22] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N10
fiftyfivenm_lcell_comb \mem1|filt0|del~24 (
// Equation(s):
// \mem1|filt0|del~24_combout  = (\mem1|filt0|del[2][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~24 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N11
dffeas \mem1|filt0|del[3][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][22] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N12
fiftyfivenm_lcell_comb \mem1|filt0|del~68 (
// Equation(s):
// \mem1|filt0|del~68_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [29]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~68_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~68 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y7_N13
dffeas \mem1|filt0|del[0][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][21] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N20
fiftyfivenm_lcell_comb \mem1|filt0|del~2 (
// Equation(s):
// \mem1|filt0|del~2_combout  = (\mem1|filt0|del[0][21]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~2 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y7_N21
dffeas \mem1|filt0|del[1][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][21] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N14
fiftyfivenm_lcell_comb \mem1|filt0|del~26 (
// Equation(s):
// \mem1|filt0|del~26_combout  = (\mem1|filt0|del[1][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~26 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y7_N15
dffeas \mem1|filt0|del[2][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][21] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N24
fiftyfivenm_lcell_comb \mem1|filt0|del~27 (
// Equation(s):
// \mem1|filt0|del~27_combout  = (\mem1|filt0|del[2][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|filt0|del[2][21]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~27 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N25
dffeas \mem1|filt0|del[3][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][21] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N22
fiftyfivenm_lcell_comb \mem1|filt0|del~69 (
// Equation(s):
// \mem1|filt0|del~69_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~69_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~69 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N23
dffeas \mem1|filt0|del[0][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][20] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N8
fiftyfivenm_lcell_comb \mem1|filt0|del~3 (
// Equation(s):
// \mem1|filt0|del~3_combout  = (\mem1|filt0|del[0][20]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~3 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N9
dffeas \mem1|filt0|del[1][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][20] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N18
fiftyfivenm_lcell_comb \mem1|filt0|del~28 (
// Equation(s):
// \mem1|filt0|del~28_combout  = (\mem1|filt0|del[1][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~28 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N19
dffeas \mem1|filt0|del[2][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][20] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N4
fiftyfivenm_lcell_comb \mem1|filt0|del~29 (
// Equation(s):
// \mem1|filt0|del~29_combout  = (\mem1|filt0|del[2][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~29 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N5
dffeas \mem1|filt0|del[3][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][20] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][20] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y11_N0
fiftyfivenm_mac_mult \mem1|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\mem1|filt0|regq[23]~70_combout ,\mem1|filt0|regq[22]~68_combout ,\mem1|filt0|regq[21]~66_combout ,\mem1|filt0|regq[20]~64_combout ,\mem1|filt0|regq[19]~62_combout ,\mem1|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem1|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem1|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem1|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \mem1|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem1|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem1|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y11_N2
fiftyfivenm_mac_out \mem1|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem1|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\mem1|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\mem1|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\mem1|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\mem1|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\mem1|Mult1|auto_generated|mac_mult3~dataout ,\mem1|Mult1|auto_generated|mac_mult3~16 ,
\mem1|Mult1|auto_generated|mac_mult3~15 ,\mem1|Mult1|auto_generated|mac_mult3~14 ,\mem1|Mult1|auto_generated|mac_mult3~13 ,\mem1|Mult1|auto_generated|mac_mult3~12 ,\mem1|Mult1|auto_generated|mac_mult3~11 ,\mem1|Mult1|auto_generated|mac_mult3~10 ,
\mem1|Mult1|auto_generated|mac_mult3~9 ,\mem1|Mult1|auto_generated|mac_mult3~8 ,\mem1|Mult1|auto_generated|mac_mult3~7 ,\mem1|Mult1|auto_generated|mac_mult3~6 ,\mem1|Mult1|auto_generated|mac_mult3~5 ,\mem1|Mult1|auto_generated|mac_mult3~4 ,
\mem1|Mult1|auto_generated|mac_mult3~3 ,\mem1|Mult1|auto_generated|mac_mult3~2 ,\mem1|Mult1|auto_generated|mac_mult3~1 ,\mem1|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem1|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem1|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N20
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_2~0_combout  = \mem1|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem1|Mult1|auto_generated|op_2~1  = CARRY(\mem1|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(\mem1|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem1|Mult1|auto_generated|op_2~0_combout ),
	.cout(\mem1|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_2~0 .lut_mask = 16'h55AA;
defparam \mem1|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N22
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_2~2_combout  = (\mem1|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\mem1|Mult1|auto_generated|op_2~1 )) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\mem1|Mult1|auto_generated|op_2~1 ) # (GND)))
// \mem1|Mult1|auto_generated|op_2~3  = CARRY((!\mem1|Mult1|auto_generated|op_2~1 ) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(\mem1|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_2~1 ),
	.combout(\mem1|Mult1|auto_generated|op_2~2_combout ),
	.cout(\mem1|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_2~2 .lut_mask = 16'h5A5F;
defparam \mem1|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N6
fiftyfivenm_lcell_comb \mem1|filt0|del~83 (
// Equation(s):
// \mem1|filt0|del~83_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~83_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~83 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N7
dffeas \mem1|filt0|del[0][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][6] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N10
fiftyfivenm_lcell_comb \mem1|filt0|del~17 (
// Equation(s):
// \mem1|filt0|del~17_combout  = (\mem1|filt0|del[0][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~17 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N11
dffeas \mem1|filt0|del[1][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][6] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N28
fiftyfivenm_lcell_comb \mem1|filt0|del~84 (
// Equation(s):
// \mem1|filt0|del~84_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~84_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~84 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N29
dffeas \mem1|filt0|del[0][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][5] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N16
fiftyfivenm_lcell_comb \mem1|filt0|del~18 (
// Equation(s):
// \mem1|filt0|del~18_combout  = (\mem1|filt0|del[0][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[0][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~18 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N17
dffeas \mem1|filt0|del[1][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][5] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N18
fiftyfivenm_lcell_comb \mem1|filt0|del~86 (
// Equation(s):
// \mem1|filt0|del~86_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~86_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~86 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y9_N19
dffeas \mem1|filt0|del[0][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][3] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N4
fiftyfivenm_lcell_comb \mem1|filt0|del~20 (
// Equation(s):
// \mem1|filt0|del~20_combout  = (\mem1|filt0|del[0][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[0][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~20 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y9_N5
dffeas \mem1|filt0|del[1][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][3] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N8
fiftyfivenm_lcell_comb \mem1|filt0|Add1~0 (
// Equation(s):
// \mem1|filt0|Add1~0_combout  = (\mem1|filt0|del[1][2]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] $ (VCC))) # (!\mem1|filt0|del[1][2]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & VCC))
// \mem1|filt0|Add1~1  = CARRY((\mem1|filt0|del[1][2]~q  & \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]))

	.dataa(\mem1|filt0|del[1][2]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem1|filt0|Add1~0_combout ),
	.cout(\mem1|filt0|Add1~1 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~0 .lut_mask = 16'h6688;
defparam \mem1|filt0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N10
fiftyfivenm_lcell_comb \mem1|filt0|Add1~2 (
// Equation(s):
// \mem1|filt0|Add1~2_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & ((\mem1|filt0|del[1][3]~q  & (\mem1|filt0|Add1~1  & VCC)) # (!\mem1|filt0|del[1][3]~q  & (!\mem1|filt0|Add1~1 )))) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & ((\mem1|filt0|del[1][3]~q  & (!\mem1|filt0|Add1~1 )) # (!\mem1|filt0|del[1][3]~q  & ((\mem1|filt0|Add1~1 ) # (GND)))))
// \mem1|filt0|Add1~3  = CARRY((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & (!\mem1|filt0|del[1][3]~q  & !\mem1|filt0|Add1~1 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & ((!\mem1|filt0|Add1~1 ) # 
// (!\mem1|filt0|del[1][3]~q ))))

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.datab(\mem1|filt0|del[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~1 ),
	.combout(\mem1|filt0|Add1~2_combout ),
	.cout(\mem1|filt0|Add1~3 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~2 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N12
fiftyfivenm_lcell_comb \mem1|filt0|Add1~4 (
// Equation(s):
// \mem1|filt0|Add1~4_combout  = ((\mem1|filt0|del[1][4]~q  $ (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] $ (!\mem1|filt0|Add1~3 )))) # (GND)
// \mem1|filt0|Add1~5  = CARRY((\mem1|filt0|del[1][4]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]) # (!\mem1|filt0|Add1~3 ))) # (!\mem1|filt0|del[1][4]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & 
// !\mem1|filt0|Add1~3 )))

	.dataa(\mem1|filt0|del[1][4]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~3 ),
	.combout(\mem1|filt0|Add1~4_combout ),
	.cout(\mem1|filt0|Add1~5 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~4 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N14
fiftyfivenm_lcell_comb \mem1|filt0|Add1~6 (
// Equation(s):
// \mem1|filt0|Add1~6_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & ((\mem1|filt0|del[1][5]~q  & (\mem1|filt0|Add1~5  & VCC)) # (!\mem1|filt0|del[1][5]~q  & (!\mem1|filt0|Add1~5 )))) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & ((\mem1|filt0|del[1][5]~q  & (!\mem1|filt0|Add1~5 )) # (!\mem1|filt0|del[1][5]~q  & ((\mem1|filt0|Add1~5 ) # (GND)))))
// \mem1|filt0|Add1~7  = CARRY((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & (!\mem1|filt0|del[1][5]~q  & !\mem1|filt0|Add1~5 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & ((!\mem1|filt0|Add1~5 ) # 
// (!\mem1|filt0|del[1][5]~q ))))

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datab(\mem1|filt0|del[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~5 ),
	.combout(\mem1|filt0|Add1~6_combout ),
	.cout(\mem1|filt0|Add1~7 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~6 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N16
fiftyfivenm_lcell_comb \mem1|filt0|Add1~8 (
// Equation(s):
// \mem1|filt0|Add1~8_combout  = ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] $ (\mem1|filt0|del[1][6]~q  $ (!\mem1|filt0|Add1~7 )))) # (GND)
// \mem1|filt0|Add1~9  = CARRY((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & ((\mem1|filt0|del[1][6]~q ) # (!\mem1|filt0|Add1~7 ))) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & (\mem1|filt0|del[1][6]~q  & 
// !\mem1|filt0|Add1~7 )))

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datab(\mem1|filt0|del[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~7 ),
	.combout(\mem1|filt0|Add1~8_combout ),
	.cout(\mem1|filt0|Add1~9 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~8 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N18
fiftyfivenm_lcell_comb \mem1|filt0|Add1~10 (
// Equation(s):
// \mem1|filt0|Add1~10_combout  = (\mem1|filt0|del[1][7]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & (\mem1|filt0|Add1~9  & VCC)) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & (!\mem1|filt0|Add1~9 )))) # 
// (!\mem1|filt0|del[1][7]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & (!\mem1|filt0|Add1~9 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & ((\mem1|filt0|Add1~9 ) # (GND)))))
// \mem1|filt0|Add1~11  = CARRY((\mem1|filt0|del[1][7]~q  & (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & !\mem1|filt0|Add1~9 )) # (!\mem1|filt0|del[1][7]~q  & ((!\mem1|filt0|Add1~9 ) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]))))

	.dataa(\mem1|filt0|del[1][7]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~9 ),
	.combout(\mem1|filt0|Add1~10_combout ),
	.cout(\mem1|filt0|Add1~11 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~10 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N20
fiftyfivenm_lcell_comb \mem1|filt0|Add1~12 (
// Equation(s):
// \mem1|filt0|Add1~12_combout  = ((\mem1|filt0|del[1][8]~q  $ (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] $ (!\mem1|filt0|Add1~11 )))) # (GND)
// \mem1|filt0|Add1~13  = CARRY((\mem1|filt0|del[1][8]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]) # (!\mem1|filt0|Add1~11 ))) # (!\mem1|filt0|del[1][8]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & 
// !\mem1|filt0|Add1~11 )))

	.dataa(\mem1|filt0|del[1][8]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~11 ),
	.combout(\mem1|filt0|Add1~12_combout ),
	.cout(\mem1|filt0|Add1~13 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~12 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N22
fiftyfivenm_lcell_comb \mem1|filt0|Add1~14 (
// Equation(s):
// \mem1|filt0|Add1~14_combout  = (\mem1|filt0|del[1][9]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & (\mem1|filt0|Add1~13  & VCC)) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & (!\mem1|filt0|Add1~13 )))) 
// # (!\mem1|filt0|del[1][9]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & (!\mem1|filt0|Add1~13 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & ((\mem1|filt0|Add1~13 ) # (GND)))))
// \mem1|filt0|Add1~15  = CARRY((\mem1|filt0|del[1][9]~q  & (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & !\mem1|filt0|Add1~13 )) # (!\mem1|filt0|del[1][9]~q  & ((!\mem1|filt0|Add1~13 ) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]))))

	.dataa(\mem1|filt0|del[1][9]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~13 ),
	.combout(\mem1|filt0|Add1~14_combout ),
	.cout(\mem1|filt0|Add1~15 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~14 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N24
fiftyfivenm_lcell_comb \mem1|filt0|Add1~16 (
// Equation(s):
// \mem1|filt0|Add1~16_combout  = ((\mem1|filt0|del[1][10]~q  $ (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] $ (!\mem1|filt0|Add1~15 )))) # (GND)
// \mem1|filt0|Add1~17  = CARRY((\mem1|filt0|del[1][10]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]) # (!\mem1|filt0|Add1~15 ))) # (!\mem1|filt0|del[1][10]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & 
// !\mem1|filt0|Add1~15 )))

	.dataa(\mem1|filt0|del[1][10]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~15 ),
	.combout(\mem1|filt0|Add1~16_combout ),
	.cout(\mem1|filt0|Add1~17 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~16 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N26
fiftyfivenm_lcell_comb \mem1|filt0|Add1~18 (
// Equation(s):
// \mem1|filt0|Add1~18_combout  = (\mem1|filt0|del[1][11]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & (\mem1|filt0|Add1~17  & VCC)) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & (!\mem1|filt0|Add1~17 
// )))) # (!\mem1|filt0|del[1][11]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & (!\mem1|filt0|Add1~17 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & ((\mem1|filt0|Add1~17 ) # (GND)))))
// \mem1|filt0|Add1~19  = CARRY((\mem1|filt0|del[1][11]~q  & (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & !\mem1|filt0|Add1~17 )) # (!\mem1|filt0|del[1][11]~q  & ((!\mem1|filt0|Add1~17 ) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]))))

	.dataa(\mem1|filt0|del[1][11]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~17 ),
	.combout(\mem1|filt0|Add1~18_combout ),
	.cout(\mem1|filt0|Add1~19 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~18 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N28
fiftyfivenm_lcell_comb \mem1|filt0|Add1~20 (
// Equation(s):
// \mem1|filt0|Add1~20_combout  = ((\mem1|filt0|del[1][12]~q  $ (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] $ (!\mem1|filt0|Add1~19 )))) # (GND)
// \mem1|filt0|Add1~21  = CARRY((\mem1|filt0|del[1][12]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]) # (!\mem1|filt0|Add1~19 ))) # (!\mem1|filt0|del[1][12]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & 
// !\mem1|filt0|Add1~19 )))

	.dataa(\mem1|filt0|del[1][12]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~19 ),
	.combout(\mem1|filt0|Add1~20_combout ),
	.cout(\mem1|filt0|Add1~21 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~20 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N30
fiftyfivenm_lcell_comb \mem1|filt0|Add1~22 (
// Equation(s):
// \mem1|filt0|Add1~22_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((\mem1|filt0|del[1][13]~q  & (\mem1|filt0|Add1~21  & VCC)) # (!\mem1|filt0|del[1][13]~q  & (!\mem1|filt0|Add1~21 )))) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((\mem1|filt0|del[1][13]~q  & (!\mem1|filt0|Add1~21 )) # (!\mem1|filt0|del[1][13]~q  & ((\mem1|filt0|Add1~21 ) # (GND)))))
// \mem1|filt0|Add1~23  = CARRY((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & (!\mem1|filt0|del[1][13]~q  & !\mem1|filt0|Add1~21 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((!\mem1|filt0|Add1~21 ) # 
// (!\mem1|filt0|del[1][13]~q ))))

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.datab(\mem1|filt0|del[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~21 ),
	.combout(\mem1|filt0|Add1~22_combout ),
	.cout(\mem1|filt0|Add1~23 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~22 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N0
fiftyfivenm_lcell_comb \mem1|filt0|Add1~24 (
// Equation(s):
// \mem1|filt0|Add1~24_combout  = ((\mem1|filt0|del[1][14]~q  $ (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] $ (!\mem1|filt0|Add1~23 )))) # (GND)
// \mem1|filt0|Add1~25  = CARRY((\mem1|filt0|del[1][14]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]) # (!\mem1|filt0|Add1~23 ))) # (!\mem1|filt0|del[1][14]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & 
// !\mem1|filt0|Add1~23 )))

	.dataa(\mem1|filt0|del[1][14]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~23 ),
	.combout(\mem1|filt0|Add1~24_combout ),
	.cout(\mem1|filt0|Add1~25 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~24 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N2
fiftyfivenm_lcell_comb \mem1|filt0|Add1~26 (
// Equation(s):
// \mem1|filt0|Add1~26_combout  = (\mem1|filt0|del[1][15]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & (\mem1|filt0|Add1~25  & VCC)) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & (!\mem1|filt0|Add1~25 
// )))) # (!\mem1|filt0|del[1][15]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & (!\mem1|filt0|Add1~25 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & ((\mem1|filt0|Add1~25 ) # (GND)))))
// \mem1|filt0|Add1~27  = CARRY((\mem1|filt0|del[1][15]~q  & (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & !\mem1|filt0|Add1~25 )) # (!\mem1|filt0|del[1][15]~q  & ((!\mem1|filt0|Add1~25 ) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]))))

	.dataa(\mem1|filt0|del[1][15]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~25 ),
	.combout(\mem1|filt0|Add1~26_combout ),
	.cout(\mem1|filt0|Add1~27 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~26 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N4
fiftyfivenm_lcell_comb \mem1|filt0|Add1~28 (
// Equation(s):
// \mem1|filt0|Add1~28_combout  = ((\mem1|filt0|del[1][16]~q  $ (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] $ (!\mem1|filt0|Add1~27 )))) # (GND)
// \mem1|filt0|Add1~29  = CARRY((\mem1|filt0|del[1][16]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]) # (!\mem1|filt0|Add1~27 ))) # (!\mem1|filt0|del[1][16]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & 
// !\mem1|filt0|Add1~27 )))

	.dataa(\mem1|filt0|del[1][16]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~27 ),
	.combout(\mem1|filt0|Add1~28_combout ),
	.cout(\mem1|filt0|Add1~29 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~28 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N6
fiftyfivenm_lcell_comb \mem1|filt0|Add1~30 (
// Equation(s):
// \mem1|filt0|Add1~30_combout  = (\mem1|filt0|del[1][17]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & (\mem1|filt0|Add1~29  & VCC)) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & (!\mem1|filt0|Add1~29 
// )))) # (!\mem1|filt0|del[1][17]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & (!\mem1|filt0|Add1~29 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & ((\mem1|filt0|Add1~29 ) # (GND)))))
// \mem1|filt0|Add1~31  = CARRY((\mem1|filt0|del[1][17]~q  & (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & !\mem1|filt0|Add1~29 )) # (!\mem1|filt0|del[1][17]~q  & ((!\mem1|filt0|Add1~29 ) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]))))

	.dataa(\mem1|filt0|del[1][17]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~29 ),
	.combout(\mem1|filt0|Add1~30_combout ),
	.cout(\mem1|filt0|Add1~31 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~30 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N8
fiftyfivenm_lcell_comb \mem1|filt0|Add1~32 (
// Equation(s):
// \mem1|filt0|Add1~32_combout  = ((\mem1|filt0|del[1][18]~q  $ (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] $ (!\mem1|filt0|Add1~31 )))) # (GND)
// \mem1|filt0|Add1~33  = CARRY((\mem1|filt0|del[1][18]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]) # (!\mem1|filt0|Add1~31 ))) # (!\mem1|filt0|del[1][18]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & 
// !\mem1|filt0|Add1~31 )))

	.dataa(\mem1|filt0|del[1][18]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~31 ),
	.combout(\mem1|filt0|Add1~32_combout ),
	.cout(\mem1|filt0|Add1~33 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~32 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N28
fiftyfivenm_lcell_comb \mem1|filt0|del~32 (
// Equation(s):
// \mem1|filt0|del~32_combout  = (\mem1|filt0|del[1][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~32 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y11_N29
dffeas \mem1|filt0|del[2][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][18] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N30
fiftyfivenm_lcell_comb \mem1|filt0|del~33 (
// Equation(s):
// \mem1|filt0|del~33_combout  = (\mem1|filt0|del[2][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~33 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y11_N31
dffeas \mem1|filt0|del[3][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][18] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N2
fiftyfivenm_lcell_comb \mem1|filt0|del~34 (
// Equation(s):
// \mem1|filt0|del~34_combout  = (\mem1|filt0|del[1][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~34 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N3
dffeas \mem1|filt0|del[2][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][17] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N28
fiftyfivenm_lcell_comb \mem1|filt0|del~35 (
// Equation(s):
// \mem1|filt0|del~35_combout  = (\mem1|filt0|del[2][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|filt0|del[2][17]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~35 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N29
dffeas \mem1|filt0|del[3][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][17] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N14
fiftyfivenm_lcell_comb \mem1|filt0|del~38 (
// Equation(s):
// \mem1|filt0|del~38_combout  = (\mem1|filt0|del[1][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[1][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~38 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N15
dffeas \mem1|filt0|del[2][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][15] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N0
fiftyfivenm_lcell_comb \mem1|filt0|del~39 (
// Equation(s):
// \mem1|filt0|del~39_combout  = (\mem1|filt0|del[2][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~39 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N1
dffeas \mem1|filt0|del[3][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][15] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N10
fiftyfivenm_lcell_comb \mem1|filt0|del~40 (
// Equation(s):
// \mem1|filt0|del~40_combout  = (\mem1|filt0|del[1][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~40 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y11_N11
dffeas \mem1|filt0|del[2][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][14] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N20
fiftyfivenm_lcell_comb \mem1|filt0|del~41 (
// Equation(s):
// \mem1|filt0|del~41_combout  = (\mem1|filt0|del[2][14]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[2][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~41 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y11_N21
dffeas \mem1|filt0|del[3][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][14] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N26
fiftyfivenm_lcell_comb \mem1|filt0|del~43 (
// Equation(s):
// \mem1|filt0|del~43_combout  = (\mem1|filt0|del[2][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[2][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~43 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N27
dffeas \mem1|filt0|del[3][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][13] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N26
fiftyfivenm_lcell_comb \mem1|filt0|del~45 (
// Equation(s):
// \mem1|filt0|del~45_combout  = (\mem1|filt0|del[2][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~45 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N27
dffeas \mem1|filt0|del[3][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][12] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N4
fiftyfivenm_lcell_comb \mem1|filt0|del~46 (
// Equation(s):
// \mem1|filt0|del~46_combout  = (\mem1|filt0|del[1][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~46 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y12_N5
dffeas \mem1|filt0|del[2][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][11] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N4
fiftyfivenm_lcell_comb \mem1|filt0|del~47 (
// Equation(s):
// \mem1|filt0|del~47_combout  = (\mem1|filt0|del[2][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|filt0|del[2][11]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~47 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y12_N5
dffeas \mem1|filt0|del[3][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][11] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N28
fiftyfivenm_lcell_comb \mem1|filt0|del~48 (
// Equation(s):
// \mem1|filt0|del~48_combout  = (\mem1|filt0|del[1][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][10]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~48 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N29
dffeas \mem1|filt0|del[2][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][10] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N6
fiftyfivenm_lcell_comb \mem1|filt0|del~49 (
// Equation(s):
// \mem1|filt0|del~49_combout  = (\mem1|filt0|del[2][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][10]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~49 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N7
dffeas \mem1|filt0|del[3][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][10] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N18
fiftyfivenm_lcell_comb \mem1|filt0|del~50 (
// Equation(s):
// \mem1|filt0|del~50_combout  = (\mem1|filt0|del[1][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][9]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~50 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N19
dffeas \mem1|filt0|del[2][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][9] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N12
fiftyfivenm_lcell_comb \mem1|filt0|del~51 (
// Equation(s):
// \mem1|filt0|del~51_combout  = (\mem1|filt0|del[2][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|filt0|del[2][9]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~51 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N13
dffeas \mem1|filt0|del[3][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][9] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N2
fiftyfivenm_lcell_comb \mem1|filt0|del~55 (
// Equation(s):
// \mem1|filt0|del~55_combout  = (\mem1|filt0|del[2][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~55 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y12_N3
dffeas \mem1|filt0|del[3][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][7] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N6
fiftyfivenm_lcell_comb \mem1|filt0|del~56 (
// Equation(s):
// \mem1|filt0|del~56_combout  = (\mem1|filt0|del[1][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~56 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y12_N7
dffeas \mem1|filt0|del[2][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][6] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N0
fiftyfivenm_lcell_comb \mem1|filt0|del~57 (
// Equation(s):
// \mem1|filt0|del~57_combout  = (\mem1|filt0|del[2][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|filt0|del[2][6]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~57 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y12_N1
dffeas \mem1|filt0|del[3][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][6] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N0
fiftyfivenm_lcell_comb \mem1|filt0|del~58 (
// Equation(s):
// \mem1|filt0|del~58_combout  = (\mem1|filt0|del[1][5]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~58 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y12_N1
dffeas \mem1|filt0|del[2][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][5] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N2
fiftyfivenm_lcell_comb \mem1|filt0|del~59 (
// Equation(s):
// \mem1|filt0|del~59_combout  = (\mem1|filt0|del[2][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~59 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y12_N3
dffeas \mem1|filt0|del[3][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][5] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N8
fiftyfivenm_lcell_comb \mem1|filt0|del~60 (
// Equation(s):
// \mem1|filt0|del~60_combout  = (\mem1|filt0|del[1][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~60 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N9
dffeas \mem1|filt0|del[2][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][4] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N6
fiftyfivenm_lcell_comb \mem1|filt0|del~61 (
// Equation(s):
// \mem1|filt0|del~61_combout  = (\mem1|filt0|del[2][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|filt0|del[2][4]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~61 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y12_N7
dffeas \mem1|filt0|del[3][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][4] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N26
fiftyfivenm_lcell_comb \mem1|filt0|del~62 (
// Equation(s):
// \mem1|filt0|del~62_combout  = (\mem1|filt0|del[1][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~62 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y9_N27
dffeas \mem1|filt0|del[2][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][3] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N20
fiftyfivenm_lcell_comb \mem1|filt0|del~63 (
// Equation(s):
// \mem1|filt0|del~63_combout  = (\mem1|filt0|del[2][3]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[2][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~63 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y9_N21
dffeas \mem1|filt0|del[3][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][3] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N10
fiftyfivenm_lcell_comb \mem1|filt0|del~64 (
// Equation(s):
// \mem1|filt0|del~64_combout  = (\mem1|filt0|del[1][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~64 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N11
dffeas \mem1|filt0|del[2][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][2] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N8
fiftyfivenm_lcell_comb \mem1|filt0|del~65 (
// Equation(s):
// \mem1|filt0|del~65_combout  = (\mem1|filt0|del[2][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|filt0|del[2][2]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~65_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~65 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y12_N9
dffeas \mem1|filt0|del[3][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][2] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N10
fiftyfivenm_lcell_comb \mem1|filt0|Add2~0 (
// Equation(s):
// \mem1|filt0|Add2~0_combout  = (\mem1|filt0|del[3][2]~q  & (\mem1|filt0|del[2][2]~q  $ (VCC))) # (!\mem1|filt0|del[3][2]~q  & (\mem1|filt0|del[2][2]~q  & VCC))
// \mem1|filt0|Add2~1  = CARRY((\mem1|filt0|del[3][2]~q  & \mem1|filt0|del[2][2]~q ))

	.dataa(\mem1|filt0|del[3][2]~q ),
	.datab(\mem1|filt0|del[2][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem1|filt0|Add2~0_combout ),
	.cout(\mem1|filt0|Add2~1 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~0 .lut_mask = 16'h6688;
defparam \mem1|filt0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N12
fiftyfivenm_lcell_comb \mem1|filt0|Add2~2 (
// Equation(s):
// \mem1|filt0|Add2~2_combout  = (\mem1|filt0|del[2][3]~q  & ((\mem1|filt0|del[3][3]~q  & (\mem1|filt0|Add2~1  & VCC)) # (!\mem1|filt0|del[3][3]~q  & (!\mem1|filt0|Add2~1 )))) # (!\mem1|filt0|del[2][3]~q  & ((\mem1|filt0|del[3][3]~q  & (!\mem1|filt0|Add2~1 
// )) # (!\mem1|filt0|del[3][3]~q  & ((\mem1|filt0|Add2~1 ) # (GND)))))
// \mem1|filt0|Add2~3  = CARRY((\mem1|filt0|del[2][3]~q  & (!\mem1|filt0|del[3][3]~q  & !\mem1|filt0|Add2~1 )) # (!\mem1|filt0|del[2][3]~q  & ((!\mem1|filt0|Add2~1 ) # (!\mem1|filt0|del[3][3]~q ))))

	.dataa(\mem1|filt0|del[2][3]~q ),
	.datab(\mem1|filt0|del[3][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~1 ),
	.combout(\mem1|filt0|Add2~2_combout ),
	.cout(\mem1|filt0|Add2~3 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~2 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N14
fiftyfivenm_lcell_comb \mem1|filt0|Add2~4 (
// Equation(s):
// \mem1|filt0|Add2~4_combout  = ((\mem1|filt0|del[3][4]~q  $ (\mem1|filt0|del[2][4]~q  $ (!\mem1|filt0|Add2~3 )))) # (GND)
// \mem1|filt0|Add2~5  = CARRY((\mem1|filt0|del[3][4]~q  & ((\mem1|filt0|del[2][4]~q ) # (!\mem1|filt0|Add2~3 ))) # (!\mem1|filt0|del[3][4]~q  & (\mem1|filt0|del[2][4]~q  & !\mem1|filt0|Add2~3 )))

	.dataa(\mem1|filt0|del[3][4]~q ),
	.datab(\mem1|filt0|del[2][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~3 ),
	.combout(\mem1|filt0|Add2~4_combout ),
	.cout(\mem1|filt0|Add2~5 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~4 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N16
fiftyfivenm_lcell_comb \mem1|filt0|Add2~6 (
// Equation(s):
// \mem1|filt0|Add2~6_combout  = (\mem1|filt0|del[3][5]~q  & ((\mem1|filt0|del[2][5]~q  & (\mem1|filt0|Add2~5  & VCC)) # (!\mem1|filt0|del[2][5]~q  & (!\mem1|filt0|Add2~5 )))) # (!\mem1|filt0|del[3][5]~q  & ((\mem1|filt0|del[2][5]~q  & (!\mem1|filt0|Add2~5 
// )) # (!\mem1|filt0|del[2][5]~q  & ((\mem1|filt0|Add2~5 ) # (GND)))))
// \mem1|filt0|Add2~7  = CARRY((\mem1|filt0|del[3][5]~q  & (!\mem1|filt0|del[2][5]~q  & !\mem1|filt0|Add2~5 )) # (!\mem1|filt0|del[3][5]~q  & ((!\mem1|filt0|Add2~5 ) # (!\mem1|filt0|del[2][5]~q ))))

	.dataa(\mem1|filt0|del[3][5]~q ),
	.datab(\mem1|filt0|del[2][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~5 ),
	.combout(\mem1|filt0|Add2~6_combout ),
	.cout(\mem1|filt0|Add2~7 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~6 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N18
fiftyfivenm_lcell_comb \mem1|filt0|Add2~8 (
// Equation(s):
// \mem1|filt0|Add2~8_combout  = ((\mem1|filt0|del[3][6]~q  $ (\mem1|filt0|del[2][6]~q  $ (!\mem1|filt0|Add2~7 )))) # (GND)
// \mem1|filt0|Add2~9  = CARRY((\mem1|filt0|del[3][6]~q  & ((\mem1|filt0|del[2][6]~q ) # (!\mem1|filt0|Add2~7 ))) # (!\mem1|filt0|del[3][6]~q  & (\mem1|filt0|del[2][6]~q  & !\mem1|filt0|Add2~7 )))

	.dataa(\mem1|filt0|del[3][6]~q ),
	.datab(\mem1|filt0|del[2][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~7 ),
	.combout(\mem1|filt0|Add2~8_combout ),
	.cout(\mem1|filt0|Add2~9 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~8 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N20
fiftyfivenm_lcell_comb \mem1|filt0|Add2~10 (
// Equation(s):
// \mem1|filt0|Add2~10_combout  = (\mem1|filt0|del[2][7]~q  & ((\mem1|filt0|del[3][7]~q  & (\mem1|filt0|Add2~9  & VCC)) # (!\mem1|filt0|del[3][7]~q  & (!\mem1|filt0|Add2~9 )))) # (!\mem1|filt0|del[2][7]~q  & ((\mem1|filt0|del[3][7]~q  & (!\mem1|filt0|Add2~9 
// )) # (!\mem1|filt0|del[3][7]~q  & ((\mem1|filt0|Add2~9 ) # (GND)))))
// \mem1|filt0|Add2~11  = CARRY((\mem1|filt0|del[2][7]~q  & (!\mem1|filt0|del[3][7]~q  & !\mem1|filt0|Add2~9 )) # (!\mem1|filt0|del[2][7]~q  & ((!\mem1|filt0|Add2~9 ) # (!\mem1|filt0|del[3][7]~q ))))

	.dataa(\mem1|filt0|del[2][7]~q ),
	.datab(\mem1|filt0|del[3][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~9 ),
	.combout(\mem1|filt0|Add2~10_combout ),
	.cout(\mem1|filt0|Add2~11 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~10 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N22
fiftyfivenm_lcell_comb \mem1|filt0|Add2~12 (
// Equation(s):
// \mem1|filt0|Add2~12_combout  = ((\mem1|filt0|del[3][8]~q  $ (\mem1|filt0|del[2][8]~q  $ (!\mem1|filt0|Add2~11 )))) # (GND)
// \mem1|filt0|Add2~13  = CARRY((\mem1|filt0|del[3][8]~q  & ((\mem1|filt0|del[2][8]~q ) # (!\mem1|filt0|Add2~11 ))) # (!\mem1|filt0|del[3][8]~q  & (\mem1|filt0|del[2][8]~q  & !\mem1|filt0|Add2~11 )))

	.dataa(\mem1|filt0|del[3][8]~q ),
	.datab(\mem1|filt0|del[2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~11 ),
	.combout(\mem1|filt0|Add2~12_combout ),
	.cout(\mem1|filt0|Add2~13 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~12 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N24
fiftyfivenm_lcell_comb \mem1|filt0|Add2~14 (
// Equation(s):
// \mem1|filt0|Add2~14_combout  = (\mem1|filt0|del[2][9]~q  & ((\mem1|filt0|del[3][9]~q  & (\mem1|filt0|Add2~13  & VCC)) # (!\mem1|filt0|del[3][9]~q  & (!\mem1|filt0|Add2~13 )))) # (!\mem1|filt0|del[2][9]~q  & ((\mem1|filt0|del[3][9]~q  & 
// (!\mem1|filt0|Add2~13 )) # (!\mem1|filt0|del[3][9]~q  & ((\mem1|filt0|Add2~13 ) # (GND)))))
// \mem1|filt0|Add2~15  = CARRY((\mem1|filt0|del[2][9]~q  & (!\mem1|filt0|del[3][9]~q  & !\mem1|filt0|Add2~13 )) # (!\mem1|filt0|del[2][9]~q  & ((!\mem1|filt0|Add2~13 ) # (!\mem1|filt0|del[3][9]~q ))))

	.dataa(\mem1|filt0|del[2][9]~q ),
	.datab(\mem1|filt0|del[3][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~13 ),
	.combout(\mem1|filt0|Add2~14_combout ),
	.cout(\mem1|filt0|Add2~15 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~14 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N26
fiftyfivenm_lcell_comb \mem1|filt0|Add2~16 (
// Equation(s):
// \mem1|filt0|Add2~16_combout  = ((\mem1|filt0|del[3][10]~q  $ (\mem1|filt0|del[2][10]~q  $ (!\mem1|filt0|Add2~15 )))) # (GND)
// \mem1|filt0|Add2~17  = CARRY((\mem1|filt0|del[3][10]~q  & ((\mem1|filt0|del[2][10]~q ) # (!\mem1|filt0|Add2~15 ))) # (!\mem1|filt0|del[3][10]~q  & (\mem1|filt0|del[2][10]~q  & !\mem1|filt0|Add2~15 )))

	.dataa(\mem1|filt0|del[3][10]~q ),
	.datab(\mem1|filt0|del[2][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~15 ),
	.combout(\mem1|filt0|Add2~16_combout ),
	.cout(\mem1|filt0|Add2~17 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~16 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N28
fiftyfivenm_lcell_comb \mem1|filt0|Add2~18 (
// Equation(s):
// \mem1|filt0|Add2~18_combout  = (\mem1|filt0|del[3][11]~q  & ((\mem1|filt0|del[2][11]~q  & (\mem1|filt0|Add2~17  & VCC)) # (!\mem1|filt0|del[2][11]~q  & (!\mem1|filt0|Add2~17 )))) # (!\mem1|filt0|del[3][11]~q  & ((\mem1|filt0|del[2][11]~q  & 
// (!\mem1|filt0|Add2~17 )) # (!\mem1|filt0|del[2][11]~q  & ((\mem1|filt0|Add2~17 ) # (GND)))))
// \mem1|filt0|Add2~19  = CARRY((\mem1|filt0|del[3][11]~q  & (!\mem1|filt0|del[2][11]~q  & !\mem1|filt0|Add2~17 )) # (!\mem1|filt0|del[3][11]~q  & ((!\mem1|filt0|Add2~17 ) # (!\mem1|filt0|del[2][11]~q ))))

	.dataa(\mem1|filt0|del[3][11]~q ),
	.datab(\mem1|filt0|del[2][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~17 ),
	.combout(\mem1|filt0|Add2~18_combout ),
	.cout(\mem1|filt0|Add2~19 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~18 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N30
fiftyfivenm_lcell_comb \mem1|filt0|Add2~20 (
// Equation(s):
// \mem1|filt0|Add2~20_combout  = ((\mem1|filt0|del[2][12]~q  $ (\mem1|filt0|del[3][12]~q  $ (!\mem1|filt0|Add2~19 )))) # (GND)
// \mem1|filt0|Add2~21  = CARRY((\mem1|filt0|del[2][12]~q  & ((\mem1|filt0|del[3][12]~q ) # (!\mem1|filt0|Add2~19 ))) # (!\mem1|filt0|del[2][12]~q  & (\mem1|filt0|del[3][12]~q  & !\mem1|filt0|Add2~19 )))

	.dataa(\mem1|filt0|del[2][12]~q ),
	.datab(\mem1|filt0|del[3][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~19 ),
	.combout(\mem1|filt0|Add2~20_combout ),
	.cout(\mem1|filt0|Add2~21 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~20 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N0
fiftyfivenm_lcell_comb \mem1|filt0|Add2~22 (
// Equation(s):
// \mem1|filt0|Add2~22_combout  = (\mem1|filt0|del[2][13]~q  & ((\mem1|filt0|del[3][13]~q  & (\mem1|filt0|Add2~21  & VCC)) # (!\mem1|filt0|del[3][13]~q  & (!\mem1|filt0|Add2~21 )))) # (!\mem1|filt0|del[2][13]~q  & ((\mem1|filt0|del[3][13]~q  & 
// (!\mem1|filt0|Add2~21 )) # (!\mem1|filt0|del[3][13]~q  & ((\mem1|filt0|Add2~21 ) # (GND)))))
// \mem1|filt0|Add2~23  = CARRY((\mem1|filt0|del[2][13]~q  & (!\mem1|filt0|del[3][13]~q  & !\mem1|filt0|Add2~21 )) # (!\mem1|filt0|del[2][13]~q  & ((!\mem1|filt0|Add2~21 ) # (!\mem1|filt0|del[3][13]~q ))))

	.dataa(\mem1|filt0|del[2][13]~q ),
	.datab(\mem1|filt0|del[3][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~21 ),
	.combout(\mem1|filt0|Add2~22_combout ),
	.cout(\mem1|filt0|Add2~23 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~22 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N2
fiftyfivenm_lcell_comb \mem1|filt0|Add2~24 (
// Equation(s):
// \mem1|filt0|Add2~24_combout  = ((\mem1|filt0|del[3][14]~q  $ (\mem1|filt0|del[2][14]~q  $ (!\mem1|filt0|Add2~23 )))) # (GND)
// \mem1|filt0|Add2~25  = CARRY((\mem1|filt0|del[3][14]~q  & ((\mem1|filt0|del[2][14]~q ) # (!\mem1|filt0|Add2~23 ))) # (!\mem1|filt0|del[3][14]~q  & (\mem1|filt0|del[2][14]~q  & !\mem1|filt0|Add2~23 )))

	.dataa(\mem1|filt0|del[3][14]~q ),
	.datab(\mem1|filt0|del[2][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~23 ),
	.combout(\mem1|filt0|Add2~24_combout ),
	.cout(\mem1|filt0|Add2~25 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~24 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N4
fiftyfivenm_lcell_comb \mem1|filt0|Add2~26 (
// Equation(s):
// \mem1|filt0|Add2~26_combout  = (\mem1|filt0|del[2][15]~q  & ((\mem1|filt0|del[3][15]~q  & (\mem1|filt0|Add2~25  & VCC)) # (!\mem1|filt0|del[3][15]~q  & (!\mem1|filt0|Add2~25 )))) # (!\mem1|filt0|del[2][15]~q  & ((\mem1|filt0|del[3][15]~q  & 
// (!\mem1|filt0|Add2~25 )) # (!\mem1|filt0|del[3][15]~q  & ((\mem1|filt0|Add2~25 ) # (GND)))))
// \mem1|filt0|Add2~27  = CARRY((\mem1|filt0|del[2][15]~q  & (!\mem1|filt0|del[3][15]~q  & !\mem1|filt0|Add2~25 )) # (!\mem1|filt0|del[2][15]~q  & ((!\mem1|filt0|Add2~25 ) # (!\mem1|filt0|del[3][15]~q ))))

	.dataa(\mem1|filt0|del[2][15]~q ),
	.datab(\mem1|filt0|del[3][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~25 ),
	.combout(\mem1|filt0|Add2~26_combout ),
	.cout(\mem1|filt0|Add2~27 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~26 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N6
fiftyfivenm_lcell_comb \mem1|filt0|Add2~28 (
// Equation(s):
// \mem1|filt0|Add2~28_combout  = ((\mem1|filt0|del[3][16]~q  $ (\mem1|filt0|del[2][16]~q  $ (!\mem1|filt0|Add2~27 )))) # (GND)
// \mem1|filt0|Add2~29  = CARRY((\mem1|filt0|del[3][16]~q  & ((\mem1|filt0|del[2][16]~q ) # (!\mem1|filt0|Add2~27 ))) # (!\mem1|filt0|del[3][16]~q  & (\mem1|filt0|del[2][16]~q  & !\mem1|filt0|Add2~27 )))

	.dataa(\mem1|filt0|del[3][16]~q ),
	.datab(\mem1|filt0|del[2][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~27 ),
	.combout(\mem1|filt0|Add2~28_combout ),
	.cout(\mem1|filt0|Add2~29 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~28 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N8
fiftyfivenm_lcell_comb \mem1|filt0|Add2~30 (
// Equation(s):
// \mem1|filt0|Add2~30_combout  = (\mem1|filt0|del[2][17]~q  & ((\mem1|filt0|del[3][17]~q  & (\mem1|filt0|Add2~29  & VCC)) # (!\mem1|filt0|del[3][17]~q  & (!\mem1|filt0|Add2~29 )))) # (!\mem1|filt0|del[2][17]~q  & ((\mem1|filt0|del[3][17]~q  & 
// (!\mem1|filt0|Add2~29 )) # (!\mem1|filt0|del[3][17]~q  & ((\mem1|filt0|Add2~29 ) # (GND)))))
// \mem1|filt0|Add2~31  = CARRY((\mem1|filt0|del[2][17]~q  & (!\mem1|filt0|del[3][17]~q  & !\mem1|filt0|Add2~29 )) # (!\mem1|filt0|del[2][17]~q  & ((!\mem1|filt0|Add2~29 ) # (!\mem1|filt0|del[3][17]~q ))))

	.dataa(\mem1|filt0|del[2][17]~q ),
	.datab(\mem1|filt0|del[3][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~29 ),
	.combout(\mem1|filt0|Add2~30_combout ),
	.cout(\mem1|filt0|Add2~31 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~30 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N10
fiftyfivenm_lcell_comb \mem1|filt0|Add2~32 (
// Equation(s):
// \mem1|filt0|Add2~32_combout  = ((\mem1|filt0|del[3][18]~q  $ (\mem1|filt0|del[2][18]~q  $ (!\mem1|filt0|Add2~31 )))) # (GND)
// \mem1|filt0|Add2~33  = CARRY((\mem1|filt0|del[3][18]~q  & ((\mem1|filt0|del[2][18]~q ) # (!\mem1|filt0|Add2~31 ))) # (!\mem1|filt0|del[3][18]~q  & (\mem1|filt0|del[2][18]~q  & !\mem1|filt0|Add2~31 )))

	.dataa(\mem1|filt0|del[3][18]~q ),
	.datab(\mem1|filt0|del[2][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~31 ),
	.combout(\mem1|filt0|Add2~32_combout ),
	.cout(\mem1|filt0|Add2~33 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~32 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N8
fiftyfivenm_lcell_comb \mem1|filt0|regq[0]~24 (
// Equation(s):
// \mem1|filt0|regq[0]~24_combout  = (\mem1|filt0|Add1~0_combout  & (\mem1|filt0|Add2~0_combout  $ (VCC))) # (!\mem1|filt0|Add1~0_combout  & (\mem1|filt0|Add2~0_combout  & VCC))
// \mem1|filt0|regq[0]~25  = CARRY((\mem1|filt0|Add1~0_combout  & \mem1|filt0|Add2~0_combout ))

	.dataa(\mem1|filt0|Add1~0_combout ),
	.datab(\mem1|filt0|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem1|filt0|regq[0]~24_combout ),
	.cout(\mem1|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \mem1|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \mem1|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N10
fiftyfivenm_lcell_comb \mem1|filt0|regq[1]~26 (
// Equation(s):
// \mem1|filt0|regq[1]~26_combout  = (\mem1|filt0|Add1~2_combout  & ((\mem1|filt0|Add2~2_combout  & (\mem1|filt0|regq[0]~25  & VCC)) # (!\mem1|filt0|Add2~2_combout  & (!\mem1|filt0|regq[0]~25 )))) # (!\mem1|filt0|Add1~2_combout  & 
// ((\mem1|filt0|Add2~2_combout  & (!\mem1|filt0|regq[0]~25 )) # (!\mem1|filt0|Add2~2_combout  & ((\mem1|filt0|regq[0]~25 ) # (GND)))))
// \mem1|filt0|regq[1]~27  = CARRY((\mem1|filt0|Add1~2_combout  & (!\mem1|filt0|Add2~2_combout  & !\mem1|filt0|regq[0]~25 )) # (!\mem1|filt0|Add1~2_combout  & ((!\mem1|filt0|regq[0]~25 ) # (!\mem1|filt0|Add2~2_combout ))))

	.dataa(\mem1|filt0|Add1~2_combout ),
	.datab(\mem1|filt0|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[0]~25 ),
	.combout(\mem1|filt0|regq[1]~26_combout ),
	.cout(\mem1|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \mem1|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N12
fiftyfivenm_lcell_comb \mem1|filt0|regq[2]~28 (
// Equation(s):
// \mem1|filt0|regq[2]~28_combout  = ((\mem1|filt0|Add1~4_combout  $ (\mem1|filt0|Add2~4_combout  $ (!\mem1|filt0|regq[1]~27 )))) # (GND)
// \mem1|filt0|regq[2]~29  = CARRY((\mem1|filt0|Add1~4_combout  & ((\mem1|filt0|Add2~4_combout ) # (!\mem1|filt0|regq[1]~27 ))) # (!\mem1|filt0|Add1~4_combout  & (\mem1|filt0|Add2~4_combout  & !\mem1|filt0|regq[1]~27 )))

	.dataa(\mem1|filt0|Add1~4_combout ),
	.datab(\mem1|filt0|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[1]~27 ),
	.combout(\mem1|filt0|regq[2]~28_combout ),
	.cout(\mem1|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \mem1|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N14
fiftyfivenm_lcell_comb \mem1|filt0|regq[3]~30 (
// Equation(s):
// \mem1|filt0|regq[3]~30_combout  = (\mem1|filt0|Add1~6_combout  & ((\mem1|filt0|Add2~6_combout  & (\mem1|filt0|regq[2]~29  & VCC)) # (!\mem1|filt0|Add2~6_combout  & (!\mem1|filt0|regq[2]~29 )))) # (!\mem1|filt0|Add1~6_combout  & 
// ((\mem1|filt0|Add2~6_combout  & (!\mem1|filt0|regq[2]~29 )) # (!\mem1|filt0|Add2~6_combout  & ((\mem1|filt0|regq[2]~29 ) # (GND)))))
// \mem1|filt0|regq[3]~31  = CARRY((\mem1|filt0|Add1~6_combout  & (!\mem1|filt0|Add2~6_combout  & !\mem1|filt0|regq[2]~29 )) # (!\mem1|filt0|Add1~6_combout  & ((!\mem1|filt0|regq[2]~29 ) # (!\mem1|filt0|Add2~6_combout ))))

	.dataa(\mem1|filt0|Add1~6_combout ),
	.datab(\mem1|filt0|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[2]~29 ),
	.combout(\mem1|filt0|regq[3]~30_combout ),
	.cout(\mem1|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \mem1|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N16
fiftyfivenm_lcell_comb \mem1|filt0|regq[4]~32 (
// Equation(s):
// \mem1|filt0|regq[4]~32_combout  = ((\mem1|filt0|Add1~8_combout  $ (\mem1|filt0|Add2~8_combout  $ (!\mem1|filt0|regq[3]~31 )))) # (GND)
// \mem1|filt0|regq[4]~33  = CARRY((\mem1|filt0|Add1~8_combout  & ((\mem1|filt0|Add2~8_combout ) # (!\mem1|filt0|regq[3]~31 ))) # (!\mem1|filt0|Add1~8_combout  & (\mem1|filt0|Add2~8_combout  & !\mem1|filt0|regq[3]~31 )))

	.dataa(\mem1|filt0|Add1~8_combout ),
	.datab(\mem1|filt0|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[3]~31 ),
	.combout(\mem1|filt0|regq[4]~32_combout ),
	.cout(\mem1|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \mem1|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N18
fiftyfivenm_lcell_comb \mem1|filt0|regq[5]~34 (
// Equation(s):
// \mem1|filt0|regq[5]~34_combout  = (\mem1|filt0|Add2~10_combout  & ((\mem1|filt0|Add1~10_combout  & (\mem1|filt0|regq[4]~33  & VCC)) # (!\mem1|filt0|Add1~10_combout  & (!\mem1|filt0|regq[4]~33 )))) # (!\mem1|filt0|Add2~10_combout  & 
// ((\mem1|filt0|Add1~10_combout  & (!\mem1|filt0|regq[4]~33 )) # (!\mem1|filt0|Add1~10_combout  & ((\mem1|filt0|regq[4]~33 ) # (GND)))))
// \mem1|filt0|regq[5]~35  = CARRY((\mem1|filt0|Add2~10_combout  & (!\mem1|filt0|Add1~10_combout  & !\mem1|filt0|regq[4]~33 )) # (!\mem1|filt0|Add2~10_combout  & ((!\mem1|filt0|regq[4]~33 ) # (!\mem1|filt0|Add1~10_combout ))))

	.dataa(\mem1|filt0|Add2~10_combout ),
	.datab(\mem1|filt0|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[4]~33 ),
	.combout(\mem1|filt0|regq[5]~34_combout ),
	.cout(\mem1|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \mem1|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N20
fiftyfivenm_lcell_comb \mem1|filt0|regq[6]~36 (
// Equation(s):
// \mem1|filt0|regq[6]~36_combout  = ((\mem1|filt0|Add2~12_combout  $ (\mem1|filt0|Add1~12_combout  $ (!\mem1|filt0|regq[5]~35 )))) # (GND)
// \mem1|filt0|regq[6]~37  = CARRY((\mem1|filt0|Add2~12_combout  & ((\mem1|filt0|Add1~12_combout ) # (!\mem1|filt0|regq[5]~35 ))) # (!\mem1|filt0|Add2~12_combout  & (\mem1|filt0|Add1~12_combout  & !\mem1|filt0|regq[5]~35 )))

	.dataa(\mem1|filt0|Add2~12_combout ),
	.datab(\mem1|filt0|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[5]~35 ),
	.combout(\mem1|filt0|regq[6]~36_combout ),
	.cout(\mem1|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \mem1|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N22
fiftyfivenm_lcell_comb \mem1|filt0|regq[7]~38 (
// Equation(s):
// \mem1|filt0|regq[7]~38_combout  = (\mem1|filt0|Add1~14_combout  & ((\mem1|filt0|Add2~14_combout  & (\mem1|filt0|regq[6]~37  & VCC)) # (!\mem1|filt0|Add2~14_combout  & (!\mem1|filt0|regq[6]~37 )))) # (!\mem1|filt0|Add1~14_combout  & 
// ((\mem1|filt0|Add2~14_combout  & (!\mem1|filt0|regq[6]~37 )) # (!\mem1|filt0|Add2~14_combout  & ((\mem1|filt0|regq[6]~37 ) # (GND)))))
// \mem1|filt0|regq[7]~39  = CARRY((\mem1|filt0|Add1~14_combout  & (!\mem1|filt0|Add2~14_combout  & !\mem1|filt0|regq[6]~37 )) # (!\mem1|filt0|Add1~14_combout  & ((!\mem1|filt0|regq[6]~37 ) # (!\mem1|filt0|Add2~14_combout ))))

	.dataa(\mem1|filt0|Add1~14_combout ),
	.datab(\mem1|filt0|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[6]~37 ),
	.combout(\mem1|filt0|regq[7]~38_combout ),
	.cout(\mem1|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \mem1|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N24
fiftyfivenm_lcell_comb \mem1|filt0|regq[8]~40 (
// Equation(s):
// \mem1|filt0|regq[8]~40_combout  = ((\mem1|filt0|Add1~16_combout  $ (\mem1|filt0|Add2~16_combout  $ (!\mem1|filt0|regq[7]~39 )))) # (GND)
// \mem1|filt0|regq[8]~41  = CARRY((\mem1|filt0|Add1~16_combout  & ((\mem1|filt0|Add2~16_combout ) # (!\mem1|filt0|regq[7]~39 ))) # (!\mem1|filt0|Add1~16_combout  & (\mem1|filt0|Add2~16_combout  & !\mem1|filt0|regq[7]~39 )))

	.dataa(\mem1|filt0|Add1~16_combout ),
	.datab(\mem1|filt0|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[7]~39 ),
	.combout(\mem1|filt0|regq[8]~40_combout ),
	.cout(\mem1|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \mem1|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N26
fiftyfivenm_lcell_comb \mem1|filt0|regq[9]~42 (
// Equation(s):
// \mem1|filt0|regq[9]~42_combout  = (\mem1|filt0|Add1~18_combout  & ((\mem1|filt0|Add2~18_combout  & (\mem1|filt0|regq[8]~41  & VCC)) # (!\mem1|filt0|Add2~18_combout  & (!\mem1|filt0|regq[8]~41 )))) # (!\mem1|filt0|Add1~18_combout  & 
// ((\mem1|filt0|Add2~18_combout  & (!\mem1|filt0|regq[8]~41 )) # (!\mem1|filt0|Add2~18_combout  & ((\mem1|filt0|regq[8]~41 ) # (GND)))))
// \mem1|filt0|regq[9]~43  = CARRY((\mem1|filt0|Add1~18_combout  & (!\mem1|filt0|Add2~18_combout  & !\mem1|filt0|regq[8]~41 )) # (!\mem1|filt0|Add1~18_combout  & ((!\mem1|filt0|regq[8]~41 ) # (!\mem1|filt0|Add2~18_combout ))))

	.dataa(\mem1|filt0|Add1~18_combout ),
	.datab(\mem1|filt0|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[8]~41 ),
	.combout(\mem1|filt0|regq[9]~42_combout ),
	.cout(\mem1|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \mem1|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N28
fiftyfivenm_lcell_comb \mem1|filt0|regq[10]~44 (
// Equation(s):
// \mem1|filt0|regq[10]~44_combout  = ((\mem1|filt0|Add2~20_combout  $ (\mem1|filt0|Add1~20_combout  $ (!\mem1|filt0|regq[9]~43 )))) # (GND)
// \mem1|filt0|regq[10]~45  = CARRY((\mem1|filt0|Add2~20_combout  & ((\mem1|filt0|Add1~20_combout ) # (!\mem1|filt0|regq[9]~43 ))) # (!\mem1|filt0|Add2~20_combout  & (\mem1|filt0|Add1~20_combout  & !\mem1|filt0|regq[9]~43 )))

	.dataa(\mem1|filt0|Add2~20_combout ),
	.datab(\mem1|filt0|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[9]~43 ),
	.combout(\mem1|filt0|regq[10]~44_combout ),
	.cout(\mem1|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \mem1|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N30
fiftyfivenm_lcell_comb \mem1|filt0|regq[11]~46 (
// Equation(s):
// \mem1|filt0|regq[11]~46_combout  = (\mem1|filt0|Add2~22_combout  & ((\mem1|filt0|Add1~22_combout  & (\mem1|filt0|regq[10]~45  & VCC)) # (!\mem1|filt0|Add1~22_combout  & (!\mem1|filt0|regq[10]~45 )))) # (!\mem1|filt0|Add2~22_combout  & 
// ((\mem1|filt0|Add1~22_combout  & (!\mem1|filt0|regq[10]~45 )) # (!\mem1|filt0|Add1~22_combout  & ((\mem1|filt0|regq[10]~45 ) # (GND)))))
// \mem1|filt0|regq[11]~47  = CARRY((\mem1|filt0|Add2~22_combout  & (!\mem1|filt0|Add1~22_combout  & !\mem1|filt0|regq[10]~45 )) # (!\mem1|filt0|Add2~22_combout  & ((!\mem1|filt0|regq[10]~45 ) # (!\mem1|filt0|Add1~22_combout ))))

	.dataa(\mem1|filt0|Add2~22_combout ),
	.datab(\mem1|filt0|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[10]~45 ),
	.combout(\mem1|filt0|regq[11]~46_combout ),
	.cout(\mem1|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \mem1|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N0
fiftyfivenm_lcell_comb \mem1|filt0|regq[12]~48 (
// Equation(s):
// \mem1|filt0|regq[12]~48_combout  = ((\mem1|filt0|Add1~24_combout  $ (\mem1|filt0|Add2~24_combout  $ (!\mem1|filt0|regq[11]~47 )))) # (GND)
// \mem1|filt0|regq[12]~49  = CARRY((\mem1|filt0|Add1~24_combout  & ((\mem1|filt0|Add2~24_combout ) # (!\mem1|filt0|regq[11]~47 ))) # (!\mem1|filt0|Add1~24_combout  & (\mem1|filt0|Add2~24_combout  & !\mem1|filt0|regq[11]~47 )))

	.dataa(\mem1|filt0|Add1~24_combout ),
	.datab(\mem1|filt0|Add2~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[11]~47 ),
	.combout(\mem1|filt0|regq[12]~48_combout ),
	.cout(\mem1|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \mem1|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N2
fiftyfivenm_lcell_comb \mem1|filt0|regq[13]~50 (
// Equation(s):
// \mem1|filt0|regq[13]~50_combout  = (\mem1|filt0|Add1~26_combout  & ((\mem1|filt0|Add2~26_combout  & (\mem1|filt0|regq[12]~49  & VCC)) # (!\mem1|filt0|Add2~26_combout  & (!\mem1|filt0|regq[12]~49 )))) # (!\mem1|filt0|Add1~26_combout  & 
// ((\mem1|filt0|Add2~26_combout  & (!\mem1|filt0|regq[12]~49 )) # (!\mem1|filt0|Add2~26_combout  & ((\mem1|filt0|regq[12]~49 ) # (GND)))))
// \mem1|filt0|regq[13]~51  = CARRY((\mem1|filt0|Add1~26_combout  & (!\mem1|filt0|Add2~26_combout  & !\mem1|filt0|regq[12]~49 )) # (!\mem1|filt0|Add1~26_combout  & ((!\mem1|filt0|regq[12]~49 ) # (!\mem1|filt0|Add2~26_combout ))))

	.dataa(\mem1|filt0|Add1~26_combout ),
	.datab(\mem1|filt0|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[12]~49 ),
	.combout(\mem1|filt0|regq[13]~50_combout ),
	.cout(\mem1|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \mem1|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N4
fiftyfivenm_lcell_comb \mem1|filt0|regq[14]~52 (
// Equation(s):
// \mem1|filt0|regq[14]~52_combout  = ((\mem1|filt0|Add2~28_combout  $ (\mem1|filt0|Add1~28_combout  $ (!\mem1|filt0|regq[13]~51 )))) # (GND)
// \mem1|filt0|regq[14]~53  = CARRY((\mem1|filt0|Add2~28_combout  & ((\mem1|filt0|Add1~28_combout ) # (!\mem1|filt0|regq[13]~51 ))) # (!\mem1|filt0|Add2~28_combout  & (\mem1|filt0|Add1~28_combout  & !\mem1|filt0|regq[13]~51 )))

	.dataa(\mem1|filt0|Add2~28_combout ),
	.datab(\mem1|filt0|Add1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[13]~51 ),
	.combout(\mem1|filt0|regq[14]~52_combout ),
	.cout(\mem1|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \mem1|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N6
fiftyfivenm_lcell_comb \mem1|filt0|regq[15]~54 (
// Equation(s):
// \mem1|filt0|regq[15]~54_combout  = (\mem1|filt0|Add1~30_combout  & ((\mem1|filt0|Add2~30_combout  & (\mem1|filt0|regq[14]~53  & VCC)) # (!\mem1|filt0|Add2~30_combout  & (!\mem1|filt0|regq[14]~53 )))) # (!\mem1|filt0|Add1~30_combout  & 
// ((\mem1|filt0|Add2~30_combout  & (!\mem1|filt0|regq[14]~53 )) # (!\mem1|filt0|Add2~30_combout  & ((\mem1|filt0|regq[14]~53 ) # (GND)))))
// \mem1|filt0|regq[15]~55  = CARRY((\mem1|filt0|Add1~30_combout  & (!\mem1|filt0|Add2~30_combout  & !\mem1|filt0|regq[14]~53 )) # (!\mem1|filt0|Add1~30_combout  & ((!\mem1|filt0|regq[14]~53 ) # (!\mem1|filt0|Add2~30_combout ))))

	.dataa(\mem1|filt0|Add1~30_combout ),
	.datab(\mem1|filt0|Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[14]~53 ),
	.combout(\mem1|filt0|regq[15]~54_combout ),
	.cout(\mem1|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \mem1|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N8
fiftyfivenm_lcell_comb \mem1|filt0|regq[16]~56 (
// Equation(s):
// \mem1|filt0|regq[16]~56_combout  = ((\mem1|filt0|Add1~32_combout  $ (\mem1|filt0|Add2~32_combout  $ (!\mem1|filt0|regq[15]~55 )))) # (GND)
// \mem1|filt0|regq[16]~57  = CARRY((\mem1|filt0|Add1~32_combout  & ((\mem1|filt0|Add2~32_combout ) # (!\mem1|filt0|regq[15]~55 ))) # (!\mem1|filt0|Add1~32_combout  & (\mem1|filt0|Add2~32_combout  & !\mem1|filt0|regq[15]~55 )))

	.dataa(\mem1|filt0|Add1~32_combout ),
	.datab(\mem1|filt0|Add2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[15]~55 ),
	.combout(\mem1|filt0|regq[16]~56_combout ),
	.cout(\mem1|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \mem1|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N10
fiftyfivenm_lcell_comb \mem1|filt0|Add1~34 (
// Equation(s):
// \mem1|filt0|Add1~34_combout  = (\mem1|filt0|del[1][19]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & (\mem1|filt0|Add1~33  & VCC)) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & (!\mem1|filt0|Add1~33 
// )))) # (!\mem1|filt0|del[1][19]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & (!\mem1|filt0|Add1~33 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & ((\mem1|filt0|Add1~33 ) # (GND)))))
// \mem1|filt0|Add1~35  = CARRY((\mem1|filt0|del[1][19]~q  & (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & !\mem1|filt0|Add1~33 )) # (!\mem1|filt0|del[1][19]~q  & ((!\mem1|filt0|Add1~33 ) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]))))

	.dataa(\mem1|filt0|del[1][19]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~33 ),
	.combout(\mem1|filt0|Add1~34_combout ),
	.cout(\mem1|filt0|Add1~35 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~34 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N12
fiftyfivenm_lcell_comb \mem1|filt0|Add2~34 (
// Equation(s):
// \mem1|filt0|Add2~34_combout  = (\mem1|filt0|del[3][19]~q  & ((\mem1|filt0|del[2][19]~q  & (\mem1|filt0|Add2~33  & VCC)) # (!\mem1|filt0|del[2][19]~q  & (!\mem1|filt0|Add2~33 )))) # (!\mem1|filt0|del[3][19]~q  & ((\mem1|filt0|del[2][19]~q  & 
// (!\mem1|filt0|Add2~33 )) # (!\mem1|filt0|del[2][19]~q  & ((\mem1|filt0|Add2~33 ) # (GND)))))
// \mem1|filt0|Add2~35  = CARRY((\mem1|filt0|del[3][19]~q  & (!\mem1|filt0|del[2][19]~q  & !\mem1|filt0|Add2~33 )) # (!\mem1|filt0|del[3][19]~q  & ((!\mem1|filt0|Add2~33 ) # (!\mem1|filt0|del[2][19]~q ))))

	.dataa(\mem1|filt0|del[3][19]~q ),
	.datab(\mem1|filt0|del[2][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~33 ),
	.combout(\mem1|filt0|Add2~34_combout ),
	.cout(\mem1|filt0|Add2~35 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~34 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N10
fiftyfivenm_lcell_comb \mem1|filt0|regq[17]~58 (
// Equation(s):
// \mem1|filt0|regq[17]~58_combout  = (\mem1|filt0|Add1~34_combout  & ((\mem1|filt0|Add2~34_combout  & (\mem1|filt0|regq[16]~57  & VCC)) # (!\mem1|filt0|Add2~34_combout  & (!\mem1|filt0|regq[16]~57 )))) # (!\mem1|filt0|Add1~34_combout  & 
// ((\mem1|filt0|Add2~34_combout  & (!\mem1|filt0|regq[16]~57 )) # (!\mem1|filt0|Add2~34_combout  & ((\mem1|filt0|regq[16]~57 ) # (GND)))))
// \mem1|filt0|regq[17]~59  = CARRY((\mem1|filt0|Add1~34_combout  & (!\mem1|filt0|Add2~34_combout  & !\mem1|filt0|regq[16]~57 )) # (!\mem1|filt0|Add1~34_combout  & ((!\mem1|filt0|regq[16]~57 ) # (!\mem1|filt0|Add2~34_combout ))))

	.dataa(\mem1|filt0|Add1~34_combout ),
	.datab(\mem1|filt0|Add2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[16]~57 ),
	.combout(\mem1|filt0|regq[17]~58_combout ),
	.cout(\mem1|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \mem1|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y12_N0
fiftyfivenm_mac_mult \mem1|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem1|filt0|regq[17]~58_combout ,\mem1|filt0|regq[16]~56_combout ,\mem1|filt0|regq[15]~54_combout ,\mem1|filt0|regq[14]~52_combout ,\mem1|filt0|regq[13]~50_combout ,\mem1|filt0|regq[12]~48_combout ,\mem1|filt0|regq[11]~46_combout ,\mem1|filt0|regq[10]~44_combout ,
\mem1|filt0|regq[9]~42_combout ,\mem1|filt0|regq[8]~40_combout ,\mem1|filt0|regq[7]~38_combout ,\mem1|filt0|regq[6]~36_combout ,\mem1|filt0|regq[5]~34_combout ,\mem1|filt0|regq[4]~32_combout ,\mem1|filt0|regq[3]~30_combout ,\mem1|filt0|regq[2]~28_combout ,
\mem1|filt0|regq[1]~26_combout ,\mem1|filt0|regq[0]~24_combout }),
	.datab({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem1|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \mem1|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem1|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem1|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem1|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem1|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y12_N2
fiftyfivenm_mac_out \mem1|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem1|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\mem1|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\mem1|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\mem1|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\mem1|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\mem1|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\mem1|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\mem1|Mult1|auto_generated|mac_mult1~dataout ,\mem1|Mult1|auto_generated|mac_mult1~4 ,\mem1|Mult1|auto_generated|mac_mult1~3 ,\mem1|Mult1|auto_generated|mac_mult1~2 ,\mem1|Mult1|auto_generated|mac_mult1~1 ,\mem1|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem1|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem1|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N14
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~0_combout  = (\mem1|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem1|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem1|Mult1|auto_generated|mac_out4~dataout  & 
// VCC))
// \mem1|Mult1|auto_generated|op_1~1  = CARRY((\mem1|Mult1|auto_generated|mac_out2~DATAOUT18  & \mem1|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\mem1|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\mem1|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem1|Mult1|auto_generated|op_1~0_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem1|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N16
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~2_combout  = (\mem1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT1  & (\mem1|Mult1|auto_generated|op_1~1  & VCC)) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// (!\mem1|Mult1|auto_generated|op_1~1 )))) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\mem1|Mult1|auto_generated|op_1~1 )) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((\mem1|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \mem1|Mult1|auto_generated|op_1~3  = CARRY((\mem1|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT1  & !\mem1|Mult1|auto_generated|op_1~1 )) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((!\mem1|Mult1|auto_generated|op_1~1 ) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\mem1|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\mem1|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~1 ),
	.combout(\mem1|Mult1|auto_generated|op_1~2_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem1|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N18
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~4_combout  = ((\mem1|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\mem1|Mult1|auto_generated|mac_out4~DATAOUT2  $ (!\mem1|Mult1|auto_generated|op_1~3 )))) # (GND)
// \mem1|Mult1|auto_generated|op_1~5  = CARRY((\mem1|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT2 ) # (!\mem1|Mult1|auto_generated|op_1~3 ))) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\mem1|Mult1|auto_generated|mac_out4~DATAOUT2  & !\mem1|Mult1|auto_generated|op_1~3 )))

	.dataa(\mem1|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\mem1|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~3 ),
	.combout(\mem1|Mult1|auto_generated|op_1~4_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem1|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N20
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~6_combout  = (\mem1|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT3  & (\mem1|Mult1|auto_generated|op_1~5  & VCC)) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// (!\mem1|Mult1|auto_generated|op_1~5 )))) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\mem1|Mult1|auto_generated|op_1~5 )) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((\mem1|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \mem1|Mult1|auto_generated|op_1~7  = CARRY((\mem1|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT3  & !\mem1|Mult1|auto_generated|op_1~5 )) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\mem1|Mult1|auto_generated|op_1~5 ) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\mem1|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\mem1|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~5 ),
	.combout(\mem1|Mult1|auto_generated|op_1~6_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem1|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N22
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~8_combout  = ((\mem1|Mult1|auto_generated|mac_out2~DATAOUT22  $ (\mem1|Mult1|auto_generated|mac_out4~DATAOUT4  $ (!\mem1|Mult1|auto_generated|op_1~7 )))) # (GND)
// \mem1|Mult1|auto_generated|op_1~9  = CARRY((\mem1|Mult1|auto_generated|mac_out2~DATAOUT22  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT4 ) # (!\mem1|Mult1|auto_generated|op_1~7 ))) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT22  & 
// (\mem1|Mult1|auto_generated|mac_out4~DATAOUT4  & !\mem1|Mult1|auto_generated|op_1~7 )))

	.dataa(\mem1|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\mem1|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~7 ),
	.combout(\mem1|Mult1|auto_generated|op_1~8_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem1|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N24
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~10_combout  = (\mem1|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\mem1|Mult1|auto_generated|mac_out2~DATAOUT23  & (\mem1|Mult1|auto_generated|op_1~9  & VCC)) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// (!\mem1|Mult1|auto_generated|op_1~9 )))) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\mem1|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\mem1|Mult1|auto_generated|op_1~9 )) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((\mem1|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \mem1|Mult1|auto_generated|op_1~11  = CARRY((\mem1|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT23  & !\mem1|Mult1|auto_generated|op_1~9 )) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((!\mem1|Mult1|auto_generated|op_1~9 ) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\mem1|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\mem1|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~9 ),
	.combout(\mem1|Mult1|auto_generated|op_1~10_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem1|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N26
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~12_combout  = ((\mem1|Mult1|auto_generated|mac_out2~DATAOUT24  $ (\mem1|Mult1|auto_generated|mac_out4~DATAOUT6  $ (!\mem1|Mult1|auto_generated|op_1~11 )))) # (GND)
// \mem1|Mult1|auto_generated|op_1~13  = CARRY((\mem1|Mult1|auto_generated|mac_out2~DATAOUT24  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT6 ) # (!\mem1|Mult1|auto_generated|op_1~11 ))) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT24  & 
// (\mem1|Mult1|auto_generated|mac_out4~DATAOUT6  & !\mem1|Mult1|auto_generated|op_1~11 )))

	.dataa(\mem1|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\mem1|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~11 ),
	.combout(\mem1|Mult1|auto_generated|op_1~12_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem1|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N28
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~14_combout  = (\mem1|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT7  & (\mem1|Mult1|auto_generated|op_1~13  & VCC)) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// (!\mem1|Mult1|auto_generated|op_1~13 )))) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\mem1|Mult1|auto_generated|op_1~13 )) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((\mem1|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \mem1|Mult1|auto_generated|op_1~15  = CARRY((\mem1|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT7  & !\mem1|Mult1|auto_generated|op_1~13 )) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((!\mem1|Mult1|auto_generated|op_1~13 ) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\mem1|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\mem1|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~13 ),
	.combout(\mem1|Mult1|auto_generated|op_1~14_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem1|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N30
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~16_combout  = ((\mem1|Mult1|auto_generated|mac_out2~DATAOUT26  $ (\mem1|Mult1|auto_generated|mac_out4~DATAOUT8  $ (!\mem1|Mult1|auto_generated|op_1~15 )))) # (GND)
// \mem1|Mult1|auto_generated|op_1~17  = CARRY((\mem1|Mult1|auto_generated|mac_out2~DATAOUT26  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT8 ) # (!\mem1|Mult1|auto_generated|op_1~15 ))) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT26  & 
// (\mem1|Mult1|auto_generated|mac_out4~DATAOUT8  & !\mem1|Mult1|auto_generated|op_1~15 )))

	.dataa(\mem1|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\mem1|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~15 ),
	.combout(\mem1|Mult1|auto_generated|op_1~16_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem1|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N0
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~18_combout  = (\mem1|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT9  & (\mem1|Mult1|auto_generated|op_1~17  & VCC)) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// (!\mem1|Mult1|auto_generated|op_1~17 )))) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\mem1|Mult1|auto_generated|op_1~17 )) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((\mem1|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \mem1|Mult1|auto_generated|op_1~19  = CARRY((\mem1|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT9  & !\mem1|Mult1|auto_generated|op_1~17 )) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((!\mem1|Mult1|auto_generated|op_1~17 ) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\mem1|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\mem1|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~17 ),
	.combout(\mem1|Mult1|auto_generated|op_1~18_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem1|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N2
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~20_combout  = ((\mem1|Mult1|auto_generated|mac_out4~DATAOUT10  $ (\mem1|Mult1|auto_generated|mac_out2~DATAOUT28  $ (!\mem1|Mult1|auto_generated|op_1~19 )))) # (GND)
// \mem1|Mult1|auto_generated|op_1~21  = CARRY((\mem1|Mult1|auto_generated|mac_out4~DATAOUT10  & ((\mem1|Mult1|auto_generated|mac_out2~DATAOUT28 ) # (!\mem1|Mult1|auto_generated|op_1~19 ))) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT10  & 
// (\mem1|Mult1|auto_generated|mac_out2~DATAOUT28  & !\mem1|Mult1|auto_generated|op_1~19 )))

	.dataa(\mem1|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\mem1|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~19 ),
	.combout(\mem1|Mult1|auto_generated|op_1~20_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem1|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N4
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~22_combout  = (\mem1|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\mem1|Mult1|auto_generated|mac_out2~DATAOUT29  & (\mem1|Mult1|auto_generated|op_1~21  & VCC)) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// (!\mem1|Mult1|auto_generated|op_1~21 )))) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\mem1|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\mem1|Mult1|auto_generated|op_1~21 )) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((\mem1|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \mem1|Mult1|auto_generated|op_1~23  = CARRY((\mem1|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT29  & !\mem1|Mult1|auto_generated|op_1~21 )) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT11  & 
// ((!\mem1|Mult1|auto_generated|op_1~21 ) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\mem1|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\mem1|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~21 ),
	.combout(\mem1|Mult1|auto_generated|op_1~22_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem1|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N24
fiftyfivenm_lcell_comb \mem1|d~6 (
// Equation(s):
// \mem1|d~6_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~22_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~22_combout ))

	.dataa(\mem1|Mult0|auto_generated|op_1~22_combout ),
	.datab(gnd),
	.datac(\mem1|Mult1|auto_generated|op_1~22_combout ),
	.datad(\mem1|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem1|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~6 .lut_mask = 16'hF0AA;
defparam \mem1|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y11_N25
dffeas \mem1|d[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[17] .is_wysiwyg = "true";
defparam \mem1|d[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y11_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [17],\mem1|d [16]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N12
fiftyfivenm_lcell_comb \mem1|filt0|del~72 (
// Equation(s):
// \mem1|filt0|del~72_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~72_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~72 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N13
dffeas \mem1|filt0|del[0][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][17] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N18
fiftyfivenm_lcell_comb \mem1|filt0|del~6 (
// Equation(s):
// \mem1|filt0|del~6_combout  = (\mem1|filt0|del[0][17]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~6 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N19
dffeas \mem1|filt0|del[1][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][17] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N30
fiftyfivenm_lcell_comb \mem1|d~7 (
// Equation(s):
// \mem1|d~7_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~20_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~20_combout ))

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult0|auto_generated|op_1~20_combout ),
	.datad(\mem1|Mult1|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\mem1|d~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~7 .lut_mask = 16'hFC30;
defparam \mem1|d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y11_N31
dffeas \mem1|d[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[16] .is_wysiwyg = "true";
defparam \mem1|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N26
fiftyfivenm_lcell_comb \mem1|filt0|del~73 (
// Equation(s):
// \mem1|filt0|del~73_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~73_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~73 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y11_N27
dffeas \mem1|filt0|del[0][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][16] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N30
fiftyfivenm_lcell_comb \mem1|filt0|del~7 (
// Equation(s):
// \mem1|filt0|del~7_combout  = (\mem1|filt0|del[0][16]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~7 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y11_N31
dffeas \mem1|filt0|del[1][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][16] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N24
fiftyfivenm_lcell_comb \mem1|filt0|del~36 (
// Equation(s):
// \mem1|filt0|del~36_combout  = (\mem1|filt0|del[1][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~36 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y11_N25
dffeas \mem1|filt0|del[2][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][16] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N26
fiftyfivenm_lcell_comb \mem1|filt0|del~37 (
// Equation(s):
// \mem1|filt0|del~37_combout  = (\mem1|filt0|del[2][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~37 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y11_N27
dffeas \mem1|filt0|del[3][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][16] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N20
fiftyfivenm_lcell_comb \mem1|d~8 (
// Equation(s):
// \mem1|d~8_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~18_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~18_combout ))

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult0|auto_generated|op_1~18_combout ),
	.datad(\mem1|Mult1|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\mem1|d~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~8 .lut_mask = 16'hFC30;
defparam \mem1|d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y11_N21
dffeas \mem1|d[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[15] .is_wysiwyg = "true";
defparam \mem1|d[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y10_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [15],\mem1|d [14]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N12
fiftyfivenm_lcell_comb \mem1|filt0|del~74 (
// Equation(s):
// \mem1|filt0|del~74_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~74_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~74 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N13
dffeas \mem1|filt0|del[0][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][15] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N6
fiftyfivenm_lcell_comb \mem1|filt0|del~8 (
// Equation(s):
// \mem1|filt0|del~8_combout  = (\mem1|filt0|del[0][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~8 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N7
dffeas \mem1|filt0|del[1][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][15] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N4
fiftyfivenm_lcell_comb \mem1|d~9 (
// Equation(s):
// \mem1|d~9_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~16_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~16_combout ))

	.dataa(\mem1|Mult0|auto_generated|op_1~16_combout ),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult1|auto_generated|op_1~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem1|d~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~9 .lut_mask = 16'hE2E2;
defparam \mem1|d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N5
dffeas \mem1|d[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[14] .is_wysiwyg = "true";
defparam \mem1|d[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N28
fiftyfivenm_lcell_comb \mem1|filt0|del~75 (
// Equation(s):
// \mem1|filt0|del~75_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~75_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~75 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y11_N29
dffeas \mem1|filt0|del[0][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][14] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N18
fiftyfivenm_lcell_comb \mem1|filt0|del~9 (
// Equation(s):
// \mem1|filt0|del~9_combout  = (\mem1|filt0|del[0][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[0][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~9 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y11_N19
dffeas \mem1|filt0|del[1][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][14] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N4
fiftyfivenm_lcell_comb \mem1|d~10 (
// Equation(s):
// \mem1|d~10_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~14_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~14_combout ))

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult0|auto_generated|op_1~14_combout ),
	.datad(\mem1|Mult1|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\mem1|d~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~10 .lut_mask = 16'hFC30;
defparam \mem1|d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y12_N5
dffeas \mem1|d[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[13] .is_wysiwyg = "true";
defparam \mem1|d[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y12_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [13],\mem1|d [12]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N6
fiftyfivenm_lcell_comb \mem1|filt0|del~76 (
// Equation(s):
// \mem1|filt0|del~76_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & \RESET_DELAY_n~q )

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~76_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~76 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N7
dffeas \mem1|filt0|del[0][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][13] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N28
fiftyfivenm_lcell_comb \mem1|filt0|del~10 (
// Equation(s):
// \mem1|filt0|del~10_combout  = (\mem1|filt0|del[0][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~10 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N29
dffeas \mem1|filt0|del[1][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][13] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N20
fiftyfivenm_lcell_comb \mem1|filt0|del~42 (
// Equation(s):
// \mem1|filt0|del~42_combout  = (\mem1|filt0|del[1][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][13]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~42 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N21
dffeas \mem1|filt0|del[2][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][13] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N2
fiftyfivenm_lcell_comb \mem1|d~11 (
// Equation(s):
// \mem1|d~11_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~12_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~12_combout ))

	.dataa(\mem1|Mult0|auto_generated|op_1~12_combout ),
	.datab(gnd),
	.datac(\mem1|Mult1|auto_generated|op_1~12_combout ),
	.datad(\mem1|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem1|d~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~11 .lut_mask = 16'hF0AA;
defparam \mem1|d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y12_N3
dffeas \mem1|d[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[12] .is_wysiwyg = "true";
defparam \mem1|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N2
fiftyfivenm_lcell_comb \mem1|filt0|del~77 (
// Equation(s):
// \mem1|filt0|del~77_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~77_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~77 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N3
dffeas \mem1|filt0|del[0][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][12] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N24
fiftyfivenm_lcell_comb \mem1|filt0|del~11 (
// Equation(s):
// \mem1|filt0|del~11_combout  = (\mem1|filt0|del[0][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[0][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~11 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N25
dffeas \mem1|filt0|del[1][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][12] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N20
fiftyfivenm_lcell_comb \mem1|filt0|del~44 (
// Equation(s):
// \mem1|filt0|del~44_combout  = (\mem1|filt0|del[1][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~44 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N21
dffeas \mem1|filt0|del[2][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][12] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N12
fiftyfivenm_lcell_comb \mem1|d~12 (
// Equation(s):
// \mem1|d~12_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~10_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult0|auto_generated|op_1~10_combout ),
	.datad(\mem1|Mult1|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\mem1|d~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~12 .lut_mask = 16'hFC30;
defparam \mem1|d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y12_N13
dffeas \mem1|d[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[11] .is_wysiwyg = "true";
defparam \mem1|d[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [11],\mem1|d [10]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N0
fiftyfivenm_lcell_comb \mem1|filt0|del~78 (
// Equation(s):
// \mem1|filt0|del~78_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~78_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~78 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N1
dffeas \mem1|filt0|del[0][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][11] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N4
fiftyfivenm_lcell_comb \mem1|filt0|del~12 (
// Equation(s):
// \mem1|filt0|del~12_combout  = (\mem1|filt0|del[0][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[0][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~12 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N5
dffeas \mem1|filt0|del[1][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][11] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N10
fiftyfivenm_lcell_comb \mem1|d~13 (
// Equation(s):
// \mem1|d~13_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~8_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~8_combout ))

	.dataa(\mem1|Mult0|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(\mem1|Mult1|auto_generated|op_1~8_combout ),
	.datad(\mem1|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem1|d~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~13 .lut_mask = 16'hF0AA;
defparam \mem1|d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y12_N11
dffeas \mem1|d[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[10] .is_wysiwyg = "true";
defparam \mem1|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N6
fiftyfivenm_lcell_comb \mem1|filt0|del~79 (
// Equation(s):
// \mem1|filt0|del~79_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~79_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~79 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N7
dffeas \mem1|filt0|del[0][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][10] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N18
fiftyfivenm_lcell_comb \mem1|filt0|del~13 (
// Equation(s):
// \mem1|filt0|del~13_combout  = (\mem1|filt0|del[0][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|filt0|del[0][10]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~13 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N19
dffeas \mem1|filt0|del[1][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][10] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N8
fiftyfivenm_lcell_comb \mem1|d~14 (
// Equation(s):
// \mem1|d~14_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~6_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~6_combout ))

	.dataa(\mem1|Mult0|auto_generated|op_1~6_combout ),
	.datab(\mem1|KP_state.010~q ),
	.datac(gnd),
	.datad(\mem1|Mult1|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\mem1|d~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~14 .lut_mask = 16'hEE22;
defparam \mem1|d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y12_N9
dffeas \mem1|d[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[9] .is_wysiwyg = "true";
defparam \mem1|d[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [9],\mem1|d [8]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N24
fiftyfivenm_lcell_comb \mem1|filt0|del~80 (
// Equation(s):
// \mem1|filt0|del~80_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~80_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~80 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y9_N25
dffeas \mem1|filt0|del[0][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][9] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N4
fiftyfivenm_lcell_comb \mem1|filt0|del~14 (
// Equation(s):
// \mem1|filt0|del~14_combout  = (\mem1|filt0|del[0][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[0][9]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~14 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N5
dffeas \mem1|filt0|del[1][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][9] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N6
fiftyfivenm_lcell_comb \mem1|d~15 (
// Equation(s):
// \mem1|d~15_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~4_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~4_combout ))

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult0|auto_generated|op_1~4_combout ),
	.datad(\mem1|Mult1|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\mem1|d~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~15 .lut_mask = 16'hFC30;
defparam \mem1|d~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y12_N7
dffeas \mem1|d[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[8] .is_wysiwyg = "true";
defparam \mem1|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N12
fiftyfivenm_lcell_comb \mem1|filt0|del~81 (
// Equation(s):
// \mem1|filt0|del~81_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~81_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~81 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N13
dffeas \mem1|filt0|del[0][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][8] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N16
fiftyfivenm_lcell_comb \mem1|filt0|del~15 (
// Equation(s):
// \mem1|filt0|del~15_combout  = (\mem1|filt0|del[0][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~15 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N17
dffeas \mem1|filt0|del[1][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][8] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N0
fiftyfivenm_lcell_comb \mem1|filt0|del~52 (
// Equation(s):
// \mem1|filt0|del~52_combout  = (\mem1|filt0|del[1][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][8]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~52 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N1
dffeas \mem1|filt0|del[2][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][8] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N30
fiftyfivenm_lcell_comb \mem1|filt0|del~53 (
// Equation(s):
// \mem1|filt0|del~53_combout  = (\mem1|filt0|del[2][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][8]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~53 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N31
dffeas \mem1|filt0|del[3][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][8] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N10
fiftyfivenm_lcell_comb \mem1|d~16 (
// Equation(s):
// \mem1|d~16_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~2_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\mem1|Mult0|auto_generated|op_1~2_combout ),
	.datac(\mem1|KP_state.010~q ),
	.datad(\mem1|Mult1|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\mem1|d~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~16 .lut_mask = 16'hFC0C;
defparam \mem1|d~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N11
dffeas \mem1|d[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[7] .is_wysiwyg = "true";
defparam \mem1|d[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [7],\mem1|d [6]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N18
fiftyfivenm_lcell_comb \mem1|filt0|del~82 (
// Equation(s):
// \mem1|filt0|del~82_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & \RESET_DELAY_n~q )

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~82_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~82 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y9_N19
dffeas \mem1|filt0|del[0][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][7] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N22
fiftyfivenm_lcell_comb \mem1|filt0|del~16 (
// Equation(s):
// \mem1|filt0|del~16_combout  = (\mem1|filt0|del[0][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[0][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~16 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y9_N23
dffeas \mem1|filt0|del[1][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][7] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N2
fiftyfivenm_lcell_comb \mem1|filt0|del~54 (
// Equation(s):
// \mem1|filt0|del~54_combout  = (\mem1|filt0|del[1][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|filt0|del[1][7]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~54 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N3
dffeas \mem1|filt0|del[2][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][7] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N12
fiftyfivenm_lcell_comb \mem1|d~17 (
// Equation(s):
// \mem1|d~17_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~0_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~0_combout ))

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult0|auto_generated|op_1~0_combout ),
	.datad(\mem1|Mult1|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\mem1|d~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~17 .lut_mask = 16'hFC30;
defparam \mem1|d~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y10_N13
dffeas \mem1|d[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[6] .is_wysiwyg = "true";
defparam \mem1|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N12
fiftyfivenm_lcell_comb \mem1|d~18 (
// Equation(s):
// \mem1|d~18_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|w212w [17]))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|w212w [17]))

	.dataa(gnd),
	.datab(\mem1|Mult0|auto_generated|w212w [17]),
	.datac(\mem1|Mult1|auto_generated|w212w [17]),
	.datad(\mem1|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem1|d~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~18 .lut_mask = 16'hF0CC;
defparam \mem1|d~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y8_N13
dffeas \mem1|d[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[5] .is_wysiwyg = "true";
defparam \mem1|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y8_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [5],\mem1|d [4]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N26
fiftyfivenm_lcell_comb \mem1|d~19 (
// Equation(s):
// \mem1|d~19_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|w212w [16]))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|w212w [16]))

	.dataa(\mem1|Mult0|auto_generated|w212w [16]),
	.datab(gnd),
	.datac(\mem1|Mult1|auto_generated|w212w [16]),
	.datad(\mem1|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem1|d~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~19 .lut_mask = 16'hF0AA;
defparam \mem1|d~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y8_N27
dffeas \mem1|d[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[4] .is_wysiwyg = "true";
defparam \mem1|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N22
fiftyfivenm_lcell_comb \mem1|filt0|del~85 (
// Equation(s):
// \mem1|filt0|del~85_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~85_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~85 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N23
dffeas \mem1|filt0|del[0][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][4] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N10
fiftyfivenm_lcell_comb \mem1|filt0|del~19 (
// Equation(s):
// \mem1|filt0|del~19_combout  = (\mem1|filt0|del[0][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~19 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N11
dffeas \mem1|filt0|del[1][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][4] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N0
fiftyfivenm_lcell_comb \mem1|d~20 (
// Equation(s):
// \mem1|d~20_combout  = (\mem1|KP_state.010~q  & (\mem1|Mult1|auto_generated|w212w [15])) # (!\mem1|KP_state.010~q  & ((\mem1|Mult0|auto_generated|w212w [15])))

	.dataa(\mem1|Mult1|auto_generated|w212w [15]),
	.datab(gnd),
	.datac(\mem1|Mult0|auto_generated|w212w [15]),
	.datad(\mem1|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem1|d~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~20 .lut_mask = 16'hAAF0;
defparam \mem1|d~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y8_N1
dffeas \mem1|d[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[3] .is_wysiwyg = "true";
defparam \mem1|d[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y9_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [3],\mem1|d [2]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N14
fiftyfivenm_lcell_comb \mem1|d~21 (
// Equation(s):
// \mem1|d~21_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|w212w [14]))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|w212w [14]))

	.dataa(\mem1|Mult0|auto_generated|w212w [14]),
	.datab(gnd),
	.datac(\mem1|Mult1|auto_generated|w212w [14]),
	.datad(\mem1|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem1|d~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~21 .lut_mask = 16'hF0AA;
defparam \mem1|d~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y8_N15
dffeas \mem1|d[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[2] .is_wysiwyg = "true";
defparam \mem1|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N26
fiftyfivenm_lcell_comb \mem1|filt0|del~87 (
// Equation(s):
// \mem1|filt0|del~87_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & \RESET_DELAY_n~q )

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~87_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~87 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N27
dffeas \mem1|filt0|del[0][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][2] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N16
fiftyfivenm_lcell_comb \mem1|filt0|del~21 (
// Equation(s):
// \mem1|filt0|del~21_combout  = (\mem1|filt0|del[0][2]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~21 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N17
dffeas \mem1|filt0|del[1][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][2] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N6
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~24_combout  = ((\mem1|Mult1|auto_generated|op_2~0_combout  $ (\mem1|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\mem1|Mult1|auto_generated|op_1~23 )))) # (GND)
// \mem1|Mult1|auto_generated|op_1~25  = CARRY((\mem1|Mult1|auto_generated|op_2~0_combout  & ((!\mem1|Mult1|auto_generated|op_1~23 ) # (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT30 ))) # (!\mem1|Mult1|auto_generated|op_2~0_combout  & 
// (!\mem1|Mult1|auto_generated|mac_out2~DATAOUT30  & !\mem1|Mult1|auto_generated|op_1~23 )))

	.dataa(\mem1|Mult1|auto_generated|op_2~0_combout ),
	.datab(\mem1|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~23 ),
	.combout(\mem1|Mult1|auto_generated|op_1~24_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~24 .lut_mask = 16'h962B;
defparam \mem1|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N8
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~26_combout  = (\mem1|Mult1|auto_generated|op_2~2_combout  & (\mem1|Mult1|auto_generated|op_1~25  & VCC)) # (!\mem1|Mult1|auto_generated|op_2~2_combout  & (!\mem1|Mult1|auto_generated|op_1~25 ))
// \mem1|Mult1|auto_generated|op_1~27  = CARRY((!\mem1|Mult1|auto_generated|op_2~2_combout  & !\mem1|Mult1|auto_generated|op_1~25 ))

	.dataa(gnd),
	.datab(\mem1|Mult1|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~25 ),
	.combout(\mem1|Mult1|auto_generated|op_1~26_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~26 .lut_mask = 16'hC303;
defparam \mem1|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N28
fiftyfivenm_lcell_comb \mem1|d~4 (
// Equation(s):
// \mem1|d~4_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~26_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~26_combout ))

	.dataa(gnd),
	.datab(\mem1|Mult0|auto_generated|op_1~26_combout ),
	.datac(\mem1|Mult1|auto_generated|op_1~26_combout ),
	.datad(\mem1|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem1|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~4 .lut_mask = 16'hF0CC;
defparam \mem1|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y11_N29
dffeas \mem1|d[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[19] .is_wysiwyg = "true";
defparam \mem1|d[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [19],\mem1|d [18]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N28
fiftyfivenm_lcell_comb \mem1|filt0|del~71 (
// Equation(s):
// \mem1|filt0|del~71_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~71_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~71 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y11_N29
dffeas \mem1|filt0|del[0][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][18] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N24
fiftyfivenm_lcell_comb \mem1|filt0|del~5 (
// Equation(s):
// \mem1|filt0|del~5_combout  = (\mem1|filt0|del[0][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[0][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~5 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y11_N25
dffeas \mem1|filt0|del[1][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][18] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N12
fiftyfivenm_lcell_comb \mem1|filt0|Add1~36 (
// Equation(s):
// \mem1|filt0|Add1~36_combout  = ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] $ (\mem1|filt0|del[1][20]~q  $ (!\mem1|filt0|Add1~35 )))) # (GND)
// \mem1|filt0|Add1~37  = CARRY((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & ((\mem1|filt0|del[1][20]~q ) # (!\mem1|filt0|Add1~35 ))) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & (\mem1|filt0|del[1][20]~q  & 
// !\mem1|filt0|Add1~35 )))

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]),
	.datab(\mem1|filt0|del[1][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~35 ),
	.combout(\mem1|filt0|Add1~36_combout ),
	.cout(\mem1|filt0|Add1~37 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~36 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N14
fiftyfivenm_lcell_comb \mem1|filt0|Add1~38 (
// Equation(s):
// \mem1|filt0|Add1~38_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((\mem1|filt0|del[1][21]~q  & (\mem1|filt0|Add1~37  & VCC)) # (!\mem1|filt0|del[1][21]~q  & (!\mem1|filt0|Add1~37 )))) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((\mem1|filt0|del[1][21]~q  & (!\mem1|filt0|Add1~37 )) # (!\mem1|filt0|del[1][21]~q  & ((\mem1|filt0|Add1~37 ) # (GND)))))
// \mem1|filt0|Add1~39  = CARRY((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & (!\mem1|filt0|del[1][21]~q  & !\mem1|filt0|Add1~37 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((!\mem1|filt0|Add1~37 ) # 
// (!\mem1|filt0|del[1][21]~q ))))

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [29]),
	.datab(\mem1|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~37 ),
	.combout(\mem1|filt0|Add1~38_combout ),
	.cout(\mem1|filt0|Add1~39 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~38 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N16
fiftyfivenm_lcell_comb \mem1|filt0|Add1~40 (
// Equation(s):
// \mem1|filt0|Add1~40_combout  = ((\mem1|filt0|del[1][22]~q  $ (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] $ (!\mem1|filt0|Add1~39 )))) # (GND)
// \mem1|filt0|Add1~41  = CARRY((\mem1|filt0|del[1][22]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]) # (!\mem1|filt0|Add1~39 ))) # (!\mem1|filt0|del[1][22]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & 
// !\mem1|filt0|Add1~39 )))

	.dataa(\mem1|filt0|del[1][22]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~39 ),
	.combout(\mem1|filt0|Add1~40_combout ),
	.cout(\mem1|filt0|Add1~41 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~40 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N18
fiftyfivenm_lcell_comb \mem1|filt0|Add1~42 (
// Equation(s):
// \mem1|filt0|Add1~42_combout  = (\mem1|filt0|del[1][23]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & (\mem1|filt0|Add1~41  & VCC)) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & (!\mem1|filt0|Add1~41 
// )))) # (!\mem1|filt0|del[1][23]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & (!\mem1|filt0|Add1~41 )) # (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & ((\mem1|filt0|Add1~41 ) # (GND)))))
// \mem1|filt0|Add1~43  = CARRY((\mem1|filt0|del[1][23]~q  & (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & !\mem1|filt0|Add1~41 )) # (!\mem1|filt0|del[1][23]~q  & ((!\mem1|filt0|Add1~41 ) # 
// (!\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]))))

	.dataa(\mem1|filt0|del[1][23]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~41 ),
	.combout(\mem1|filt0|Add1~42_combout ),
	.cout(\mem1|filt0|Add1~43 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~42 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N20
fiftyfivenm_lcell_comb \mem1|filt0|Add1~44 (
// Equation(s):
// \mem1|filt0|Add1~44_combout  = ((\mem1|filt0|del[1][23]~q  $ (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] $ (!\mem1|filt0|Add1~43 )))) # (GND)
// \mem1|filt0|Add1~45  = CARRY((\mem1|filt0|del[1][23]~q  & ((\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]) # (!\mem1|filt0|Add1~43 ))) # (!\mem1|filt0|del[1][23]~q  & (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & 
// !\mem1|filt0|Add1~43 )))

	.dataa(\mem1|filt0|del[1][23]~q ),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add1~43 ),
	.combout(\mem1|filt0|Add1~44_combout ),
	.cout(\mem1|filt0|Add1~45 ));
// synopsys translate_off
defparam \mem1|filt0|Add1~44 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N20
fiftyfivenm_lcell_comb \mem1|filt0|Add2~42 (
// Equation(s):
// \mem1|filt0|Add2~42_combout  = (\mem1|filt0|del[3][23]~q  & ((\mem1|filt0|del[2][23]~q  & (\mem1|filt0|Add2~41  & VCC)) # (!\mem1|filt0|del[2][23]~q  & (!\mem1|filt0|Add2~41 )))) # (!\mem1|filt0|del[3][23]~q  & ((\mem1|filt0|del[2][23]~q  & 
// (!\mem1|filt0|Add2~41 )) # (!\mem1|filt0|del[2][23]~q  & ((\mem1|filt0|Add2~41 ) # (GND)))))
// \mem1|filt0|Add2~43  = CARRY((\mem1|filt0|del[3][23]~q  & (!\mem1|filt0|del[2][23]~q  & !\mem1|filt0|Add2~41 )) # (!\mem1|filt0|del[3][23]~q  & ((!\mem1|filt0|Add2~41 ) # (!\mem1|filt0|del[2][23]~q ))))

	.dataa(\mem1|filt0|del[3][23]~q ),
	.datab(\mem1|filt0|del[2][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~41 ),
	.combout(\mem1|filt0|Add2~42_combout ),
	.cout(\mem1|filt0|Add2~43 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~42 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N22
fiftyfivenm_lcell_comb \mem1|filt0|Add2~44 (
// Equation(s):
// \mem1|filt0|Add2~44_combout  = \mem1|filt0|del[2][23]~q  $ (\mem1|filt0|Add2~43  $ (!\mem1|filt0|del[3][23]~q ))

	.dataa(gnd),
	.datab(\mem1|filt0|del[2][23]~q ),
	.datac(gnd),
	.datad(\mem1|filt0|del[3][23]~q ),
	.cin(\mem1|filt0|Add2~43 ),
	.combout(\mem1|filt0|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|Add2~44 .lut_mask = 16'h3CC3;
defparam \mem1|filt0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N18
fiftyfivenm_lcell_comb \mem1|filt0|Add2~40 (
// Equation(s):
// \mem1|filt0|Add2~40_combout  = ((\mem1|filt0|del[3][22]~q  $ (\mem1|filt0|del[2][22]~q  $ (!\mem1|filt0|Add2~39 )))) # (GND)
// \mem1|filt0|Add2~41  = CARRY((\mem1|filt0|del[3][22]~q  & ((\mem1|filt0|del[2][22]~q ) # (!\mem1|filt0|Add2~39 ))) # (!\mem1|filt0|del[3][22]~q  & (\mem1|filt0|del[2][22]~q  & !\mem1|filt0|Add2~39 )))

	.dataa(\mem1|filt0|del[3][22]~q ),
	.datab(\mem1|filt0|del[2][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~39 ),
	.combout(\mem1|filt0|Add2~40_combout ),
	.cout(\mem1|filt0|Add2~41 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~40 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N16
fiftyfivenm_lcell_comb \mem1|filt0|Add2~38 (
// Equation(s):
// \mem1|filt0|Add2~38_combout  = (\mem1|filt0|del[2][21]~q  & ((\mem1|filt0|del[3][21]~q  & (\mem1|filt0|Add2~37  & VCC)) # (!\mem1|filt0|del[3][21]~q  & (!\mem1|filt0|Add2~37 )))) # (!\mem1|filt0|del[2][21]~q  & ((\mem1|filt0|del[3][21]~q  & 
// (!\mem1|filt0|Add2~37 )) # (!\mem1|filt0|del[3][21]~q  & ((\mem1|filt0|Add2~37 ) # (GND)))))
// \mem1|filt0|Add2~39  = CARRY((\mem1|filt0|del[2][21]~q  & (!\mem1|filt0|del[3][21]~q  & !\mem1|filt0|Add2~37 )) # (!\mem1|filt0|del[2][21]~q  & ((!\mem1|filt0|Add2~37 ) # (!\mem1|filt0|del[3][21]~q ))))

	.dataa(\mem1|filt0|del[2][21]~q ),
	.datab(\mem1|filt0|del[3][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~37 ),
	.combout(\mem1|filt0|Add2~38_combout ),
	.cout(\mem1|filt0|Add2~39 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~38 .lut_mask = 16'h9617;
defparam \mem1|filt0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N14
fiftyfivenm_lcell_comb \mem1|filt0|Add2~36 (
// Equation(s):
// \mem1|filt0|Add2~36_combout  = ((\mem1|filt0|del[3][20]~q  $ (\mem1|filt0|del[2][20]~q  $ (!\mem1|filt0|Add2~35 )))) # (GND)
// \mem1|filt0|Add2~37  = CARRY((\mem1|filt0|del[3][20]~q  & ((\mem1|filt0|del[2][20]~q ) # (!\mem1|filt0|Add2~35 ))) # (!\mem1|filt0|del[3][20]~q  & (\mem1|filt0|del[2][20]~q  & !\mem1|filt0|Add2~35 )))

	.dataa(\mem1|filt0|del[3][20]~q ),
	.datab(\mem1|filt0|del[2][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|Add2~35 ),
	.combout(\mem1|filt0|Add2~36_combout ),
	.cout(\mem1|filt0|Add2~37 ));
// synopsys translate_off
defparam \mem1|filt0|Add2~36 .lut_mask = 16'h698E;
defparam \mem1|filt0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N12
fiftyfivenm_lcell_comb \mem1|filt0|regq[18]~60 (
// Equation(s):
// \mem1|filt0|regq[18]~60_combout  = ((\mem1|filt0|Add1~36_combout  $ (\mem1|filt0|Add2~36_combout  $ (!\mem1|filt0|regq[17]~59 )))) # (GND)
// \mem1|filt0|regq[18]~61  = CARRY((\mem1|filt0|Add1~36_combout  & ((\mem1|filt0|Add2~36_combout ) # (!\mem1|filt0|regq[17]~59 ))) # (!\mem1|filt0|Add1~36_combout  & (\mem1|filt0|Add2~36_combout  & !\mem1|filt0|regq[17]~59 )))

	.dataa(\mem1|filt0|Add1~36_combout ),
	.datab(\mem1|filt0|Add2~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[17]~59 ),
	.combout(\mem1|filt0|regq[18]~60_combout ),
	.cout(\mem1|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \mem1|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N14
fiftyfivenm_lcell_comb \mem1|filt0|regq[19]~62 (
// Equation(s):
// \mem1|filt0|regq[19]~62_combout  = (\mem1|filt0|Add1~38_combout  & ((\mem1|filt0|Add2~38_combout  & (\mem1|filt0|regq[18]~61  & VCC)) # (!\mem1|filt0|Add2~38_combout  & (!\mem1|filt0|regq[18]~61 )))) # (!\mem1|filt0|Add1~38_combout  & 
// ((\mem1|filt0|Add2~38_combout  & (!\mem1|filt0|regq[18]~61 )) # (!\mem1|filt0|Add2~38_combout  & ((\mem1|filt0|regq[18]~61 ) # (GND)))))
// \mem1|filt0|regq[19]~63  = CARRY((\mem1|filt0|Add1~38_combout  & (!\mem1|filt0|Add2~38_combout  & !\mem1|filt0|regq[18]~61 )) # (!\mem1|filt0|Add1~38_combout  & ((!\mem1|filt0|regq[18]~61 ) # (!\mem1|filt0|Add2~38_combout ))))

	.dataa(\mem1|filt0|Add1~38_combout ),
	.datab(\mem1|filt0|Add2~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[18]~61 ),
	.combout(\mem1|filt0|regq[19]~62_combout ),
	.cout(\mem1|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \mem1|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N16
fiftyfivenm_lcell_comb \mem1|filt0|regq[20]~64 (
// Equation(s):
// \mem1|filt0|regq[20]~64_combout  = ((\mem1|filt0|Add1~40_combout  $ (\mem1|filt0|Add2~40_combout  $ (!\mem1|filt0|regq[19]~63 )))) # (GND)
// \mem1|filt0|regq[20]~65  = CARRY((\mem1|filt0|Add1~40_combout  & ((\mem1|filt0|Add2~40_combout ) # (!\mem1|filt0|regq[19]~63 ))) # (!\mem1|filt0|Add1~40_combout  & (\mem1|filt0|Add2~40_combout  & !\mem1|filt0|regq[19]~63 )))

	.dataa(\mem1|filt0|Add1~40_combout ),
	.datab(\mem1|filt0|Add2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[19]~63 ),
	.combout(\mem1|filt0|regq[20]~64_combout ),
	.cout(\mem1|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \mem1|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N18
fiftyfivenm_lcell_comb \mem1|filt0|regq[21]~66 (
// Equation(s):
// \mem1|filt0|regq[21]~66_combout  = (\mem1|filt0|Add2~42_combout  & ((\mem1|filt0|Add1~42_combout  & (\mem1|filt0|regq[20]~65  & VCC)) # (!\mem1|filt0|Add1~42_combout  & (!\mem1|filt0|regq[20]~65 )))) # (!\mem1|filt0|Add2~42_combout  & 
// ((\mem1|filt0|Add1~42_combout  & (!\mem1|filt0|regq[20]~65 )) # (!\mem1|filt0|Add1~42_combout  & ((\mem1|filt0|regq[20]~65 ) # (GND)))))
// \mem1|filt0|regq[21]~67  = CARRY((\mem1|filt0|Add2~42_combout  & (!\mem1|filt0|Add1~42_combout  & !\mem1|filt0|regq[20]~65 )) # (!\mem1|filt0|Add2~42_combout  & ((!\mem1|filt0|regq[20]~65 ) # (!\mem1|filt0|Add1~42_combout ))))

	.dataa(\mem1|filt0|Add2~42_combout ),
	.datab(\mem1|filt0|Add1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[20]~65 ),
	.combout(\mem1|filt0|regq[21]~66_combout ),
	.cout(\mem1|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \mem1|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \mem1|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N20
fiftyfivenm_lcell_comb \mem1|filt0|regq[22]~68 (
// Equation(s):
// \mem1|filt0|regq[22]~68_combout  = ((\mem1|filt0|Add1~44_combout  $ (\mem1|filt0|Add2~44_combout  $ (!\mem1|filt0|regq[21]~67 )))) # (GND)
// \mem1|filt0|regq[22]~69  = CARRY((\mem1|filt0|Add1~44_combout  & ((\mem1|filt0|Add2~44_combout ) # (!\mem1|filt0|regq[21]~67 ))) # (!\mem1|filt0|Add1~44_combout  & (\mem1|filt0|Add2~44_combout  & !\mem1|filt0|regq[21]~67 )))

	.dataa(\mem1|filt0|Add1~44_combout ),
	.datab(\mem1|filt0|Add2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|filt0|regq[21]~67 ),
	.combout(\mem1|filt0|regq[22]~68_combout ),
	.cout(\mem1|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \mem1|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \mem1|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N18
fiftyfivenm_lcell_comb \mem1|d~5 (
// Equation(s):
// \mem1|d~5_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~24_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~24_combout ))

	.dataa(\mem1|Mult0|auto_generated|op_1~24_combout ),
	.datab(\mem1|KP_state.010~q ),
	.datac(gnd),
	.datad(\mem1|Mult1|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\mem1|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~5 .lut_mask = 16'hEE22;
defparam \mem1|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y11_N19
dffeas \mem1|d[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[18] .is_wysiwyg = "true";
defparam \mem1|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N26
fiftyfivenm_lcell_comb \mem1|filt0|del~70 (
// Equation(s):
// \mem1|filt0|del~70_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~70 .lut_mask = 16'hF000;
defparam \mem1|filt0|del~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y11_N27
dffeas \mem1|filt0|del[0][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][19] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N16
fiftyfivenm_lcell_comb \mem1|filt0|del~4 (
// Equation(s):
// \mem1|filt0|del~4_combout  = (\mem1|filt0|del[0][19]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~4 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y11_N17
dffeas \mem1|filt0|del[1][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][19] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N0
fiftyfivenm_lcell_comb \mem1|filt0|del~30 (
// Equation(s):
// \mem1|filt0|del~30_combout  = (\mem1|filt0|del[1][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem1|filt0|del[1][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~30 .lut_mask = 16'hCC00;
defparam \mem1|filt0|del~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y11_N1
dffeas \mem1|filt0|del[2][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[2][19] .is_wysiwyg = "true";
defparam \mem1|filt0|del[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N30
fiftyfivenm_lcell_comb \mem1|filt0|del~31 (
// Equation(s):
// \mem1|filt0|del~31_combout  = (\mem1|filt0|del[2][19]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[2][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~31 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N31
dffeas \mem1|filt0|del[3][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[3][19] .is_wysiwyg = "true";
defparam \mem1|filt0|del[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N24
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_2~4_combout  = (\mem1|Mult1|auto_generated|mac_out4~DATAOUT14  & (\mem1|Mult1|auto_generated|op_2~3  $ (GND))) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\mem1|Mult1|auto_generated|op_2~3  & VCC))
// \mem1|Mult1|auto_generated|op_2~5  = CARRY((\mem1|Mult1|auto_generated|mac_out4~DATAOUT14  & !\mem1|Mult1|auto_generated|op_2~3 ))

	.dataa(gnd),
	.datab(\mem1|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_2~3 ),
	.combout(\mem1|Mult1|auto_generated|op_2~4_combout ),
	.cout(\mem1|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_2~4 .lut_mask = 16'hC30C;
defparam \mem1|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N26
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_2~6_combout  = (\mem1|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\mem1|Mult1|auto_generated|op_2~5 )) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\mem1|Mult1|auto_generated|op_2~5 ) # (GND)))
// \mem1|Mult1|auto_generated|op_2~7  = CARRY((!\mem1|Mult1|auto_generated|op_2~5 ) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\mem1|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_2~5 ),
	.combout(\mem1|Mult1|auto_generated|op_2~6_combout ),
	.cout(\mem1|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \mem1|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N28
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_2~8_combout  = (\mem1|Mult1|auto_generated|mac_out4~DATAOUT16  & (\mem1|Mult1|auto_generated|op_2~7  $ (GND))) # (!\mem1|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\mem1|Mult1|auto_generated|op_2~7  & VCC))
// \mem1|Mult1|auto_generated|op_2~9  = CARRY((\mem1|Mult1|auto_generated|mac_out4~DATAOUT16  & !\mem1|Mult1|auto_generated|op_2~7 ))

	.dataa(\mem1|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_2~7 ),
	.combout(\mem1|Mult1|auto_generated|op_2~8_combout ),
	.cout(\mem1|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \mem1|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N30
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_2~10_combout  = \mem1|Mult1|auto_generated|op_2~9  $ (\mem1|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\mem1|Mult1|auto_generated|op_2~9 ),
	.combout(\mem1|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \mem1|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N10
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~28_combout  = (\mem1|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\mem1|Mult1|auto_generated|op_1~27 ))) # (!\mem1|Mult1|auto_generated|op_2~4_combout  & (\mem1|Mult1|auto_generated|op_1~27  $ (GND)))
// \mem1|Mult1|auto_generated|op_1~29  = CARRY((\mem1|Mult1|auto_generated|op_2~4_combout ) # (!\mem1|Mult1|auto_generated|op_1~27 ))

	.dataa(gnd),
	.datab(\mem1|Mult1|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~27 ),
	.combout(\mem1|Mult1|auto_generated|op_1~28_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~28 .lut_mask = 16'h3CCF;
defparam \mem1|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N12
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~30_combout  = (\mem1|Mult1|auto_generated|op_2~6_combout  & (\mem1|Mult1|auto_generated|op_1~29  & VCC)) # (!\mem1|Mult1|auto_generated|op_2~6_combout  & (!\mem1|Mult1|auto_generated|op_1~29 ))
// \mem1|Mult1|auto_generated|op_1~31  = CARRY((!\mem1|Mult1|auto_generated|op_2~6_combout  & !\mem1|Mult1|auto_generated|op_1~29 ))

	.dataa(gnd),
	.datab(\mem1|Mult1|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~29 ),
	.combout(\mem1|Mult1|auto_generated|op_1~30_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~30 .lut_mask = 16'hC303;
defparam \mem1|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N14
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~32_combout  = (\mem1|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\mem1|Mult1|auto_generated|op_1~31 ))) # (!\mem1|Mult1|auto_generated|op_2~8_combout  & (\mem1|Mult1|auto_generated|op_1~31  $ (GND)))
// \mem1|Mult1|auto_generated|op_1~33  = CARRY((\mem1|Mult1|auto_generated|op_2~8_combout ) # (!\mem1|Mult1|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\mem1|Mult1|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult1|auto_generated|op_1~31 ),
	.combout(\mem1|Mult1|auto_generated|op_1~32_combout ),
	.cout(\mem1|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \mem1|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N16
fiftyfivenm_lcell_comb \mem1|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \mem1|Mult1|auto_generated|op_1~34_combout  = \mem1|Mult1|auto_generated|op_2~10_combout  $ (!\mem1|Mult1|auto_generated|op_1~33 )

	.dataa(\mem1|Mult1|auto_generated|op_2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem1|Mult1|auto_generated|op_1~33 ),
	.combout(\mem1|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|Mult1|auto_generated|op_1~34 .lut_mask = 16'hA5A5;
defparam \mem1|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N26
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_2~8_combout  = (\mem1|Mult0|auto_generated|mac_out4~DATAOUT16  & (\mem1|Mult0|auto_generated|op_2~7  $ (GND))) # (!\mem1|Mult0|auto_generated|mac_out4~DATAOUT16  & (!\mem1|Mult0|auto_generated|op_2~7  & VCC))
// \mem1|Mult0|auto_generated|op_2~9  = CARRY((\mem1|Mult0|auto_generated|mac_out4~DATAOUT16  & !\mem1|Mult0|auto_generated|op_2~7 ))

	.dataa(\mem1|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_2~7 ),
	.combout(\mem1|Mult0|auto_generated|op_2~8_combout ),
	.cout(\mem1|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \mem1|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N28
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_2~10_combout  = \mem1|Mult0|auto_generated|mac_out4~DATAOUT17  $ (\mem1|Mult0|auto_generated|op_2~9 )

	.dataa(gnd),
	.datab(\mem1|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem1|Mult0|auto_generated|op_2~9 ),
	.combout(\mem1|Mult0|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_2~10 .lut_mask = 16'h3C3C;
defparam \mem1|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N14
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~32_combout  = (\mem1|Mult0|auto_generated|op_2~8_combout  & ((GND) # (!\mem1|Mult0|auto_generated|op_1~31 ))) # (!\mem1|Mult0|auto_generated|op_2~8_combout  & (\mem1|Mult0|auto_generated|op_1~31  $ (GND)))
// \mem1|Mult0|auto_generated|op_1~33  = CARRY((\mem1|Mult0|auto_generated|op_2~8_combout ) # (!\mem1|Mult0|auto_generated|op_1~31 ))

	.dataa(\mem1|Mult0|auto_generated|op_2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem1|Mult0|auto_generated|op_1~31 ),
	.combout(\mem1|Mult0|auto_generated|op_1~32_combout ),
	.cout(\mem1|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~32 .lut_mask = 16'h5AAF;
defparam \mem1|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N16
fiftyfivenm_lcell_comb \mem1|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \mem1|Mult0|auto_generated|op_1~34_combout  = \mem1|Mult0|auto_generated|op_1~33  $ (!\mem1|Mult0|auto_generated|op_2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem1|Mult0|auto_generated|op_2~10_combout ),
	.cin(\mem1|Mult0|auto_generated|op_1~33 ),
	.combout(\mem1|Mult0|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|Mult0|auto_generated|op_1~34 .lut_mask = 16'hF00F;
defparam \mem1|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N20
fiftyfivenm_lcell_comb \mem1|d~0 (
// Equation(s):
// \mem1|d~0_combout  = (\mem1|KP_state.010~q  & (\mem1|Mult1|auto_generated|op_1~34_combout )) # (!\mem1|KP_state.010~q  & ((\mem1|Mult0|auto_generated|op_1~34_combout )))

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult1|auto_generated|op_1~34_combout ),
	.datad(\mem1|Mult0|auto_generated|op_1~34_combout ),
	.cin(gnd),
	.combout(\mem1|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~0 .lut_mask = 16'hF3C0;
defparam \mem1|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y8_N21
dffeas \mem1|d[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[23] .is_wysiwyg = "true";
defparam \mem1|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y8_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [23],\mem1|d [22]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N22
fiftyfivenm_lcell_comb \mem1|filt0|del~67 (
// Equation(s):
// \mem1|filt0|del~67_combout  = (\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & \RESET_DELAY_n~q )

	.dataa(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~67_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~67 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N23
dffeas \mem1|filt0|del[0][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[0][22] .is_wysiwyg = "true";
defparam \mem1|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N24
fiftyfivenm_lcell_comb \mem1|filt0|del~1 (
// Equation(s):
// \mem1|filt0|del~1_combout  = (\mem1|filt0|del[0][22]~q  & \RESET_DELAY_n~q )

	.dataa(\mem1|filt0|del[0][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem1|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|del~1 .lut_mask = 16'hAA00;
defparam \mem1|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N25
dffeas \mem1|filt0|del[1][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|del[1][22] .is_wysiwyg = "true";
defparam \mem1|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N26
fiftyfivenm_lcell_comb \mem1|d~2 (
// Equation(s):
// \mem1|d~2_combout  = (\mem1|KP_state.010~q  & ((\mem1|Mult1|auto_generated|op_1~30_combout ))) # (!\mem1|KP_state.010~q  & (\mem1|Mult0|auto_generated|op_1~30_combout ))

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult0|auto_generated|op_1~30_combout ),
	.datad(\mem1|Mult1|auto_generated|op_1~30_combout ),
	.cin(gnd),
	.combout(\mem1|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~2 .lut_mask = 16'hFC30;
defparam \mem1|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y11_N27
dffeas \mem1|d[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[21] .is_wysiwyg = "true";
defparam \mem1|d[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem1|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem1|d [21],\mem1|d [20]}),
	.portaaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem1|wr_ptr [11],\mem1|wr_ptr [10],\mem1|wr_ptr [9],\mem1|wr_ptr [8],\mem1|wr_ptr [7],\mem1|wr_ptr [6],\mem1|wr_ptr [5],\mem1|wr_ptr [4],\mem1|wr_ptr [3],\mem1|wr_ptr [2],\mem1|wr_ptr [1],\mem1|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "KP_main:mem1|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 8192;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \mem1|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N30
fiftyfivenm_lcell_comb \mem1|d~3 (
// Equation(s):
// \mem1|d~3_combout  = (\mem1|KP_state.010~q  & (\mem1|Mult1|auto_generated|op_1~28_combout )) # (!\mem1|KP_state.010~q  & ((\mem1|Mult0|auto_generated|op_1~28_combout )))

	.dataa(gnd),
	.datab(\mem1|Mult1|auto_generated|op_1~28_combout ),
	.datac(\mem1|KP_state.010~q ),
	.datad(\mem1|Mult0|auto_generated|op_1~28_combout ),
	.cin(gnd),
	.combout(\mem1|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~3 .lut_mask = 16'hCFC0;
defparam \mem1|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y9_N31
dffeas \mem1|d[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[20] .is_wysiwyg = "true";
defparam \mem1|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N22
fiftyfivenm_lcell_comb \mem1|d~1 (
// Equation(s):
// \mem1|d~1_combout  = (\mem1|KP_state.010~q  & (\mem1|Mult1|auto_generated|op_1~32_combout )) # (!\mem1|KP_state.010~q  & ((\mem1|Mult0|auto_generated|op_1~32_combout )))

	.dataa(gnd),
	.datab(\mem1|KP_state.010~q ),
	.datac(\mem1|Mult1|auto_generated|op_1~32_combout ),
	.datad(\mem1|Mult0|auto_generated|op_1~32_combout ),
	.cin(gnd),
	.combout(\mem1|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|d~1 .lut_mask = 16'hF3C0;
defparam \mem1|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y8_N23
dffeas \mem1|d[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|d[22] .is_wysiwyg = "true";
defparam \mem1|d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N22
fiftyfivenm_lcell_comb \mem1|filt0|Add1~46 (
// Equation(s):
// \mem1|filt0|Add1~46_combout  = \mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] $ (\mem1|filt0|Add1~45  $ (\mem1|filt0|del[1][23]~q ))

	.dataa(gnd),
	.datab(\mem1|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(\mem1|filt0|del[1][23]~q ),
	.cin(\mem1|filt0|Add1~45 ),
	.combout(\mem1|filt0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|Add1~46 .lut_mask = 16'hC33C;
defparam \mem1|filt0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N22
fiftyfivenm_lcell_comb \mem1|filt0|regq[23]~70 (
// Equation(s):
// \mem1|filt0|regq[23]~70_combout  = \mem1|filt0|Add1~46_combout  $ (\mem1|filt0|regq[22]~69  $ (\mem1|filt0|Add2~44_combout ))

	.dataa(gnd),
	.datab(\mem1|filt0|Add1~46_combout ),
	.datac(gnd),
	.datad(\mem1|filt0|Add2~44_combout ),
	.cin(\mem1|filt0|regq[22]~69 ),
	.combout(\mem1|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem1|filt0|regq[23]~70 .lut_mask = 16'hC33C;
defparam \mem1|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y11_N23
dffeas \mem1|filt0|regq[23]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem1|filt0|regq[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .listen_to_nsleep_signal = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N18
fiftyfivenm_lcell_comb \mem2|trig_sync_0~0 (
// Equation(s):
// \mem2|trig_sync_0~0_combout  = !\KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\mem2|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|trig_sync_0~0 .lut_mask = 16'h00FF;
defparam \mem2|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \mem2|trig_sync_0 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|trig_sync_0 .is_wysiwyg = "true";
defparam \mem2|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N6
fiftyfivenm_lcell_comb \mem2|trig_sync_1~feeder (
// Equation(s):
// \mem2|trig_sync_1~feeder_combout  = \mem2|trig_sync_0~q 

	.dataa(gnd),
	.datab(\mem2|trig_sync_0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|trig_sync_1~feeder .lut_mask = 16'hCCCC;
defparam \mem2|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N7
dffeas \mem2|trig_sync_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|trig_sync_1 .is_wysiwyg = "true";
defparam \mem2|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N28
fiftyfivenm_lcell_comb \mem2|trig_now~0 (
// Equation(s):
// \mem2|trig_now~0_combout  = (\mem2|trig_cnt [0] & ((\mem2|trig_cnt [1] & ((\mem2|trig_sync_1~q ))) # (!\mem2|trig_cnt [1] & (\mem2|trig_now~q )))) # (!\mem2|trig_cnt [0] & (((\mem2|trig_now~q ))))

	.dataa(\mem2|trig_cnt [0]),
	.datab(\mem2|trig_cnt [1]),
	.datac(\mem2|trig_now~q ),
	.datad(\mem2|trig_sync_1~q ),
	.cin(gnd),
	.combout(\mem2|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|trig_now~0 .lut_mask = 16'hF870;
defparam \mem2|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N29
dffeas \mem2|trig_now (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|trig_now .is_wysiwyg = "true";
defparam \mem2|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N26
fiftyfivenm_lcell_comb \mem2|trig_cnt~1 (
// Equation(s):
// \mem2|trig_cnt~1_combout  = (!\mem2|trig_cnt [0] & (\mem2|trig_now~q  $ (\mem2|trig_sync_1~q )))

	.dataa(gnd),
	.datab(\mem2|trig_now~q ),
	.datac(\mem2|trig_cnt [0]),
	.datad(\mem2|trig_sync_1~q ),
	.cin(gnd),
	.combout(\mem2|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|trig_cnt~1 .lut_mask = 16'h030C;
defparam \mem2|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N27
dffeas \mem2|trig_cnt[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|trig_cnt[0] .is_wysiwyg = "true";
defparam \mem2|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N16
fiftyfivenm_lcell_comb \mem2|trig_cnt~0 (
// Equation(s):
// \mem2|trig_cnt~0_combout  = (\mem2|trig_cnt [0] & (!\mem2|trig_cnt [1] & (\mem2|trig_now~q  $ (\mem2|trig_sync_1~q )))) # (!\mem2|trig_cnt [0] & (\mem2|trig_cnt [1] & (\mem2|trig_now~q  $ (\mem2|trig_sync_1~q ))))

	.dataa(\mem2|trig_cnt [0]),
	.datab(\mem2|trig_now~q ),
	.datac(\mem2|trig_cnt [1]),
	.datad(\mem2|trig_sync_1~q ),
	.cin(gnd),
	.combout(\mem2|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|trig_cnt~0 .lut_mask = 16'h1248;
defparam \mem2|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N17
dffeas \mem2|trig_cnt[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|trig_cnt[1] .is_wysiwyg = "true";
defparam \mem2|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N30
fiftyfivenm_lcell_comb \mem2|trig_pulse~0 (
// Equation(s):
// \mem2|trig_pulse~0_combout  = (\mem2|trig_cnt [1] & (!\mem2|trig_now~q  & (\mem2|trig_cnt [0] & \mem2|trig_sync_1~q )))

	.dataa(\mem2|trig_cnt [1]),
	.datab(\mem2|trig_now~q ),
	.datac(\mem2|trig_cnt [0]),
	.datad(\mem2|trig_sync_1~q ),
	.cin(gnd),
	.combout(\mem2|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|trig_pulse~0 .lut_mask = 16'h2000;
defparam \mem2|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N0
fiftyfivenm_lcell_comb \mem2|count[0]~12 (
// Equation(s):
// \mem2|count[0]~12_combout  = \mem2|count [0] $ (VCC)
// \mem2|count[0]~13  = CARRY(\mem2|count [0])

	.dataa(gnd),
	.datab(\mem2|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem2|count[0]~12_combout ),
	.cout(\mem2|count[0]~13 ));
// synopsys translate_off
defparam \mem2|count[0]~12 .lut_mask = 16'h33CC;
defparam \mem2|count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N2
fiftyfivenm_lcell_comb \mem2|KP_state~13 (
// Equation(s):
// \mem2|KP_state~13_combout  = (\mem2|KP_state.001~q  & (!\mem2|KP_state.000~q )) # (!\mem2|KP_state.001~q  & ((\mem2|KP_state.000~q ) # (!\mem2|trig_pulse~0_combout )))

	.dataa(\mem2|KP_state.001~q ),
	.datab(\mem2|KP_state.000~q ),
	.datac(\mem2|trig_pulse~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|KP_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|KP_state~13 .lut_mask = 16'h6767;
defparam \mem2|KP_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N18
fiftyfivenm_lcell_comb \mem2|KP_state~14 (
// Equation(s):
// \mem2|KP_state~14_combout  = (\RESET_DELAY_n~q  & ((\mem2|KP_state~13_combout  & (\mem2|KP_state.000~q  & \mem2|KP_state.010~q )) # (!\mem2|KP_state~13_combout  & ((!\mem2|KP_state.010~q )))))

	.dataa(\RESET_DELAY_n~q ),
	.datab(\mem2|KP_state~13_combout ),
	.datac(\mem2|KP_state.000~q ),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|KP_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|KP_state~14 .lut_mask = 16'h8022;
defparam \mem2|KP_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N19
dffeas \mem2|KP_state.000 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|KP_state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|KP_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|KP_state.000 .is_wysiwyg = "true";
defparam \mem2|KP_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N10
fiftyfivenm_lcell_comb \mem2|count[8]~14 (
// Equation(s):
// \mem2|count[8]~14_combout  = (\mem2|KP_state.010~q  & (((\mem2|trig_pulse~0_combout ) # (\mem2|LessThan1~3_combout )))) # (!\mem2|KP_state.010~q  & (!\mem2|KP_state.000~q  & (\mem2|trig_pulse~0_combout )))

	.dataa(\mem2|KP_state.010~q ),
	.datab(\mem2|KP_state.000~q ),
	.datac(\mem2|trig_pulse~0_combout ),
	.datad(\mem2|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\mem2|count[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|count[8]~14 .lut_mask = 16'hBAB0;
defparam \mem2|count[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N30
fiftyfivenm_lcell_comb \mem2|count[8]~15 (
// Equation(s):
// \mem2|count[8]~15_combout  = (\mem2|count[8]~14_combout ) # (((\mem2|LessThan1~3_combout  & \mem2|KP_state.001~q )) # (!\RESET_DELAY_n~q ))

	.dataa(\mem2|LessThan1~3_combout ),
	.datab(\mem2|KP_state.001~q ),
	.datac(\mem2|count[8]~14_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|count[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|count[8]~15 .lut_mask = 16'hF8FF;
defparam \mem2|count[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N1
dffeas \mem2|count[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[0] .is_wysiwyg = "true";
defparam \mem2|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N2
fiftyfivenm_lcell_comb \mem2|count[1]~16 (
// Equation(s):
// \mem2|count[1]~16_combout  = (\mem2|count [1] & (!\mem2|count[0]~13 )) # (!\mem2|count [1] & ((\mem2|count[0]~13 ) # (GND)))
// \mem2|count[1]~17  = CARRY((!\mem2|count[0]~13 ) # (!\mem2|count [1]))

	.dataa(gnd),
	.datab(\mem2|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[0]~13 ),
	.combout(\mem2|count[1]~16_combout ),
	.cout(\mem2|count[1]~17 ));
// synopsys translate_off
defparam \mem2|count[1]~16 .lut_mask = 16'h3C3F;
defparam \mem2|count[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N3
dffeas \mem2|count[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[1] .is_wysiwyg = "true";
defparam \mem2|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N4
fiftyfivenm_lcell_comb \mem2|count[2]~18 (
// Equation(s):
// \mem2|count[2]~18_combout  = (\mem2|count [2] & (\mem2|count[1]~17  $ (GND))) # (!\mem2|count [2] & (!\mem2|count[1]~17  & VCC))
// \mem2|count[2]~19  = CARRY((\mem2|count [2] & !\mem2|count[1]~17 ))

	.dataa(gnd),
	.datab(\mem2|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[1]~17 ),
	.combout(\mem2|count[2]~18_combout ),
	.cout(\mem2|count[2]~19 ));
// synopsys translate_off
defparam \mem2|count[2]~18 .lut_mask = 16'hC30C;
defparam \mem2|count[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N5
dffeas \mem2|count[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[2] .is_wysiwyg = "true";
defparam \mem2|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N6
fiftyfivenm_lcell_comb \mem2|count[3]~20 (
// Equation(s):
// \mem2|count[3]~20_combout  = (\mem2|count [3] & (!\mem2|count[2]~19 )) # (!\mem2|count [3] & ((\mem2|count[2]~19 ) # (GND)))
// \mem2|count[3]~21  = CARRY((!\mem2|count[2]~19 ) # (!\mem2|count [3]))

	.dataa(\mem2|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[2]~19 ),
	.combout(\mem2|count[3]~20_combout ),
	.cout(\mem2|count[3]~21 ));
// synopsys translate_off
defparam \mem2|count[3]~20 .lut_mask = 16'h5A5F;
defparam \mem2|count[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N7
dffeas \mem2|count[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[3] .is_wysiwyg = "true";
defparam \mem2|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N22
fiftyfivenm_lcell_comb \mem2|LessThan1~1 (
// Equation(s):
// \mem2|LessThan1~1_combout  = (\mem2|count [0] & (\mem2|count [3] & (\mem2|count [2] & \mem2|count [1])))

	.dataa(\mem2|count [0]),
	.datab(\mem2|count [3]),
	.datac(\mem2|count [2]),
	.datad(\mem2|count [1]),
	.cin(gnd),
	.combout(\mem2|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|LessThan1~1 .lut_mask = 16'h8000;
defparam \mem2|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N8
fiftyfivenm_lcell_comb \mem2|count[4]~22 (
// Equation(s):
// \mem2|count[4]~22_combout  = (\mem2|count [4] & (\mem2|count[3]~21  $ (GND))) # (!\mem2|count [4] & (!\mem2|count[3]~21  & VCC))
// \mem2|count[4]~23  = CARRY((\mem2|count [4] & !\mem2|count[3]~21 ))

	.dataa(gnd),
	.datab(\mem2|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[3]~21 ),
	.combout(\mem2|count[4]~22_combout ),
	.cout(\mem2|count[4]~23 ));
// synopsys translate_off
defparam \mem2|count[4]~22 .lut_mask = 16'hC30C;
defparam \mem2|count[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N9
dffeas \mem2|count[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[4] .is_wysiwyg = "true";
defparam \mem2|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N10
fiftyfivenm_lcell_comb \mem2|count[5]~24 (
// Equation(s):
// \mem2|count[5]~24_combout  = (\mem2|count [5] & (!\mem2|count[4]~23 )) # (!\mem2|count [5] & ((\mem2|count[4]~23 ) # (GND)))
// \mem2|count[5]~25  = CARRY((!\mem2|count[4]~23 ) # (!\mem2|count [5]))

	.dataa(\mem2|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[4]~23 ),
	.combout(\mem2|count[5]~24_combout ),
	.cout(\mem2|count[5]~25 ));
// synopsys translate_off
defparam \mem2|count[5]~24 .lut_mask = 16'h5A5F;
defparam \mem2|count[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N11
dffeas \mem2|count[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[5] .is_wysiwyg = "true";
defparam \mem2|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N12
fiftyfivenm_lcell_comb \mem2|count[6]~26 (
// Equation(s):
// \mem2|count[6]~26_combout  = (\mem2|count [6] & (\mem2|count[5]~25  $ (GND))) # (!\mem2|count [6] & (!\mem2|count[5]~25  & VCC))
// \mem2|count[6]~27  = CARRY((\mem2|count [6] & !\mem2|count[5]~25 ))

	.dataa(\mem2|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[5]~25 ),
	.combout(\mem2|count[6]~26_combout ),
	.cout(\mem2|count[6]~27 ));
// synopsys translate_off
defparam \mem2|count[6]~26 .lut_mask = 16'hA50A;
defparam \mem2|count[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N13
dffeas \mem2|count[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[6] .is_wysiwyg = "true";
defparam \mem2|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N14
fiftyfivenm_lcell_comb \mem2|count[7]~28 (
// Equation(s):
// \mem2|count[7]~28_combout  = (\mem2|count [7] & (!\mem2|count[6]~27 )) # (!\mem2|count [7] & ((\mem2|count[6]~27 ) # (GND)))
// \mem2|count[7]~29  = CARRY((!\mem2|count[6]~27 ) # (!\mem2|count [7]))

	.dataa(gnd),
	.datab(\mem2|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[6]~27 ),
	.combout(\mem2|count[7]~28_combout ),
	.cout(\mem2|count[7]~29 ));
// synopsys translate_off
defparam \mem2|count[7]~28 .lut_mask = 16'h3C3F;
defparam \mem2|count[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N15
dffeas \mem2|count[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[7] .is_wysiwyg = "true";
defparam \mem2|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N24
fiftyfivenm_lcell_comb \mem2|LessThan1~2 (
// Equation(s):
// \mem2|LessThan1~2_combout  = (\mem2|count [5] & (\mem2|count [7] & (\mem2|count [4] & \mem2|count [6])))

	.dataa(\mem2|count [5]),
	.datab(\mem2|count [7]),
	.datac(\mem2|count [4]),
	.datad(\mem2|count [6]),
	.cin(gnd),
	.combout(\mem2|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|LessThan1~2 .lut_mask = 16'h8000;
defparam \mem2|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N16
fiftyfivenm_lcell_comb \mem2|count[8]~30 (
// Equation(s):
// \mem2|count[8]~30_combout  = (\mem2|count [8] & (\mem2|count[7]~29  $ (GND))) # (!\mem2|count [8] & (!\mem2|count[7]~29  & VCC))
// \mem2|count[8]~31  = CARRY((\mem2|count [8] & !\mem2|count[7]~29 ))

	.dataa(gnd),
	.datab(\mem2|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[7]~29 ),
	.combout(\mem2|count[8]~30_combout ),
	.cout(\mem2|count[8]~31 ));
// synopsys translate_off
defparam \mem2|count[8]~30 .lut_mask = 16'hC30C;
defparam \mem2|count[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N17
dffeas \mem2|count[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[8] .is_wysiwyg = "true";
defparam \mem2|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N18
fiftyfivenm_lcell_comb \mem2|count[9]~32 (
// Equation(s):
// \mem2|count[9]~32_combout  = (\mem2|count [9] & (!\mem2|count[8]~31 )) # (!\mem2|count [9] & ((\mem2|count[8]~31 ) # (GND)))
// \mem2|count[9]~33  = CARRY((!\mem2|count[8]~31 ) # (!\mem2|count [9]))

	.dataa(gnd),
	.datab(\mem2|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[8]~31 ),
	.combout(\mem2|count[9]~32_combout ),
	.cout(\mem2|count[9]~33 ));
// synopsys translate_off
defparam \mem2|count[9]~32 .lut_mask = 16'h3C3F;
defparam \mem2|count[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N19
dffeas \mem2|count[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[9] .is_wysiwyg = "true";
defparam \mem2|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N20
fiftyfivenm_lcell_comb \mem2|count[10]~34 (
// Equation(s):
// \mem2|count[10]~34_combout  = (\mem2|count [10] & (\mem2|count[9]~33  $ (GND))) # (!\mem2|count [10] & (!\mem2|count[9]~33  & VCC))
// \mem2|count[10]~35  = CARRY((\mem2|count [10] & !\mem2|count[9]~33 ))

	.dataa(gnd),
	.datab(\mem2|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|count[9]~33 ),
	.combout(\mem2|count[10]~34_combout ),
	.cout(\mem2|count[10]~35 ));
// synopsys translate_off
defparam \mem2|count[10]~34 .lut_mask = 16'hC30C;
defparam \mem2|count[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N21
dffeas \mem2|count[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[10] .is_wysiwyg = "true";
defparam \mem2|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N22
fiftyfivenm_lcell_comb \mem2|count[11]~36 (
// Equation(s):
// \mem2|count[11]~36_combout  = \mem2|count [11] $ (\mem2|count[10]~35 )

	.dataa(\mem2|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem2|count[10]~35 ),
	.combout(\mem2|count[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|count[11]~36 .lut_mask = 16'h5A5A;
defparam \mem2|count[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N23
dffeas \mem2|count[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|count[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem2|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|count[11] .is_wysiwyg = "true";
defparam \mem2|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N12
fiftyfivenm_lcell_comb \mem2|LessThan1~0 (
// Equation(s):
// \mem2|LessThan1~0_combout  = (\mem2|count [11]) # ((\mem2|count [10]) # (\mem2|count [9]))

	.dataa(gnd),
	.datab(\mem2|count [11]),
	.datac(\mem2|count [10]),
	.datad(\mem2|count [9]),
	.cin(gnd),
	.combout(\mem2|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|LessThan1~0 .lut_mask = 16'hFFFC;
defparam \mem2|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N4
fiftyfivenm_lcell_comb \mem2|LessThan1~3 (
// Equation(s):
// \mem2|LessThan1~3_combout  = (\mem2|LessThan1~0_combout ) # ((\mem2|LessThan1~1_combout  & (\mem2|LessThan1~2_combout  & \mem2|count [8])))

	.dataa(\mem2|LessThan1~1_combout ),
	.datab(\mem2|LessThan1~2_combout ),
	.datac(\mem2|count [8]),
	.datad(\mem2|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\mem2|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|LessThan1~3 .lut_mask = 16'hFF80;
defparam \mem2|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N12
fiftyfivenm_lcell_comb \mem2|KP_state~11 (
// Equation(s):
// \mem2|KP_state~11_combout  = (\mem2|KP_state.010~q  & (!\mem2|KP_state.001~q  & (\mem2|trig_pulse~0_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|KP_state.001~q  & ((!\mem2|LessThan1~3_combout ))))

	.dataa(\mem2|KP_state.010~q ),
	.datab(\mem2|KP_state.001~q ),
	.datac(\mem2|trig_pulse~0_combout ),
	.datad(\mem2|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\mem2|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|KP_state~11 .lut_mask = 16'h2064;
defparam \mem2|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N0
fiftyfivenm_lcell_comb \mem2|KP_state~12 (
// Equation(s):
// \mem2|KP_state~12_combout  = (\mem2|KP_state~11_combout  & (\mem2|KP_state.000~q  & \RESET_DELAY_n~q ))

	.dataa(\mem2|KP_state~11_combout ),
	.datab(\mem2|KP_state.000~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|KP_state~12 .lut_mask = 16'h8080;
defparam \mem2|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N1
dffeas \mem2|KP_state.001 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|KP_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|KP_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|KP_state.001 .is_wysiwyg = "true";
defparam \mem2|KP_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N4
fiftyfivenm_lcell_comb \mem2|KP_state~9 (
// Equation(s):
// \mem2|KP_state~9_combout  = (\mem2|trig_pulse~0_combout  & (!\mem2|KP_state.010~q  & (\mem2|KP_state.000~q  $ (!\mem2|KP_state.001~q )))) # (!\mem2|trig_pulse~0_combout  & (\mem2|KP_state.000~q  & (\mem2|KP_state.010~q  $ (\mem2|KP_state.001~q ))))

	.dataa(\mem2|KP_state.010~q ),
	.datab(\mem2|KP_state.000~q ),
	.datac(\mem2|trig_pulse~0_combout ),
	.datad(\mem2|KP_state.001~q ),
	.cin(gnd),
	.combout(\mem2|KP_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|KP_state~9 .lut_mask = 16'h4418;
defparam \mem2|KP_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N22
fiftyfivenm_lcell_comb \mem2|KP_state~10 (
// Equation(s):
// \mem2|KP_state~10_combout  = (\RESET_DELAY_n~q  & (\mem2|KP_state~9_combout  & ((\mem2|LessThan1~3_combout ) # (!\mem2|KP_state.001~q ))))

	.dataa(\mem2|KP_state.001~q ),
	.datab(\mem2|LessThan1~3_combout ),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem2|KP_state~9_combout ),
	.cin(gnd),
	.combout(\mem2|KP_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|KP_state~10 .lut_mask = 16'hD000;
defparam \mem2|KP_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N23
dffeas \mem2|KP_state.010 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|KP_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|KP_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|KP_state.010 .is_wysiwyg = "true";
defparam \mem2|KP_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N20
fiftyfivenm_lcell_comb \mem2|rden~0 (
// Equation(s):
// \mem2|rden~0_combout  = (\mem2|KP_state.010~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|KP_state.010~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|rden~0 .lut_mask = 16'hA0A0;
defparam \mem2|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y3_N21
dffeas \mem2|rden (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|rden .is_wysiwyg = "true";
defparam \mem2|rden .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N9
dffeas \mem2|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|rden~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y6_N8
fiftyfivenm_lcell_comb \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\mem2|rden~q ) # (\mem2|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(\mem2|rden~q ),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFAFA;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N12
fiftyfivenm_lcell_comb \noise|out24hold_2[18]~feeder (
// Equation(s):
// \noise|out24hold_2[18]~feeder_combout  = \noise|out24ref_2 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [18]),
	.cin(gnd),
	.combout(\noise|out24hold_2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[18]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N13
dffeas \noise|out24hold_2[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[18] .is_wysiwyg = "true";
defparam \noise|out24hold_2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y3_N13
dffeas \noise|out24hold_2[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_2 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[19] .is_wysiwyg = "true";
defparam \noise|out24hold_2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N16
fiftyfivenm_lcell_comb \noise|out24hold_2[20]~feeder (
// Equation(s):
// \noise|out24hold_2[20]~feeder_combout  = \noise|out24ref_2 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[20]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_2[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y3_N17
dffeas \noise|out24hold_2[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[20] .is_wysiwyg = "true";
defparam \noise|out24hold_2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N4
fiftyfivenm_lcell_comb \noise|out24hold_2[21]~feeder (
// Equation(s):
// \noise|out24hold_2[21]~feeder_combout  = \noise|out24ref_2 [21]

	.dataa(gnd),
	.datab(\noise|out24ref_2 [21]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[21]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_2[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N5
dffeas \noise|out24hold_2[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[21] .is_wysiwyg = "true";
defparam \noise|out24hold_2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N18
fiftyfivenm_lcell_comb \noise|out24hold_2[22]~feeder (
// Equation(s):
// \noise|out24hold_2[22]~feeder_combout  = \noise|out24ref_2 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [22]),
	.cin(gnd),
	.combout(\noise|out24hold_2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[22]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N19
dffeas \noise|out24hold_2[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[22] .is_wysiwyg = "true";
defparam \noise|out24hold_2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y3_N24
fiftyfivenm_lcell_comb \noise|out24hold_2[23]~feeder (
// Equation(s):
// \noise|out24hold_2[23]~feeder_combout  = \noise|out24ref_2 [23]

	.dataa(\noise|out24ref_2 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[23]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y3_N25
dffeas \noise|out24hold_2[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[23] .is_wysiwyg = "true";
defparam \noise|out24hold_2[23] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y3_N0
fiftyfivenm_mac_mult \mem2|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\noise|out24hold_2 [23],\noise|out24hold_2 [22],\noise|out24hold_2 [21],\noise|out24hold_2 [20],\noise|out24hold_2 [19],\noise|out24hold_2 [18],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem2|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem2|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem2|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \mem2|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem2|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem2|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y3_N2
fiftyfivenm_mac_out \mem2|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem2|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\mem2|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT9 ,
\mem2|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\mem2|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\mem2|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\mem2|Mult0|auto_generated|mac_mult3~dataout ,\mem2|Mult0|auto_generated|mac_mult3~16 ,
\mem2|Mult0|auto_generated|mac_mult3~15 ,\mem2|Mult0|auto_generated|mac_mult3~14 ,\mem2|Mult0|auto_generated|mac_mult3~13 ,\mem2|Mult0|auto_generated|mac_mult3~12 ,\mem2|Mult0|auto_generated|mac_mult3~11 ,\mem2|Mult0|auto_generated|mac_mult3~10 ,
\mem2|Mult0|auto_generated|mac_mult3~9 ,\mem2|Mult0|auto_generated|mac_mult3~8 ,\mem2|Mult0|auto_generated|mac_mult3~7 ,\mem2|Mult0|auto_generated|mac_mult3~6 ,\mem2|Mult0|auto_generated|mac_mult3~5 ,\mem2|Mult0|auto_generated|mac_mult3~4 ,
\mem2|Mult0|auto_generated|mac_mult3~3 ,\mem2|Mult0|auto_generated|mac_mult3~2 ,\mem2|Mult0|auto_generated|mac_mult3~1 ,\mem2|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem2|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem2|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N20
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_2~0_combout  = \mem2|Mult0|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem2|Mult0|auto_generated|op_2~1  = CARRY(\mem2|Mult0|auto_generated|mac_out4~DATAOUT12 )

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem2|Mult0|auto_generated|op_2~0_combout ),
	.cout(\mem2|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_2~0 .lut_mask = 16'h55AA;
defparam \mem2|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N22
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_2~2_combout  = (\mem2|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\mem2|Mult0|auto_generated|op_2~1 )) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\mem2|Mult0|auto_generated|op_2~1 ) # (GND)))
// \mem2|Mult0|auto_generated|op_2~3  = CARRY((!\mem2|Mult0|auto_generated|op_2~1 ) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_2~1 ),
	.combout(\mem2|Mult0|auto_generated|op_2~2_combout ),
	.cout(\mem2|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_2~2 .lut_mask = 16'h5A5F;
defparam \mem2|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N24
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_2~4_combout  = (\mem2|Mult0|auto_generated|mac_out4~DATAOUT14  & (\mem2|Mult0|auto_generated|op_2~3  $ (GND))) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT14  & (!\mem2|Mult0|auto_generated|op_2~3  & VCC))
// \mem2|Mult0|auto_generated|op_2~5  = CARRY((\mem2|Mult0|auto_generated|mac_out4~DATAOUT14  & !\mem2|Mult0|auto_generated|op_2~3 ))

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_2~3 ),
	.combout(\mem2|Mult0|auto_generated|op_2~4_combout ),
	.cout(\mem2|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_2~4 .lut_mask = 16'hA50A;
defparam \mem2|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N26
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_2~6_combout  = (\mem2|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\mem2|Mult0|auto_generated|op_2~5 )) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\mem2|Mult0|auto_generated|op_2~5 ) # (GND)))
// \mem2|Mult0|auto_generated|op_2~7  = CARRY((!\mem2|Mult0|auto_generated|op_2~5 ) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_2~5 ),
	.combout(\mem2|Mult0|auto_generated|op_2~6_combout ),
	.cout(\mem2|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \mem2|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N28
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_2~8_combout  = (\mem2|Mult0|auto_generated|mac_out4~DATAOUT16  & (\mem2|Mult0|auto_generated|op_2~7  $ (GND))) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT16  & (!\mem2|Mult0|auto_generated|op_2~7  & VCC))
// \mem2|Mult0|auto_generated|op_2~9  = CARRY((\mem2|Mult0|auto_generated|mac_out4~DATAOUT16  & !\mem2|Mult0|auto_generated|op_2~7 ))

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_2~7 ),
	.combout(\mem2|Mult0|auto_generated|op_2~8_combout ),
	.cout(\mem2|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \mem2|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N16
fiftyfivenm_lcell_comb \noise|out24hold_2[0]~feeder (
// Equation(s):
// \noise|out24hold_2[0]~feeder_combout  = \noise|out24ref_2 [0]

	.dataa(\noise|out24ref_2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[0]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N17
dffeas \noise|out24hold_2[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[0] .is_wysiwyg = "true";
defparam \noise|out24hold_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N26
fiftyfivenm_lcell_comb \noise|out24hold_2[1]~feeder (
// Equation(s):
// \noise|out24hold_2[1]~feeder_combout  = \noise|out24ref_2 [1]

	.dataa(gnd),
	.datab(\noise|out24ref_2 [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[1]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N27
dffeas \noise|out24hold_2[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[1] .is_wysiwyg = "true";
defparam \noise|out24hold_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N12
fiftyfivenm_lcell_comb \noise|out24hold_2[2]~feeder (
// Equation(s):
// \noise|out24hold_2[2]~feeder_combout  = \noise|out24ref_2 [2]

	.dataa(\noise|out24ref_2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[2]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N13
dffeas \noise|out24hold_2[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[2] .is_wysiwyg = "true";
defparam \noise|out24hold_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N2
fiftyfivenm_lcell_comb \noise|out24hold_2[3]~feeder (
// Equation(s):
// \noise|out24hold_2[3]~feeder_combout  = \noise|out24ref_2 [3]

	.dataa(gnd),
	.datab(\noise|out24ref_2 [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[3]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N3
dffeas \noise|out24hold_2[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[3] .is_wysiwyg = "true";
defparam \noise|out24hold_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N10
fiftyfivenm_lcell_comb \noise|out24hold_2[4]~feeder (
// Equation(s):
// \noise|out24hold_2[4]~feeder_combout  = \noise|out24ref_2 [4]

	.dataa(\noise|out24ref_2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[4]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N11
dffeas \noise|out24hold_2[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[4] .is_wysiwyg = "true";
defparam \noise|out24hold_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N12
fiftyfivenm_lcell_comb \noise|out24hold_2[5]~feeder (
// Equation(s):
// \noise|out24hold_2[5]~feeder_combout  = \noise|out24ref_2 [5]

	.dataa(\noise|out24ref_2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[5]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N13
dffeas \noise|out24hold_2[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[5] .is_wysiwyg = "true";
defparam \noise|out24hold_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N30
fiftyfivenm_lcell_comb \noise|out24hold_2[6]~feeder (
// Equation(s):
// \noise|out24hold_2[6]~feeder_combout  = \noise|out24ref_2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [6]),
	.cin(gnd),
	.combout(\noise|out24hold_2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[6]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N31
dffeas \noise|out24hold_2[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[6] .is_wysiwyg = "true";
defparam \noise|out24hold_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N26
fiftyfivenm_lcell_comb \noise|out24hold_2[7]~feeder (
// Equation(s):
// \noise|out24hold_2[7]~feeder_combout  = \noise|out24ref_2 [7]

	.dataa(\noise|out24ref_2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[7]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N27
dffeas \noise|out24hold_2[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[7] .is_wysiwyg = "true";
defparam \noise|out24hold_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N16
fiftyfivenm_lcell_comb \noise|out24hold_2[8]~feeder (
// Equation(s):
// \noise|out24hold_2[8]~feeder_combout  = \noise|out24ref_2 [8]

	.dataa(\noise|out24ref_2 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[8]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y7_N17
dffeas \noise|out24hold_2[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[8] .is_wysiwyg = "true";
defparam \noise|out24hold_2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N6
fiftyfivenm_lcell_comb \noise|out24hold_2[9]~feeder (
// Equation(s):
// \noise|out24hold_2[9]~feeder_combout  = \noise|out24ref_2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [9]),
	.cin(gnd),
	.combout(\noise|out24hold_2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[9]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N7
dffeas \noise|out24hold_2[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[9] .is_wysiwyg = "true";
defparam \noise|out24hold_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y3_N10
fiftyfivenm_lcell_comb \noise|out24hold_2[10]~feeder (
// Equation(s):
// \noise|out24hold_2[10]~feeder_combout  = \noise|out24ref_2 [10]

	.dataa(gnd),
	.datab(\noise|out24ref_2 [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[10]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y3_N11
dffeas \noise|out24hold_2[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[10] .is_wysiwyg = "true";
defparam \noise|out24hold_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N16
fiftyfivenm_lcell_comb \noise|out24hold_2[11]~feeder (
// Equation(s):
// \noise|out24hold_2[11]~feeder_combout  = \noise|out24ref_2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [11]),
	.cin(gnd),
	.combout(\noise|out24hold_2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[11]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N17
dffeas \noise|out24hold_2[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[11] .is_wysiwyg = "true";
defparam \noise|out24hold_2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N16
fiftyfivenm_lcell_comb \noise|out24hold_2[12]~feeder (
// Equation(s):
// \noise|out24hold_2[12]~feeder_combout  = \noise|out24ref_2 [12]

	.dataa(gnd),
	.datab(\noise|out24ref_2 [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[12]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N17
dffeas \noise|out24hold_2[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[12] .is_wysiwyg = "true";
defparam \noise|out24hold_2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N20
fiftyfivenm_lcell_comb \noise|out24hold_2[13]~feeder (
// Equation(s):
// \noise|out24hold_2[13]~feeder_combout  = \noise|out24ref_2 [13]

	.dataa(gnd),
	.datab(\noise|out24ref_2 [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[13]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N21
dffeas \noise|out24hold_2[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[13] .is_wysiwyg = "true";
defparam \noise|out24hold_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N20
fiftyfivenm_lcell_comb \noise|out24hold_2[14]~feeder (
// Equation(s):
// \noise|out24hold_2[14]~feeder_combout  = \noise|out24ref_2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_2 [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[14]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N21
dffeas \noise|out24hold_2[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[14] .is_wysiwyg = "true";
defparam \noise|out24hold_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N18
fiftyfivenm_lcell_comb \noise|out24hold_2[15]~feeder (
// Equation(s):
// \noise|out24hold_2[15]~feeder_combout  = \noise|out24ref_2 [15]

	.dataa(\noise|out24ref_2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[15]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N19
dffeas \noise|out24hold_2[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[15] .is_wysiwyg = "true";
defparam \noise|out24hold_2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y3_N0
fiftyfivenm_lcell_comb \noise|out24hold_2[16]~feeder (
// Equation(s):
// \noise|out24hold_2[16]~feeder_combout  = \noise|out24ref_2 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_2 [16]),
	.cin(gnd),
	.combout(\noise|out24hold_2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[16]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y3_N1
dffeas \noise|out24hold_2[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[16] .is_wysiwyg = "true";
defparam \noise|out24hold_2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N10
fiftyfivenm_lcell_comb \noise|out24hold_2[17]~feeder (
// Equation(s):
// \noise|out24hold_2[17]~feeder_combout  = \noise|out24ref_2 [17]

	.dataa(gnd),
	.datab(\noise|out24ref_2 [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_2[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_2[17]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_2[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N11
dffeas \noise|out24hold_2[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_2[17] .is_wysiwyg = "true";
defparam \noise|out24hold_2[17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y4_N0
fiftyfivenm_mac_mult \mem2|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\noise|out24hold_2 [17],\noise|out24hold_2 [16],\noise|out24hold_2 [15],\noise|out24hold_2 [14],\noise|out24hold_2 [13],\noise|out24hold_2 [12],\noise|out24hold_2 [11],\noise|out24hold_2 [10],\noise|out24hold_2 [9],\noise|out24hold_2 [8],\noise|out24hold_2 [7],\noise|out24hold_2 [6],\noise|out24hold_2 [5],
\noise|out24hold_2 [4],\noise|out24hold_2 [3],\noise|out24hold_2 [2],\noise|out24hold_2 [1],\noise|out24hold_2 [0]}),
	.datab({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem2|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \mem2|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem2|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem2|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem2|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem2|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y4_N2
fiftyfivenm_mac_out \mem2|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem2|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\mem2|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\mem2|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\mem2|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\mem2|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\mem2|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\mem2|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\mem2|Mult0|auto_generated|mac_mult1~dataout ,\mem2|Mult0|auto_generated|mac_mult1~4 ,\mem2|Mult0|auto_generated|mac_mult1~3 ,\mem2|Mult0|auto_generated|mac_mult1~2 ,\mem2|Mult0|auto_generated|mac_mult1~1 ,\mem2|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem2|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem2|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N14
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~0_combout  = (\mem2|Mult0|auto_generated|mac_out2~DATAOUT18  & (\mem2|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT18  & (\mem2|Mult0|auto_generated|mac_out4~dataout  & 
// VCC))
// \mem2|Mult0|auto_generated|op_1~1  = CARRY((\mem2|Mult0|auto_generated|mac_out2~DATAOUT18  & \mem2|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\mem2|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\mem2|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem2|Mult0|auto_generated|op_1~0_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem2|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N16
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~2_combout  = (\mem2|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT1  & (\mem2|Mult0|auto_generated|op_1~1  & VCC)) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\mem2|Mult0|auto_generated|op_1~1 )))) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\mem2|Mult0|auto_generated|op_1~1 )) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((\mem2|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \mem2|Mult0|auto_generated|op_1~3  = CARRY((\mem2|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT1  & !\mem2|Mult0|auto_generated|op_1~1 )) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((!\mem2|Mult0|auto_generated|op_1~1 ) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\mem2|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\mem2|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~1 ),
	.combout(\mem2|Mult0|auto_generated|op_1~2_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem2|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N18
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~4_combout  = ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\mem2|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\mem2|Mult0|auto_generated|op_1~3 )))) # (GND)
// \mem2|Mult0|auto_generated|op_1~5  = CARRY((\mem2|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\mem2|Mult0|auto_generated|op_1~3 ))) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (\mem2|Mult0|auto_generated|mac_out4~DATAOUT2  & !\mem2|Mult0|auto_generated|op_1~3 )))

	.dataa(\mem2|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\mem2|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~3 ),
	.combout(\mem2|Mult0|auto_generated|op_1~4_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem2|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N20
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~6_combout  = (\mem2|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT3  & (\mem2|Mult0|auto_generated|op_1~5  & VCC)) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\mem2|Mult0|auto_generated|op_1~5 )))) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\mem2|Mult0|auto_generated|op_1~5 )) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((\mem2|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \mem2|Mult0|auto_generated|op_1~7  = CARRY((\mem2|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT3  & !\mem2|Mult0|auto_generated|op_1~5 )) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((!\mem2|Mult0|auto_generated|op_1~5 ) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\mem2|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\mem2|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~5 ),
	.combout(\mem2|Mult0|auto_generated|op_1~6_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem2|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N22
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~8_combout  = ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\mem2|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\mem2|Mult0|auto_generated|op_1~7 )))) # (GND)
// \mem2|Mult0|auto_generated|op_1~9  = CARRY((\mem2|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\mem2|Mult0|auto_generated|op_1~7 ))) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\mem2|Mult0|auto_generated|mac_out2~DATAOUT22  & !\mem2|Mult0|auto_generated|op_1~7 )))

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\mem2|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~7 ),
	.combout(\mem2|Mult0|auto_generated|op_1~8_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem2|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N24
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~10_combout  = (\mem2|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT5  & (\mem2|Mult0|auto_generated|op_1~9  & VCC)) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\mem2|Mult0|auto_generated|op_1~9 )))) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\mem2|Mult0|auto_generated|op_1~9 )) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((\mem2|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \mem2|Mult0|auto_generated|op_1~11  = CARRY((\mem2|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT5  & !\mem2|Mult0|auto_generated|op_1~9 )) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((!\mem2|Mult0|auto_generated|op_1~9 ) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\mem2|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\mem2|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~9 ),
	.combout(\mem2|Mult0|auto_generated|op_1~10_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem2|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N26
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~12_combout  = ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\mem2|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\mem2|Mult0|auto_generated|op_1~11 )))) # (GND)
// \mem2|Mult0|auto_generated|op_1~13  = CARRY((\mem2|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\mem2|Mult0|auto_generated|op_1~11 ))) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// (\mem2|Mult0|auto_generated|mac_out4~DATAOUT6  & !\mem2|Mult0|auto_generated|op_1~11 )))

	.dataa(\mem2|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\mem2|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~11 ),
	.combout(\mem2|Mult0|auto_generated|op_1~12_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem2|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N28
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~14_combout  = (\mem2|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT25  & (\mem2|Mult0|auto_generated|op_1~13  & VCC)) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (!\mem2|Mult0|auto_generated|op_1~13 )))) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\mem2|Mult0|auto_generated|op_1~13 )) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((\mem2|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \mem2|Mult0|auto_generated|op_1~15  = CARRY((\mem2|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT25  & !\mem2|Mult0|auto_generated|op_1~13 )) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((!\mem2|Mult0|auto_generated|op_1~13 ) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\mem2|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~13 ),
	.combout(\mem2|Mult0|auto_generated|op_1~14_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem2|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N30
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~16_combout  = ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\mem2|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\mem2|Mult0|auto_generated|op_1~15 )))) # (GND)
// \mem2|Mult0|auto_generated|op_1~17  = CARRY((\mem2|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\mem2|Mult0|auto_generated|op_1~15 ))) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\mem2|Mult0|auto_generated|mac_out2~DATAOUT26  & !\mem2|Mult0|auto_generated|op_1~15 )))

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\mem2|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~15 ),
	.combout(\mem2|Mult0|auto_generated|op_1~16_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem2|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N0
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~18_combout  = (\mem2|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT9  & (\mem2|Mult0|auto_generated|op_1~17  & VCC)) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\mem2|Mult0|auto_generated|op_1~17 )))) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\mem2|Mult0|auto_generated|op_1~17 )) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\mem2|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \mem2|Mult0|auto_generated|op_1~19  = CARRY((\mem2|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT9  & !\mem2|Mult0|auto_generated|op_1~17 )) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\mem2|Mult0|auto_generated|op_1~17 ) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\mem2|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\mem2|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~17 ),
	.combout(\mem2|Mult0|auto_generated|op_1~18_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem2|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N2
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~20_combout  = ((\mem2|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\mem2|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\mem2|Mult0|auto_generated|op_1~19 )))) # (GND)
// \mem2|Mult0|auto_generated|op_1~21  = CARRY((\mem2|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\mem2|Mult0|auto_generated|op_1~19 ))) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\mem2|Mult0|auto_generated|mac_out2~DATAOUT28  & !\mem2|Mult0|auto_generated|op_1~19 )))

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\mem2|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~19 ),
	.combout(\mem2|Mult0|auto_generated|op_1~20_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem2|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N4
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~22_combout  = (\mem2|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT29  & (\mem2|Mult0|auto_generated|op_1~21  & VCC)) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (!\mem2|Mult0|auto_generated|op_1~21 )))) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\mem2|Mult0|auto_generated|op_1~21 )) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((\mem2|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \mem2|Mult0|auto_generated|op_1~23  = CARRY((\mem2|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT29  & !\mem2|Mult0|auto_generated|op_1~21 )) # (!\mem2|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((!\mem2|Mult0|auto_generated|op_1~21 ) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\mem2|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\mem2|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~21 ),
	.combout(\mem2|Mult0|auto_generated|op_1~22_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem2|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N6
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~24_combout  = ((\mem2|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\mem2|Mult0|auto_generated|op_2~0_combout  $ (\mem2|Mult0|auto_generated|op_1~23 )))) # (GND)
// \mem2|Mult0|auto_generated|op_1~25  = CARRY((\mem2|Mult0|auto_generated|mac_out2~DATAOUT30  & (\mem2|Mult0|auto_generated|op_2~0_combout  & !\mem2|Mult0|auto_generated|op_1~23 )) # (!\mem2|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// ((\mem2|Mult0|auto_generated|op_2~0_combout ) # (!\mem2|Mult0|auto_generated|op_1~23 ))))

	.dataa(\mem2|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\mem2|Mult0|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~23 ),
	.combout(\mem2|Mult0|auto_generated|op_1~24_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \mem2|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N8
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~26_combout  = (\mem2|Mult0|auto_generated|op_2~2_combout  & (\mem2|Mult0|auto_generated|op_1~25  & VCC)) # (!\mem2|Mult0|auto_generated|op_2~2_combout  & (!\mem2|Mult0|auto_generated|op_1~25 ))
// \mem2|Mult0|auto_generated|op_1~27  = CARRY((!\mem2|Mult0|auto_generated|op_2~2_combout  & !\mem2|Mult0|auto_generated|op_1~25 ))

	.dataa(\mem2|Mult0|auto_generated|op_2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~25 ),
	.combout(\mem2|Mult0|auto_generated|op_1~26_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~26 .lut_mask = 16'hA505;
defparam \mem2|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N10
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~28_combout  = (\mem2|Mult0|auto_generated|op_2~4_combout  & ((GND) # (!\mem2|Mult0|auto_generated|op_1~27 ))) # (!\mem2|Mult0|auto_generated|op_2~4_combout  & (\mem2|Mult0|auto_generated|op_1~27  $ (GND)))
// \mem2|Mult0|auto_generated|op_1~29  = CARRY((\mem2|Mult0|auto_generated|op_2~4_combout ) # (!\mem2|Mult0|auto_generated|op_1~27 ))

	.dataa(gnd),
	.datab(\mem2|Mult0|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~27 ),
	.combout(\mem2|Mult0|auto_generated|op_1~28_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~28 .lut_mask = 16'h3CCF;
defparam \mem2|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N12
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~30_combout  = (\mem2|Mult0|auto_generated|op_2~6_combout  & (\mem2|Mult0|auto_generated|op_1~29  & VCC)) # (!\mem2|Mult0|auto_generated|op_2~6_combout  & (!\mem2|Mult0|auto_generated|op_1~29 ))
// \mem2|Mult0|auto_generated|op_1~31  = CARRY((!\mem2|Mult0|auto_generated|op_2~6_combout  & !\mem2|Mult0|auto_generated|op_1~29 ))

	.dataa(\mem2|Mult0|auto_generated|op_2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~29 ),
	.combout(\mem2|Mult0|auto_generated|op_1~30_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~30 .lut_mask = 16'hA505;
defparam \mem2|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N14
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~32_combout  = (\mem2|Mult0|auto_generated|op_2~8_combout  & ((GND) # (!\mem2|Mult0|auto_generated|op_1~31 ))) # (!\mem2|Mult0|auto_generated|op_2~8_combout  & (\mem2|Mult0|auto_generated|op_1~31  $ (GND)))
// \mem2|Mult0|auto_generated|op_1~33  = CARRY((\mem2|Mult0|auto_generated|op_2~8_combout ) # (!\mem2|Mult0|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\mem2|Mult0|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult0|auto_generated|op_1~31 ),
	.combout(\mem2|Mult0|auto_generated|op_1~32_combout ),
	.cout(\mem2|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \mem2|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N0
fiftyfivenm_lcell_comb \mem2|wr_ptr[0]~feeder (
// Equation(s):
// \mem2|wr_ptr[0]~feeder_combout  = \mem2|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|wr_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[0]~feeder .lut_mask = 16'hF0F0;
defparam \mem2|wr_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N1
dffeas \mem2|wr_ptr[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[0] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N30
fiftyfivenm_lcell_comb \mem2|wr_ptr[1]~feeder (
// Equation(s):
// \mem2|wr_ptr[1]~feeder_combout  = \mem2|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|count [1]),
	.cin(gnd),
	.combout(\mem2|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[1]~feeder .lut_mask = 16'hFF00;
defparam \mem2|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N31
dffeas \mem2|wr_ptr[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[1] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N28
fiftyfivenm_lcell_comb \mem2|wr_ptr[2]~feeder (
// Equation(s):
// \mem2|wr_ptr[2]~feeder_combout  = \mem2|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[2]~feeder .lut_mask = 16'hF0F0;
defparam \mem2|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N29
dffeas \mem2|wr_ptr[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[2] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N14
fiftyfivenm_lcell_comb \mem2|wr_ptr[3]~feeder (
// Equation(s):
// \mem2|wr_ptr[3]~feeder_combout  = \mem2|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[3]~feeder .lut_mask = 16'hF0F0;
defparam \mem2|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N15
dffeas \mem2|wr_ptr[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[3] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N24
fiftyfivenm_lcell_comb \mem2|wr_ptr[4]~feeder (
// Equation(s):
// \mem2|wr_ptr[4]~feeder_combout  = \mem2|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|count [4]),
	.cin(gnd),
	.combout(\mem2|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[4]~feeder .lut_mask = 16'hFF00;
defparam \mem2|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N25
dffeas \mem2|wr_ptr[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[4] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N28
fiftyfivenm_lcell_comb \mem2|wr_ptr[5]~feeder (
// Equation(s):
// \mem2|wr_ptr[5]~feeder_combout  = \mem2|count [5]

	.dataa(\mem2|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[5]~feeder .lut_mask = 16'hAAAA;
defparam \mem2|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N29
dffeas \mem2|wr_ptr[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[5] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N10
fiftyfivenm_lcell_comb \mem2|wr_ptr[6]~feeder (
// Equation(s):
// \mem2|wr_ptr[6]~feeder_combout  = \mem2|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|count [6]),
	.cin(gnd),
	.combout(\mem2|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[6]~feeder .lut_mask = 16'hFF00;
defparam \mem2|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N11
dffeas \mem2|wr_ptr[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[6] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N26
fiftyfivenm_lcell_comb \mem2|wr_ptr[7]~feeder (
// Equation(s):
// \mem2|wr_ptr[7]~feeder_combout  = \mem2|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|count [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[7]~feeder .lut_mask = 16'hF0F0;
defparam \mem2|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N27
dffeas \mem2|wr_ptr[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[7] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N16
fiftyfivenm_lcell_comb \mem2|wr_ptr[8]~feeder (
// Equation(s):
// \mem2|wr_ptr[8]~feeder_combout  = \mem2|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|count [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|wr_ptr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[8]~feeder .lut_mask = 16'hF0F0;
defparam \mem2|wr_ptr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N17
dffeas \mem2|wr_ptr[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[8] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N26
fiftyfivenm_lcell_comb \mem2|wr_ptr[9]~feeder (
// Equation(s):
// \mem2|wr_ptr[9]~feeder_combout  = \mem2|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|count [9]),
	.cin(gnd),
	.combout(\mem2|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[9]~feeder .lut_mask = 16'hFF00;
defparam \mem2|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N27
dffeas \mem2|wr_ptr[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[9] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N20
fiftyfivenm_lcell_comb \mem2|wr_ptr[10]~feeder (
// Equation(s):
// \mem2|wr_ptr[10]~feeder_combout  = \mem2|count [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|count [10]),
	.cin(gnd),
	.combout(\mem2|wr_ptr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[10]~feeder .lut_mask = 16'hFF00;
defparam \mem2|wr_ptr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N21
dffeas \mem2|wr_ptr[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[10] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N18
fiftyfivenm_lcell_comb \mem2|wr_ptr[11]~feeder (
// Equation(s):
// \mem2|wr_ptr[11]~feeder_combout  = \mem2|count [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|count [11]),
	.cin(gnd),
	.combout(\mem2|wr_ptr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|wr_ptr[11]~feeder .lut_mask = 16'hFF00;
defparam \mem2|wr_ptr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N19
dffeas \mem2|wr_ptr[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|wr_ptr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|wr_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|wr_ptr[11] .is_wysiwyg = "true";
defparam \mem2|wr_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N20
fiftyfivenm_lcell_comb \mem2|filt0|del~67 (
// Equation(s):
// \mem2|filt0|del~67_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~67_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~67 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N21
dffeas \mem2|filt0|del[0][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][22] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N16
fiftyfivenm_lcell_comb \mem2|filt0|del~1 (
// Equation(s):
// \mem2|filt0|del~1_combout  = (\mem2|filt0|del[0][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[0][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~1 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N17
dffeas \mem2|filt0|del[1][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][22] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N18
fiftyfivenm_lcell_comb \mem2|filt0|Add1~42 (
// Equation(s):
// \mem2|filt0|Add1~42_combout  = (\mem2|filt0|del[1][23]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & (\mem2|filt0|Add1~41  & VCC)) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & (!\mem2|filt0|Add1~41 
// )))) # (!\mem2|filt0|del[1][23]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & (!\mem2|filt0|Add1~41 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & ((\mem2|filt0|Add1~41 ) # (GND)))))
// \mem2|filt0|Add1~43  = CARRY((\mem2|filt0|del[1][23]~q  & (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & !\mem2|filt0|Add1~41 )) # (!\mem2|filt0|del[1][23]~q  & ((!\mem2|filt0|Add1~41 ) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]))))

	.dataa(\mem2|filt0|del[1][23]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~41 ),
	.combout(\mem2|filt0|Add1~42_combout ),
	.cout(\mem2|filt0|Add1~43 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~42 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N20
fiftyfivenm_lcell_comb \mem2|filt0|Add1~44 (
// Equation(s):
// \mem2|filt0|Add1~44_combout  = ((\mem2|filt0|del[1][23]~q  $ (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] $ (!\mem2|filt0|Add1~43 )))) # (GND)
// \mem2|filt0|Add1~45  = CARRY((\mem2|filt0|del[1][23]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]) # (!\mem2|filt0|Add1~43 ))) # (!\mem2|filt0|del[1][23]~q  & (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & 
// !\mem2|filt0|Add1~43 )))

	.dataa(\mem2|filt0|del[1][23]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~43 ),
	.combout(\mem2|filt0|Add1~44_combout ),
	.cout(\mem2|filt0|Add1~45 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~44 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N18
fiftyfivenm_lcell_comb \mem2|filt0|del~23 (
// Equation(s):
// \mem2|filt0|del~23_combout  = (\mem2|filt0|del[1][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|filt0|del[1][23]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~23 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N19
dffeas \mem2|filt0|del[2][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][23] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N28
fiftyfivenm_lcell_comb \mem2|filt0|del~22 (
// Equation(s):
// \mem2|filt0|del~22_combout  = (\mem2|filt0|del[2][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|filt0|del[2][23]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~22 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N29
dffeas \mem2|filt0|del[3][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][23] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N30
fiftyfivenm_lcell_comb \mem2|filt0|del~25 (
// Equation(s):
// \mem2|filt0|del~25_combout  = (\mem2|filt0|del[1][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~25 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N31
dffeas \mem2|filt0|del[2][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][22] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N8
fiftyfivenm_lcell_comb \mem2|filt0|del~24 (
// Equation(s):
// \mem2|filt0|del~24_combout  = (\mem2|filt0|del[2][22]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[2][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~24 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N9
dffeas \mem2|filt0|del[3][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][22] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N18
fiftyfivenm_lcell_comb \mem2|filt0|del~27 (
// Equation(s):
// \mem2|filt0|del~27_combout  = (\mem2|filt0|del[2][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][21]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~27 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N19
dffeas \mem2|filt0|del[3][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][21] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N10
fiftyfivenm_lcell_comb \mem2|filt0|del~70 (
// Equation(s):
// \mem2|filt0|del~70_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~70 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N11
dffeas \mem2|filt0|del[0][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][19] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N2
fiftyfivenm_lcell_comb \mem2|filt0|del~4 (
// Equation(s):
// \mem2|filt0|del~4_combout  = (\mem2|filt0|del[0][19]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~4 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N3
dffeas \mem2|filt0|del[1][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][19] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N28
fiftyfivenm_lcell_comb \mem2|filt0|del~30 (
// Equation(s):
// \mem2|filt0|del~30_combout  = (\mem2|filt0|del[1][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~30 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N29
dffeas \mem2|filt0|del[2][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][19] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N26
fiftyfivenm_lcell_comb \mem2|filt0|del~31 (
// Equation(s):
// \mem2|filt0|del~31_combout  = (\mem2|filt0|del[2][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~31 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N27
dffeas \mem2|filt0|del[3][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][19] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][19] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y5_N0
fiftyfivenm_mac_mult \mem2|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\mem2|filt0|regq[23]~70_combout ,\mem2|filt0|regq[22]~68_combout ,\mem2|filt0|regq[21]~66_combout ,\mem2|filt0|regq[20]~64_combout ,\mem2|filt0|regq[19]~62_combout ,\mem2|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem2|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem2|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem2|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \mem2|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem2|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem2|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y5_N2
fiftyfivenm_mac_out \mem2|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem2|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\mem2|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\mem2|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\mem2|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\mem2|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\mem2|Mult1|auto_generated|mac_mult3~dataout ,\mem2|Mult1|auto_generated|mac_mult3~16 ,
\mem2|Mult1|auto_generated|mac_mult3~15 ,\mem2|Mult1|auto_generated|mac_mult3~14 ,\mem2|Mult1|auto_generated|mac_mult3~13 ,\mem2|Mult1|auto_generated|mac_mult3~12 ,\mem2|Mult1|auto_generated|mac_mult3~11 ,\mem2|Mult1|auto_generated|mac_mult3~10 ,
\mem2|Mult1|auto_generated|mac_mult3~9 ,\mem2|Mult1|auto_generated|mac_mult3~8 ,\mem2|Mult1|auto_generated|mac_mult3~7 ,\mem2|Mult1|auto_generated|mac_mult3~6 ,\mem2|Mult1|auto_generated|mac_mult3~5 ,\mem2|Mult1|auto_generated|mac_mult3~4 ,
\mem2|Mult1|auto_generated|mac_mult3~3 ,\mem2|Mult1|auto_generated|mac_mult3~2 ,\mem2|Mult1|auto_generated|mac_mult3~1 ,\mem2|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem2|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem2|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N20
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_2~0_combout  = \mem2|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem2|Mult1|auto_generated|op_2~1  = CARRY(\mem2|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(\mem2|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem2|Mult1|auto_generated|op_2~0_combout ),
	.cout(\mem2|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_2~0 .lut_mask = 16'h55AA;
defparam \mem2|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N22
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_2~2_combout  = (\mem2|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\mem2|Mult1|auto_generated|op_2~1 )) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\mem2|Mult1|auto_generated|op_2~1 ) # (GND)))
// \mem2|Mult1|auto_generated|op_2~3  = CARRY((!\mem2|Mult1|auto_generated|op_2~1 ) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(\mem2|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_2~1 ),
	.combout(\mem2|Mult1|auto_generated|op_2~2_combout ),
	.cout(\mem2|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_2~2 .lut_mask = 16'h5A5F;
defparam \mem2|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N22
fiftyfivenm_lcell_comb \mem2|filt0|del~72 (
// Equation(s):
// \mem2|filt0|del~72_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~72_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~72 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N23
dffeas \mem2|filt0|del[0][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][17] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N8
fiftyfivenm_lcell_comb \mem2|filt0|del~6 (
// Equation(s):
// \mem2|filt0|del~6_combout  = (\mem2|filt0|del[0][17]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~6 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N9
dffeas \mem2|filt0|del[1][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][17] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N24
fiftyfivenm_lcell_comb \mem2|filt0|del~34 (
// Equation(s):
// \mem2|filt0|del~34_combout  = (\mem2|filt0|del[1][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~34 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N25
dffeas \mem2|filt0|del[2][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][17] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N28
fiftyfivenm_lcell_comb \mem2|filt0|del~35 (
// Equation(s):
// \mem2|filt0|del~35_combout  = (\mem2|filt0|del[2][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|filt0|del[2][17]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~35 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N29
dffeas \mem2|filt0|del[3][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][17] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N6
fiftyfivenm_lcell_comb \mem2|filt0|del~36 (
// Equation(s):
// \mem2|filt0|del~36_combout  = (\mem2|filt0|del[1][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~36 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N7
dffeas \mem2|filt0|del[2][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][16] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N26
fiftyfivenm_lcell_comb \mem2|filt0|del~37 (
// Equation(s):
// \mem2|filt0|del~37_combout  = (\mem2|filt0|del[2][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|filt0|del[2][16]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~37 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N27
dffeas \mem2|filt0|del[3][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][16] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N12
fiftyfivenm_lcell_comb \mem2|filt0|del~74 (
// Equation(s):
// \mem2|filt0|del~74_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~74_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~74 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N13
dffeas \mem2|filt0|del[0][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][15] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N14
fiftyfivenm_lcell_comb \mem2|filt0|del~8 (
// Equation(s):
// \mem2|filt0|del~8_combout  = (\mem2|filt0|del[0][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~8 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N15
dffeas \mem2|filt0|del[1][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][15] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N28
fiftyfivenm_lcell_comb \mem2|filt0|del~38 (
// Equation(s):
// \mem2|filt0|del~38_combout  = (\mem2|filt0|del[1][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~38 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N29
dffeas \mem2|filt0|del[2][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][15] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N24
fiftyfivenm_lcell_comb \mem2|filt0|del~39 (
// Equation(s):
// \mem2|filt0|del~39_combout  = (\mem2|filt0|del[2][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~39 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N25
dffeas \mem2|filt0|del[3][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][15] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N4
fiftyfivenm_lcell_comb \mem2|filt0|del~41 (
// Equation(s):
// \mem2|filt0|del~41_combout  = (\mem2|filt0|del[2][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~41 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N5
dffeas \mem2|filt0|del[3][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][14] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N28
fiftyfivenm_lcell_comb \mem2|filt0|del~76 (
// Equation(s):
// \mem2|filt0|del~76_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~76_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~76 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N29
dffeas \mem2|filt0|del[0][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][13] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N20
fiftyfivenm_lcell_comb \mem2|filt0|del~10 (
// Equation(s):
// \mem2|filt0|del~10_combout  = (\mem2|filt0|del[0][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[0][13]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~10 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N21
dffeas \mem2|filt0|del[1][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][13] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N26
fiftyfivenm_lcell_comb \mem2|filt0|del~42 (
// Equation(s):
// \mem2|filt0|del~42_combout  = (\mem2|filt0|del[1][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][13]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~42 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N27
dffeas \mem2|filt0|del[2][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][13] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N30
fiftyfivenm_lcell_comb \mem2|filt0|del~43 (
// Equation(s):
// \mem2|filt0|del~43_combout  = (\mem2|filt0|del[2][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|filt0|del[2][13]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~43 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y5_N31
dffeas \mem2|filt0|del[3][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][13] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N18
fiftyfivenm_lcell_comb \mem2|filt0|del~77 (
// Equation(s):
// \mem2|filt0|del~77_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~77_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~77 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N19
dffeas \mem2|filt0|del[0][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][12] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N10
fiftyfivenm_lcell_comb \mem2|filt0|del~11 (
// Equation(s):
// \mem2|filt0|del~11_combout  = (\mem2|filt0|del[0][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[0][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~11 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N11
dffeas \mem2|filt0|del[1][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][12] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N24
fiftyfivenm_lcell_comb \mem2|filt0|del~44 (
// Equation(s):
// \mem2|filt0|del~44_combout  = (\mem2|filt0|del[1][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|filt0|del[1][12]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~44 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N25
dffeas \mem2|filt0|del[2][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][12] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N0
fiftyfivenm_lcell_comb \mem2|filt0|del~45 (
// Equation(s):
// \mem2|filt0|del~45_combout  = (\mem2|filt0|del[2][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[2][12]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|filt0|del~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~45 .lut_mask = 16'hA0A0;
defparam \mem2|filt0|del~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y6_N1
dffeas \mem2|filt0|del[3][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][12] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N14
fiftyfivenm_lcell_comb \mem2|filt0|del~78 (
// Equation(s):
// \mem2|filt0|del~78_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & \RESET_DELAY_n~q )

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~78_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~78 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N15
dffeas \mem2|filt0|del[0][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][11] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N8
fiftyfivenm_lcell_comb \mem2|filt0|del~12 (
// Equation(s):
// \mem2|filt0|del~12_combout  = (\RESET_DELAY_n~q  & \mem2|filt0|del[0][11]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|filt0|del[0][11]~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~12 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N9
dffeas \mem2|filt0|del[1][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][11] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N2
fiftyfivenm_lcell_comb \mem2|filt0|del~46 (
// Equation(s):
// \mem2|filt0|del~46_combout  = (\mem2|filt0|del[1][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~46 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N3
dffeas \mem2|filt0|del[2][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][11] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N24
fiftyfivenm_lcell_comb \mem2|filt0|del~47 (
// Equation(s):
// \mem2|filt0|del~47_combout  = (\mem2|filt0|del[2][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~47 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N25
dffeas \mem2|filt0|del[3][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][11] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N4
fiftyfivenm_lcell_comb \mem2|filt0|del~49 (
// Equation(s):
// \mem2|filt0|del~49_combout  = (\mem2|filt0|del[2][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[2][10]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|filt0|del~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~49 .lut_mask = 16'hA0A0;
defparam \mem2|filt0|del~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y6_N5
dffeas \mem2|filt0|del[3][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][10] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N22
fiftyfivenm_lcell_comb \mem2|filt0|del~80 (
// Equation(s):
// \mem2|filt0|del~80_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~80_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~80 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N23
dffeas \mem2|filt0|del[0][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][9] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N10
fiftyfivenm_lcell_comb \mem2|filt0|del~14 (
// Equation(s):
// \mem2|filt0|del~14_combout  = (\RESET_DELAY_n~q  & \mem2|filt0|del[0][9]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|filt0|del[0][9]~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~14 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N11
dffeas \mem2|filt0|del[1][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][9] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N26
fiftyfivenm_lcell_comb \mem2|filt0|del~50 (
// Equation(s):
// \mem2|filt0|del~50_combout  = (\mem2|filt0|del[1][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~50 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N27
dffeas \mem2|filt0|del[2][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][9] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N20
fiftyfivenm_lcell_comb \mem2|filt0|del~51 (
// Equation(s):
// \mem2|filt0|del~51_combout  = (\mem2|filt0|del[2][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[2][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~51 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N21
dffeas \mem2|filt0|del[3][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][9] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N22
fiftyfivenm_lcell_comb \mem2|filt0|del~52 (
// Equation(s):
// \mem2|filt0|del~52_combout  = (\mem2|filt0|del[1][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][8]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~52 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N23
dffeas \mem2|filt0|del[2][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][8] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N12
fiftyfivenm_lcell_comb \mem2|filt0|del~53 (
// Equation(s):
// \mem2|filt0|del~53_combout  = (\mem2|filt0|del[2][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[2][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~53 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N13
dffeas \mem2|filt0|del[3][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][8] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N22
fiftyfivenm_lcell_comb \mem2|filt0|del~54 (
// Equation(s):
// \mem2|filt0|del~54_combout  = (\mem2|filt0|del[1][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~54 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N23
dffeas \mem2|filt0|del[2][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][7] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N2
fiftyfivenm_lcell_comb \mem2|filt0|del~55 (
// Equation(s):
// \mem2|filt0|del~55_combout  = (\mem2|filt0|del[2][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][7]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|filt0|del~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~55 .lut_mask = 16'hC0C0;
defparam \mem2|filt0|del~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y6_N3
dffeas \mem2|filt0|del[3][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][7] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N0
fiftyfivenm_lcell_comb \mem2|filt0|del~56 (
// Equation(s):
// \mem2|filt0|del~56_combout  = (\mem2|filt0|del[1][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~56 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N1
dffeas \mem2|filt0|del[2][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][6] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N6
fiftyfivenm_lcell_comb \mem2|filt0|del~57 (
// Equation(s):
// \mem2|filt0|del~57_combout  = (\mem2|filt0|del[2][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][6]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~57 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N7
dffeas \mem2|filt0|del[3][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][6] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N2
fiftyfivenm_lcell_comb \mem2|filt0|del~61 (
// Equation(s):
// \mem2|filt0|del~61_combout  = (\mem2|filt0|del[2][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~61 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N3
dffeas \mem2|filt0|del[3][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][4] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N30
fiftyfivenm_lcell_comb \mem2|filt0|del~65 (
// Equation(s):
// \mem2|filt0|del~65_combout  = (\mem2|filt0|del[2][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~65_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~65 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N31
dffeas \mem2|filt0|del[3][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][2] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N10
fiftyfivenm_lcell_comb \mem2|filt0|Add2~0 (
// Equation(s):
// \mem2|filt0|Add2~0_combout  = (\mem2|filt0|del[2][2]~q  & (\mem2|filt0|del[3][2]~q  $ (VCC))) # (!\mem2|filt0|del[2][2]~q  & (\mem2|filt0|del[3][2]~q  & VCC))
// \mem2|filt0|Add2~1  = CARRY((\mem2|filt0|del[2][2]~q  & \mem2|filt0|del[3][2]~q ))

	.dataa(\mem2|filt0|del[2][2]~q ),
	.datab(\mem2|filt0|del[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem2|filt0|Add2~0_combout ),
	.cout(\mem2|filt0|Add2~1 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~0 .lut_mask = 16'h6688;
defparam \mem2|filt0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N12
fiftyfivenm_lcell_comb \mem2|filt0|Add2~2 (
// Equation(s):
// \mem2|filt0|Add2~2_combout  = (\mem2|filt0|del[3][3]~q  & ((\mem2|filt0|del[2][3]~q  & (\mem2|filt0|Add2~1  & VCC)) # (!\mem2|filt0|del[2][3]~q  & (!\mem2|filt0|Add2~1 )))) # (!\mem2|filt0|del[3][3]~q  & ((\mem2|filt0|del[2][3]~q  & (!\mem2|filt0|Add2~1 
// )) # (!\mem2|filt0|del[2][3]~q  & ((\mem2|filt0|Add2~1 ) # (GND)))))
// \mem2|filt0|Add2~3  = CARRY((\mem2|filt0|del[3][3]~q  & (!\mem2|filt0|del[2][3]~q  & !\mem2|filt0|Add2~1 )) # (!\mem2|filt0|del[3][3]~q  & ((!\mem2|filt0|Add2~1 ) # (!\mem2|filt0|del[2][3]~q ))))

	.dataa(\mem2|filt0|del[3][3]~q ),
	.datab(\mem2|filt0|del[2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~1 ),
	.combout(\mem2|filt0|Add2~2_combout ),
	.cout(\mem2|filt0|Add2~3 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~2 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N14
fiftyfivenm_lcell_comb \mem2|filt0|Add2~4 (
// Equation(s):
// \mem2|filt0|Add2~4_combout  = ((\mem2|filt0|del[2][4]~q  $ (\mem2|filt0|del[3][4]~q  $ (!\mem2|filt0|Add2~3 )))) # (GND)
// \mem2|filt0|Add2~5  = CARRY((\mem2|filt0|del[2][4]~q  & ((\mem2|filt0|del[3][4]~q ) # (!\mem2|filt0|Add2~3 ))) # (!\mem2|filt0|del[2][4]~q  & (\mem2|filt0|del[3][4]~q  & !\mem2|filt0|Add2~3 )))

	.dataa(\mem2|filt0|del[2][4]~q ),
	.datab(\mem2|filt0|del[3][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~3 ),
	.combout(\mem2|filt0|Add2~4_combout ),
	.cout(\mem2|filt0|Add2~5 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~4 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N16
fiftyfivenm_lcell_comb \mem2|filt0|Add2~6 (
// Equation(s):
// \mem2|filt0|Add2~6_combout  = (\mem2|filt0|del[3][5]~q  & ((\mem2|filt0|del[2][5]~q  & (\mem2|filt0|Add2~5  & VCC)) # (!\mem2|filt0|del[2][5]~q  & (!\mem2|filt0|Add2~5 )))) # (!\mem2|filt0|del[3][5]~q  & ((\mem2|filt0|del[2][5]~q  & (!\mem2|filt0|Add2~5 
// )) # (!\mem2|filt0|del[2][5]~q  & ((\mem2|filt0|Add2~5 ) # (GND)))))
// \mem2|filt0|Add2~7  = CARRY((\mem2|filt0|del[3][5]~q  & (!\mem2|filt0|del[2][5]~q  & !\mem2|filt0|Add2~5 )) # (!\mem2|filt0|del[3][5]~q  & ((!\mem2|filt0|Add2~5 ) # (!\mem2|filt0|del[2][5]~q ))))

	.dataa(\mem2|filt0|del[3][5]~q ),
	.datab(\mem2|filt0|del[2][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~5 ),
	.combout(\mem2|filt0|Add2~6_combout ),
	.cout(\mem2|filt0|Add2~7 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~6 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N18
fiftyfivenm_lcell_comb \mem2|filt0|Add2~8 (
// Equation(s):
// \mem2|filt0|Add2~8_combout  = ((\mem2|filt0|del[3][6]~q  $ (\mem2|filt0|del[2][6]~q  $ (!\mem2|filt0|Add2~7 )))) # (GND)
// \mem2|filt0|Add2~9  = CARRY((\mem2|filt0|del[3][6]~q  & ((\mem2|filt0|del[2][6]~q ) # (!\mem2|filt0|Add2~7 ))) # (!\mem2|filt0|del[3][6]~q  & (\mem2|filt0|del[2][6]~q  & !\mem2|filt0|Add2~7 )))

	.dataa(\mem2|filt0|del[3][6]~q ),
	.datab(\mem2|filt0|del[2][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~7 ),
	.combout(\mem2|filt0|Add2~8_combout ),
	.cout(\mem2|filt0|Add2~9 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~8 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N20
fiftyfivenm_lcell_comb \mem2|filt0|Add2~10 (
// Equation(s):
// \mem2|filt0|Add2~10_combout  = (\mem2|filt0|del[3][7]~q  & ((\mem2|filt0|del[2][7]~q  & (\mem2|filt0|Add2~9  & VCC)) # (!\mem2|filt0|del[2][7]~q  & (!\mem2|filt0|Add2~9 )))) # (!\mem2|filt0|del[3][7]~q  & ((\mem2|filt0|del[2][7]~q  & (!\mem2|filt0|Add2~9 
// )) # (!\mem2|filt0|del[2][7]~q  & ((\mem2|filt0|Add2~9 ) # (GND)))))
// \mem2|filt0|Add2~11  = CARRY((\mem2|filt0|del[3][7]~q  & (!\mem2|filt0|del[2][7]~q  & !\mem2|filt0|Add2~9 )) # (!\mem2|filt0|del[3][7]~q  & ((!\mem2|filt0|Add2~9 ) # (!\mem2|filt0|del[2][7]~q ))))

	.dataa(\mem2|filt0|del[3][7]~q ),
	.datab(\mem2|filt0|del[2][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~9 ),
	.combout(\mem2|filt0|Add2~10_combout ),
	.cout(\mem2|filt0|Add2~11 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~10 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N22
fiftyfivenm_lcell_comb \mem2|filt0|Add2~12 (
// Equation(s):
// \mem2|filt0|Add2~12_combout  = ((\mem2|filt0|del[3][8]~q  $ (\mem2|filt0|del[2][8]~q  $ (!\mem2|filt0|Add2~11 )))) # (GND)
// \mem2|filt0|Add2~13  = CARRY((\mem2|filt0|del[3][8]~q  & ((\mem2|filt0|del[2][8]~q ) # (!\mem2|filt0|Add2~11 ))) # (!\mem2|filt0|del[3][8]~q  & (\mem2|filt0|del[2][8]~q  & !\mem2|filt0|Add2~11 )))

	.dataa(\mem2|filt0|del[3][8]~q ),
	.datab(\mem2|filt0|del[2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~11 ),
	.combout(\mem2|filt0|Add2~12_combout ),
	.cout(\mem2|filt0|Add2~13 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~12 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N24
fiftyfivenm_lcell_comb \mem2|filt0|Add2~14 (
// Equation(s):
// \mem2|filt0|Add2~14_combout  = (\mem2|filt0|del[2][9]~q  & ((\mem2|filt0|del[3][9]~q  & (\mem2|filt0|Add2~13  & VCC)) # (!\mem2|filt0|del[3][9]~q  & (!\mem2|filt0|Add2~13 )))) # (!\mem2|filt0|del[2][9]~q  & ((\mem2|filt0|del[3][9]~q  & 
// (!\mem2|filt0|Add2~13 )) # (!\mem2|filt0|del[3][9]~q  & ((\mem2|filt0|Add2~13 ) # (GND)))))
// \mem2|filt0|Add2~15  = CARRY((\mem2|filt0|del[2][9]~q  & (!\mem2|filt0|del[3][9]~q  & !\mem2|filt0|Add2~13 )) # (!\mem2|filt0|del[2][9]~q  & ((!\mem2|filt0|Add2~13 ) # (!\mem2|filt0|del[3][9]~q ))))

	.dataa(\mem2|filt0|del[2][9]~q ),
	.datab(\mem2|filt0|del[3][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~13 ),
	.combout(\mem2|filt0|Add2~14_combout ),
	.cout(\mem2|filt0|Add2~15 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~14 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N26
fiftyfivenm_lcell_comb \mem2|filt0|Add2~16 (
// Equation(s):
// \mem2|filt0|Add2~16_combout  = ((\mem2|filt0|del[2][10]~q  $ (\mem2|filt0|del[3][10]~q  $ (!\mem2|filt0|Add2~15 )))) # (GND)
// \mem2|filt0|Add2~17  = CARRY((\mem2|filt0|del[2][10]~q  & ((\mem2|filt0|del[3][10]~q ) # (!\mem2|filt0|Add2~15 ))) # (!\mem2|filt0|del[2][10]~q  & (\mem2|filt0|del[3][10]~q  & !\mem2|filt0|Add2~15 )))

	.dataa(\mem2|filt0|del[2][10]~q ),
	.datab(\mem2|filt0|del[3][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~15 ),
	.combout(\mem2|filt0|Add2~16_combout ),
	.cout(\mem2|filt0|Add2~17 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~16 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N28
fiftyfivenm_lcell_comb \mem2|filt0|Add2~18 (
// Equation(s):
// \mem2|filt0|Add2~18_combout  = (\mem2|filt0|del[2][11]~q  & ((\mem2|filt0|del[3][11]~q  & (\mem2|filt0|Add2~17  & VCC)) # (!\mem2|filt0|del[3][11]~q  & (!\mem2|filt0|Add2~17 )))) # (!\mem2|filt0|del[2][11]~q  & ((\mem2|filt0|del[3][11]~q  & 
// (!\mem2|filt0|Add2~17 )) # (!\mem2|filt0|del[3][11]~q  & ((\mem2|filt0|Add2~17 ) # (GND)))))
// \mem2|filt0|Add2~19  = CARRY((\mem2|filt0|del[2][11]~q  & (!\mem2|filt0|del[3][11]~q  & !\mem2|filt0|Add2~17 )) # (!\mem2|filt0|del[2][11]~q  & ((!\mem2|filt0|Add2~17 ) # (!\mem2|filt0|del[3][11]~q ))))

	.dataa(\mem2|filt0|del[2][11]~q ),
	.datab(\mem2|filt0|del[3][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~17 ),
	.combout(\mem2|filt0|Add2~18_combout ),
	.cout(\mem2|filt0|Add2~19 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~18 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N30
fiftyfivenm_lcell_comb \mem2|filt0|Add2~20 (
// Equation(s):
// \mem2|filt0|Add2~20_combout  = ((\mem2|filt0|del[2][12]~q  $ (\mem2|filt0|del[3][12]~q  $ (!\mem2|filt0|Add2~19 )))) # (GND)
// \mem2|filt0|Add2~21  = CARRY((\mem2|filt0|del[2][12]~q  & ((\mem2|filt0|del[3][12]~q ) # (!\mem2|filt0|Add2~19 ))) # (!\mem2|filt0|del[2][12]~q  & (\mem2|filt0|del[3][12]~q  & !\mem2|filt0|Add2~19 )))

	.dataa(\mem2|filt0|del[2][12]~q ),
	.datab(\mem2|filt0|del[3][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~19 ),
	.combout(\mem2|filt0|Add2~20_combout ),
	.cout(\mem2|filt0|Add2~21 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~20 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N0
fiftyfivenm_lcell_comb \mem2|filt0|Add2~22 (
// Equation(s):
// \mem2|filt0|Add2~22_combout  = (\mem2|filt0|del[2][13]~q  & ((\mem2|filt0|del[3][13]~q  & (\mem2|filt0|Add2~21  & VCC)) # (!\mem2|filt0|del[3][13]~q  & (!\mem2|filt0|Add2~21 )))) # (!\mem2|filt0|del[2][13]~q  & ((\mem2|filt0|del[3][13]~q  & 
// (!\mem2|filt0|Add2~21 )) # (!\mem2|filt0|del[3][13]~q  & ((\mem2|filt0|Add2~21 ) # (GND)))))
// \mem2|filt0|Add2~23  = CARRY((\mem2|filt0|del[2][13]~q  & (!\mem2|filt0|del[3][13]~q  & !\mem2|filt0|Add2~21 )) # (!\mem2|filt0|del[2][13]~q  & ((!\mem2|filt0|Add2~21 ) # (!\mem2|filt0|del[3][13]~q ))))

	.dataa(\mem2|filt0|del[2][13]~q ),
	.datab(\mem2|filt0|del[3][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~21 ),
	.combout(\mem2|filt0|Add2~22_combout ),
	.cout(\mem2|filt0|Add2~23 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~22 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N2
fiftyfivenm_lcell_comb \mem2|filt0|Add2~24 (
// Equation(s):
// \mem2|filt0|Add2~24_combout  = ((\mem2|filt0|del[2][14]~q  $ (\mem2|filt0|del[3][14]~q  $ (!\mem2|filt0|Add2~23 )))) # (GND)
// \mem2|filt0|Add2~25  = CARRY((\mem2|filt0|del[2][14]~q  & ((\mem2|filt0|del[3][14]~q ) # (!\mem2|filt0|Add2~23 ))) # (!\mem2|filt0|del[2][14]~q  & (\mem2|filt0|del[3][14]~q  & !\mem2|filt0|Add2~23 )))

	.dataa(\mem2|filt0|del[2][14]~q ),
	.datab(\mem2|filt0|del[3][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~23 ),
	.combout(\mem2|filt0|Add2~24_combout ),
	.cout(\mem2|filt0|Add2~25 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~24 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N4
fiftyfivenm_lcell_comb \mem2|filt0|Add2~26 (
// Equation(s):
// \mem2|filt0|Add2~26_combout  = (\mem2|filt0|del[3][15]~q  & ((\mem2|filt0|del[2][15]~q  & (\mem2|filt0|Add2~25  & VCC)) # (!\mem2|filt0|del[2][15]~q  & (!\mem2|filt0|Add2~25 )))) # (!\mem2|filt0|del[3][15]~q  & ((\mem2|filt0|del[2][15]~q  & 
// (!\mem2|filt0|Add2~25 )) # (!\mem2|filt0|del[2][15]~q  & ((\mem2|filt0|Add2~25 ) # (GND)))))
// \mem2|filt0|Add2~27  = CARRY((\mem2|filt0|del[3][15]~q  & (!\mem2|filt0|del[2][15]~q  & !\mem2|filt0|Add2~25 )) # (!\mem2|filt0|del[3][15]~q  & ((!\mem2|filt0|Add2~25 ) # (!\mem2|filt0|del[2][15]~q ))))

	.dataa(\mem2|filt0|del[3][15]~q ),
	.datab(\mem2|filt0|del[2][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~25 ),
	.combout(\mem2|filt0|Add2~26_combout ),
	.cout(\mem2|filt0|Add2~27 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~26 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N6
fiftyfivenm_lcell_comb \mem2|filt0|Add2~28 (
// Equation(s):
// \mem2|filt0|Add2~28_combout  = ((\mem2|filt0|del[3][16]~q  $ (\mem2|filt0|del[2][16]~q  $ (!\mem2|filt0|Add2~27 )))) # (GND)
// \mem2|filt0|Add2~29  = CARRY((\mem2|filt0|del[3][16]~q  & ((\mem2|filt0|del[2][16]~q ) # (!\mem2|filt0|Add2~27 ))) # (!\mem2|filt0|del[3][16]~q  & (\mem2|filt0|del[2][16]~q  & !\mem2|filt0|Add2~27 )))

	.dataa(\mem2|filt0|del[3][16]~q ),
	.datab(\mem2|filt0|del[2][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~27 ),
	.combout(\mem2|filt0|Add2~28_combout ),
	.cout(\mem2|filt0|Add2~29 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~28 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N8
fiftyfivenm_lcell_comb \mem2|filt0|Add2~30 (
// Equation(s):
// \mem2|filt0|Add2~30_combout  = (\mem2|filt0|del[2][17]~q  & ((\mem2|filt0|del[3][17]~q  & (\mem2|filt0|Add2~29  & VCC)) # (!\mem2|filt0|del[3][17]~q  & (!\mem2|filt0|Add2~29 )))) # (!\mem2|filt0|del[2][17]~q  & ((\mem2|filt0|del[3][17]~q  & 
// (!\mem2|filt0|Add2~29 )) # (!\mem2|filt0|del[3][17]~q  & ((\mem2|filt0|Add2~29 ) # (GND)))))
// \mem2|filt0|Add2~31  = CARRY((\mem2|filt0|del[2][17]~q  & (!\mem2|filt0|del[3][17]~q  & !\mem2|filt0|Add2~29 )) # (!\mem2|filt0|del[2][17]~q  & ((!\mem2|filt0|Add2~29 ) # (!\mem2|filt0|del[3][17]~q ))))

	.dataa(\mem2|filt0|del[2][17]~q ),
	.datab(\mem2|filt0|del[3][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~29 ),
	.combout(\mem2|filt0|Add2~30_combout ),
	.cout(\mem2|filt0|Add2~31 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~30 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N10
fiftyfivenm_lcell_comb \mem2|filt0|Add2~32 (
// Equation(s):
// \mem2|filt0|Add2~32_combout  = ((\mem2|filt0|del[3][18]~q  $ (\mem2|filt0|del[2][18]~q  $ (!\mem2|filt0|Add2~31 )))) # (GND)
// \mem2|filt0|Add2~33  = CARRY((\mem2|filt0|del[3][18]~q  & ((\mem2|filt0|del[2][18]~q ) # (!\mem2|filt0|Add2~31 ))) # (!\mem2|filt0|del[3][18]~q  & (\mem2|filt0|del[2][18]~q  & !\mem2|filt0|Add2~31 )))

	.dataa(\mem2|filt0|del[3][18]~q ),
	.datab(\mem2|filt0|del[2][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~31 ),
	.combout(\mem2|filt0|Add2~32_combout ),
	.cout(\mem2|filt0|Add2~33 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~32 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N8
fiftyfivenm_lcell_comb \mem2|filt0|Add1~0 (
// Equation(s):
// \mem2|filt0|Add1~0_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & (\mem2|filt0|del[1][2]~q  $ (VCC))) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & (\mem2|filt0|del[1][2]~q  & VCC))
// \mem2|filt0|Add1~1  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & \mem2|filt0|del[1][2]~q ))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.datab(\mem2|filt0|del[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem2|filt0|Add1~0_combout ),
	.cout(\mem2|filt0|Add1~1 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~0 .lut_mask = 16'h6688;
defparam \mem2|filt0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N10
fiftyfivenm_lcell_comb \mem2|filt0|Add1~2 (
// Equation(s):
// \mem2|filt0|Add1~2_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & ((\mem2|filt0|del[1][3]~q  & (\mem2|filt0|Add1~1  & VCC)) # (!\mem2|filt0|del[1][3]~q  & (!\mem2|filt0|Add1~1 )))) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & ((\mem2|filt0|del[1][3]~q  & (!\mem2|filt0|Add1~1 )) # (!\mem2|filt0|del[1][3]~q  & ((\mem2|filt0|Add1~1 ) # (GND)))))
// \mem2|filt0|Add1~3  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & (!\mem2|filt0|del[1][3]~q  & !\mem2|filt0|Add1~1 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & ((!\mem2|filt0|Add1~1 ) # 
// (!\mem2|filt0|del[1][3]~q ))))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.datab(\mem2|filt0|del[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~1 ),
	.combout(\mem2|filt0|Add1~2_combout ),
	.cout(\mem2|filt0|Add1~3 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~2 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N12
fiftyfivenm_lcell_comb \mem2|filt0|Add1~4 (
// Equation(s):
// \mem2|filt0|Add1~4_combout  = ((\mem2|filt0|del[1][4]~q  $ (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] $ (!\mem2|filt0|Add1~3 )))) # (GND)
// \mem2|filt0|Add1~5  = CARRY((\mem2|filt0|del[1][4]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]) # (!\mem2|filt0|Add1~3 ))) # (!\mem2|filt0|del[1][4]~q  & (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & 
// !\mem2|filt0|Add1~3 )))

	.dataa(\mem2|filt0|del[1][4]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~3 ),
	.combout(\mem2|filt0|Add1~4_combout ),
	.cout(\mem2|filt0|Add1~5 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~4 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N14
fiftyfivenm_lcell_comb \mem2|filt0|Add1~6 (
// Equation(s):
// \mem2|filt0|Add1~6_combout  = (\mem2|filt0|del[1][5]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & (\mem2|filt0|Add1~5  & VCC)) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & (!\mem2|filt0|Add1~5 )))) # 
// (!\mem2|filt0|del[1][5]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & (!\mem2|filt0|Add1~5 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & ((\mem2|filt0|Add1~5 ) # (GND)))))
// \mem2|filt0|Add1~7  = CARRY((\mem2|filt0|del[1][5]~q  & (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & !\mem2|filt0|Add1~5 )) # (!\mem2|filt0|del[1][5]~q  & ((!\mem2|filt0|Add1~5 ) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]))))

	.dataa(\mem2|filt0|del[1][5]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~5 ),
	.combout(\mem2|filt0|Add1~6_combout ),
	.cout(\mem2|filt0|Add1~7 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~6 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N16
fiftyfivenm_lcell_comb \mem2|filt0|Add1~8 (
// Equation(s):
// \mem2|filt0|Add1~8_combout  = ((\mem2|filt0|del[1][6]~q  $ (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] $ (!\mem2|filt0|Add1~7 )))) # (GND)
// \mem2|filt0|Add1~9  = CARRY((\mem2|filt0|del[1][6]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]) # (!\mem2|filt0|Add1~7 ))) # (!\mem2|filt0|del[1][6]~q  & (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & 
// !\mem2|filt0|Add1~7 )))

	.dataa(\mem2|filt0|del[1][6]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~7 ),
	.combout(\mem2|filt0|Add1~8_combout ),
	.cout(\mem2|filt0|Add1~9 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~8 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N18
fiftyfivenm_lcell_comb \mem2|filt0|Add1~10 (
// Equation(s):
// \mem2|filt0|Add1~10_combout  = (\mem2|filt0|del[1][7]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & (\mem2|filt0|Add1~9  & VCC)) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & (!\mem2|filt0|Add1~9 )))) # 
// (!\mem2|filt0|del[1][7]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & (!\mem2|filt0|Add1~9 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & ((\mem2|filt0|Add1~9 ) # (GND)))))
// \mem2|filt0|Add1~11  = CARRY((\mem2|filt0|del[1][7]~q  & (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & !\mem2|filt0|Add1~9 )) # (!\mem2|filt0|del[1][7]~q  & ((!\mem2|filt0|Add1~9 ) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]))))

	.dataa(\mem2|filt0|del[1][7]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~9 ),
	.combout(\mem2|filt0|Add1~10_combout ),
	.cout(\mem2|filt0|Add1~11 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~10 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N20
fiftyfivenm_lcell_comb \mem2|filt0|Add1~12 (
// Equation(s):
// \mem2|filt0|Add1~12_combout  = ((\mem2|filt0|del[1][8]~q  $ (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] $ (!\mem2|filt0|Add1~11 )))) # (GND)
// \mem2|filt0|Add1~13  = CARRY((\mem2|filt0|del[1][8]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]) # (!\mem2|filt0|Add1~11 ))) # (!\mem2|filt0|del[1][8]~q  & (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & 
// !\mem2|filt0|Add1~11 )))

	.dataa(\mem2|filt0|del[1][8]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~11 ),
	.combout(\mem2|filt0|Add1~12_combout ),
	.cout(\mem2|filt0|Add1~13 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~12 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N22
fiftyfivenm_lcell_comb \mem2|filt0|Add1~14 (
// Equation(s):
// \mem2|filt0|Add1~14_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & ((\mem2|filt0|del[1][9]~q  & (\mem2|filt0|Add1~13  & VCC)) # (!\mem2|filt0|del[1][9]~q  & (!\mem2|filt0|Add1~13 )))) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & ((\mem2|filt0|del[1][9]~q  & (!\mem2|filt0|Add1~13 )) # (!\mem2|filt0|del[1][9]~q  & ((\mem2|filt0|Add1~13 ) # (GND)))))
// \mem2|filt0|Add1~15  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & (!\mem2|filt0|del[1][9]~q  & !\mem2|filt0|Add1~13 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & ((!\mem2|filt0|Add1~13 ) # 
// (!\mem2|filt0|del[1][9]~q ))))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datab(\mem2|filt0|del[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~13 ),
	.combout(\mem2|filt0|Add1~14_combout ),
	.cout(\mem2|filt0|Add1~15 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~14 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N24
fiftyfivenm_lcell_comb \mem2|filt0|Add1~16 (
// Equation(s):
// \mem2|filt0|Add1~16_combout  = ((\mem2|filt0|del[1][10]~q  $ (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] $ (!\mem2|filt0|Add1~15 )))) # (GND)
// \mem2|filt0|Add1~17  = CARRY((\mem2|filt0|del[1][10]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]) # (!\mem2|filt0|Add1~15 ))) # (!\mem2|filt0|del[1][10]~q  & (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & 
// !\mem2|filt0|Add1~15 )))

	.dataa(\mem2|filt0|del[1][10]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~15 ),
	.combout(\mem2|filt0|Add1~16_combout ),
	.cout(\mem2|filt0|Add1~17 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~16 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N26
fiftyfivenm_lcell_comb \mem2|filt0|Add1~18 (
// Equation(s):
// \mem2|filt0|Add1~18_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & ((\mem2|filt0|del[1][11]~q  & (\mem2|filt0|Add1~17  & VCC)) # (!\mem2|filt0|del[1][11]~q  & (!\mem2|filt0|Add1~17 )))) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & ((\mem2|filt0|del[1][11]~q  & (!\mem2|filt0|Add1~17 )) # (!\mem2|filt0|del[1][11]~q  & ((\mem2|filt0|Add1~17 ) # (GND)))))
// \mem2|filt0|Add1~19  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & (!\mem2|filt0|del[1][11]~q  & !\mem2|filt0|Add1~17 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & ((!\mem2|filt0|Add1~17 ) # 
// (!\mem2|filt0|del[1][11]~q ))))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.datab(\mem2|filt0|del[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~17 ),
	.combout(\mem2|filt0|Add1~18_combout ),
	.cout(\mem2|filt0|Add1~19 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~18 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N28
fiftyfivenm_lcell_comb \mem2|filt0|Add1~20 (
// Equation(s):
// \mem2|filt0|Add1~20_combout  = ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] $ (\mem2|filt0|del[1][12]~q  $ (!\mem2|filt0|Add1~19 )))) # (GND)
// \mem2|filt0|Add1~21  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & ((\mem2|filt0|del[1][12]~q ) # (!\mem2|filt0|Add1~19 ))) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & (\mem2|filt0|del[1][12]~q  & 
// !\mem2|filt0|Add1~19 )))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datab(\mem2|filt0|del[1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~19 ),
	.combout(\mem2|filt0|Add1~20_combout ),
	.cout(\mem2|filt0|Add1~21 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~20 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N30
fiftyfivenm_lcell_comb \mem2|filt0|Add1~22 (
// Equation(s):
// \mem2|filt0|Add1~22_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((\mem2|filt0|del[1][13]~q  & (\mem2|filt0|Add1~21  & VCC)) # (!\mem2|filt0|del[1][13]~q  & (!\mem2|filt0|Add1~21 )))) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((\mem2|filt0|del[1][13]~q  & (!\mem2|filt0|Add1~21 )) # (!\mem2|filt0|del[1][13]~q  & ((\mem2|filt0|Add1~21 ) # (GND)))))
// \mem2|filt0|Add1~23  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & (!\mem2|filt0|del[1][13]~q  & !\mem2|filt0|Add1~21 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((!\mem2|filt0|Add1~21 ) # 
// (!\mem2|filt0|del[1][13]~q ))))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.datab(\mem2|filt0|del[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~21 ),
	.combout(\mem2|filt0|Add1~22_combout ),
	.cout(\mem2|filt0|Add1~23 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~22 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N0
fiftyfivenm_lcell_comb \mem2|filt0|Add1~24 (
// Equation(s):
// \mem2|filt0|Add1~24_combout  = ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] $ (\mem2|filt0|del[1][14]~q  $ (!\mem2|filt0|Add1~23 )))) # (GND)
// \mem2|filt0|Add1~25  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & ((\mem2|filt0|del[1][14]~q ) # (!\mem2|filt0|Add1~23 ))) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & (\mem2|filt0|del[1][14]~q  & 
// !\mem2|filt0|Add1~23 )))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.datab(\mem2|filt0|del[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~23 ),
	.combout(\mem2|filt0|Add1~24_combout ),
	.cout(\mem2|filt0|Add1~25 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~24 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N2
fiftyfivenm_lcell_comb \mem2|filt0|Add1~26 (
// Equation(s):
// \mem2|filt0|Add1~26_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & ((\mem2|filt0|del[1][15]~q  & (\mem2|filt0|Add1~25  & VCC)) # (!\mem2|filt0|del[1][15]~q  & (!\mem2|filt0|Add1~25 )))) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & ((\mem2|filt0|del[1][15]~q  & (!\mem2|filt0|Add1~25 )) # (!\mem2|filt0|del[1][15]~q  & ((\mem2|filt0|Add1~25 ) # (GND)))))
// \mem2|filt0|Add1~27  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & (!\mem2|filt0|del[1][15]~q  & !\mem2|filt0|Add1~25 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & ((!\mem2|filt0|Add1~25 ) # 
// (!\mem2|filt0|del[1][15]~q ))))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datab(\mem2|filt0|del[1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~25 ),
	.combout(\mem2|filt0|Add1~26_combout ),
	.cout(\mem2|filt0|Add1~27 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~26 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N4
fiftyfivenm_lcell_comb \mem2|filt0|Add1~28 (
// Equation(s):
// \mem2|filt0|Add1~28_combout  = ((\mem2|filt0|del[1][16]~q  $ (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] $ (!\mem2|filt0|Add1~27 )))) # (GND)
// \mem2|filt0|Add1~29  = CARRY((\mem2|filt0|del[1][16]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]) # (!\mem2|filt0|Add1~27 ))) # (!\mem2|filt0|del[1][16]~q  & (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & 
// !\mem2|filt0|Add1~27 )))

	.dataa(\mem2|filt0|del[1][16]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~27 ),
	.combout(\mem2|filt0|Add1~28_combout ),
	.cout(\mem2|filt0|Add1~29 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~28 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N6
fiftyfivenm_lcell_comb \mem2|filt0|Add1~30 (
// Equation(s):
// \mem2|filt0|Add1~30_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & ((\mem2|filt0|del[1][17]~q  & (\mem2|filt0|Add1~29  & VCC)) # (!\mem2|filt0|del[1][17]~q  & (!\mem2|filt0|Add1~29 )))) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & ((\mem2|filt0|del[1][17]~q  & (!\mem2|filt0|Add1~29 )) # (!\mem2|filt0|del[1][17]~q  & ((\mem2|filt0|Add1~29 ) # (GND)))))
// \mem2|filt0|Add1~31  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & (!\mem2|filt0|del[1][17]~q  & !\mem2|filt0|Add1~29 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & ((!\mem2|filt0|Add1~29 ) # 
// (!\mem2|filt0|del[1][17]~q ))))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]),
	.datab(\mem2|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~29 ),
	.combout(\mem2|filt0|Add1~30_combout ),
	.cout(\mem2|filt0|Add1~31 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~30 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N8
fiftyfivenm_lcell_comb \mem2|filt0|Add1~32 (
// Equation(s):
// \mem2|filt0|Add1~32_combout  = ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] $ (\mem2|filt0|del[1][18]~q  $ (!\mem2|filt0|Add1~31 )))) # (GND)
// \mem2|filt0|Add1~33  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & ((\mem2|filt0|del[1][18]~q ) # (!\mem2|filt0|Add1~31 ))) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & (\mem2|filt0|del[1][18]~q  & 
// !\mem2|filt0|Add1~31 )))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]),
	.datab(\mem2|filt0|del[1][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~31 ),
	.combout(\mem2|filt0|Add1~32_combout ),
	.cout(\mem2|filt0|Add1~33 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~32 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N8
fiftyfivenm_lcell_comb \mem2|filt0|regq[0]~24 (
// Equation(s):
// \mem2|filt0|regq[0]~24_combout  = (\mem2|filt0|Add2~0_combout  & (\mem2|filt0|Add1~0_combout  $ (VCC))) # (!\mem2|filt0|Add2~0_combout  & (\mem2|filt0|Add1~0_combout  & VCC))
// \mem2|filt0|regq[0]~25  = CARRY((\mem2|filt0|Add2~0_combout  & \mem2|filt0|Add1~0_combout ))

	.dataa(\mem2|filt0|Add2~0_combout ),
	.datab(\mem2|filt0|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem2|filt0|regq[0]~24_combout ),
	.cout(\mem2|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \mem2|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \mem2|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N10
fiftyfivenm_lcell_comb \mem2|filt0|regq[1]~26 (
// Equation(s):
// \mem2|filt0|regq[1]~26_combout  = (\mem2|filt0|Add2~2_combout  & ((\mem2|filt0|Add1~2_combout  & (\mem2|filt0|regq[0]~25  & VCC)) # (!\mem2|filt0|Add1~2_combout  & (!\mem2|filt0|regq[0]~25 )))) # (!\mem2|filt0|Add2~2_combout  & 
// ((\mem2|filt0|Add1~2_combout  & (!\mem2|filt0|regq[0]~25 )) # (!\mem2|filt0|Add1~2_combout  & ((\mem2|filt0|regq[0]~25 ) # (GND)))))
// \mem2|filt0|regq[1]~27  = CARRY((\mem2|filt0|Add2~2_combout  & (!\mem2|filt0|Add1~2_combout  & !\mem2|filt0|regq[0]~25 )) # (!\mem2|filt0|Add2~2_combout  & ((!\mem2|filt0|regq[0]~25 ) # (!\mem2|filt0|Add1~2_combout ))))

	.dataa(\mem2|filt0|Add2~2_combout ),
	.datab(\mem2|filt0|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[0]~25 ),
	.combout(\mem2|filt0|regq[1]~26_combout ),
	.cout(\mem2|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \mem2|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N12
fiftyfivenm_lcell_comb \mem2|filt0|regq[2]~28 (
// Equation(s):
// \mem2|filt0|regq[2]~28_combout  = ((\mem2|filt0|Add2~4_combout  $ (\mem2|filt0|Add1~4_combout  $ (!\mem2|filt0|regq[1]~27 )))) # (GND)
// \mem2|filt0|regq[2]~29  = CARRY((\mem2|filt0|Add2~4_combout  & ((\mem2|filt0|Add1~4_combout ) # (!\mem2|filt0|regq[1]~27 ))) # (!\mem2|filt0|Add2~4_combout  & (\mem2|filt0|Add1~4_combout  & !\mem2|filt0|regq[1]~27 )))

	.dataa(\mem2|filt0|Add2~4_combout ),
	.datab(\mem2|filt0|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[1]~27 ),
	.combout(\mem2|filt0|regq[2]~28_combout ),
	.cout(\mem2|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \mem2|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N14
fiftyfivenm_lcell_comb \mem2|filt0|regq[3]~30 (
// Equation(s):
// \mem2|filt0|regq[3]~30_combout  = (\mem2|filt0|Add2~6_combout  & ((\mem2|filt0|Add1~6_combout  & (\mem2|filt0|regq[2]~29  & VCC)) # (!\mem2|filt0|Add1~6_combout  & (!\mem2|filt0|regq[2]~29 )))) # (!\mem2|filt0|Add2~6_combout  & 
// ((\mem2|filt0|Add1~6_combout  & (!\mem2|filt0|regq[2]~29 )) # (!\mem2|filt0|Add1~6_combout  & ((\mem2|filt0|regq[2]~29 ) # (GND)))))
// \mem2|filt0|regq[3]~31  = CARRY((\mem2|filt0|Add2~6_combout  & (!\mem2|filt0|Add1~6_combout  & !\mem2|filt0|regq[2]~29 )) # (!\mem2|filt0|Add2~6_combout  & ((!\mem2|filt0|regq[2]~29 ) # (!\mem2|filt0|Add1~6_combout ))))

	.dataa(\mem2|filt0|Add2~6_combout ),
	.datab(\mem2|filt0|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[2]~29 ),
	.combout(\mem2|filt0|regq[3]~30_combout ),
	.cout(\mem2|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \mem2|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N16
fiftyfivenm_lcell_comb \mem2|filt0|regq[4]~32 (
// Equation(s):
// \mem2|filt0|regq[4]~32_combout  = ((\mem2|filt0|Add1~8_combout  $ (\mem2|filt0|Add2~8_combout  $ (!\mem2|filt0|regq[3]~31 )))) # (GND)
// \mem2|filt0|regq[4]~33  = CARRY((\mem2|filt0|Add1~8_combout  & ((\mem2|filt0|Add2~8_combout ) # (!\mem2|filt0|regq[3]~31 ))) # (!\mem2|filt0|Add1~8_combout  & (\mem2|filt0|Add2~8_combout  & !\mem2|filt0|regq[3]~31 )))

	.dataa(\mem2|filt0|Add1~8_combout ),
	.datab(\mem2|filt0|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[3]~31 ),
	.combout(\mem2|filt0|regq[4]~32_combout ),
	.cout(\mem2|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \mem2|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N18
fiftyfivenm_lcell_comb \mem2|filt0|regq[5]~34 (
// Equation(s):
// \mem2|filt0|regq[5]~34_combout  = (\mem2|filt0|Add1~10_combout  & ((\mem2|filt0|Add2~10_combout  & (\mem2|filt0|regq[4]~33  & VCC)) # (!\mem2|filt0|Add2~10_combout  & (!\mem2|filt0|regq[4]~33 )))) # (!\mem2|filt0|Add1~10_combout  & 
// ((\mem2|filt0|Add2~10_combout  & (!\mem2|filt0|regq[4]~33 )) # (!\mem2|filt0|Add2~10_combout  & ((\mem2|filt0|regq[4]~33 ) # (GND)))))
// \mem2|filt0|regq[5]~35  = CARRY((\mem2|filt0|Add1~10_combout  & (!\mem2|filt0|Add2~10_combout  & !\mem2|filt0|regq[4]~33 )) # (!\mem2|filt0|Add1~10_combout  & ((!\mem2|filt0|regq[4]~33 ) # (!\mem2|filt0|Add2~10_combout ))))

	.dataa(\mem2|filt0|Add1~10_combout ),
	.datab(\mem2|filt0|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[4]~33 ),
	.combout(\mem2|filt0|regq[5]~34_combout ),
	.cout(\mem2|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \mem2|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N20
fiftyfivenm_lcell_comb \mem2|filt0|regq[6]~36 (
// Equation(s):
// \mem2|filt0|regq[6]~36_combout  = ((\mem2|filt0|Add1~12_combout  $ (\mem2|filt0|Add2~12_combout  $ (!\mem2|filt0|regq[5]~35 )))) # (GND)
// \mem2|filt0|regq[6]~37  = CARRY((\mem2|filt0|Add1~12_combout  & ((\mem2|filt0|Add2~12_combout ) # (!\mem2|filt0|regq[5]~35 ))) # (!\mem2|filt0|Add1~12_combout  & (\mem2|filt0|Add2~12_combout  & !\mem2|filt0|regq[5]~35 )))

	.dataa(\mem2|filt0|Add1~12_combout ),
	.datab(\mem2|filt0|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[5]~35 ),
	.combout(\mem2|filt0|regq[6]~36_combout ),
	.cout(\mem2|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \mem2|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N22
fiftyfivenm_lcell_comb \mem2|filt0|regq[7]~38 (
// Equation(s):
// \mem2|filt0|regq[7]~38_combout  = (\mem2|filt0|Add1~14_combout  & ((\mem2|filt0|Add2~14_combout  & (\mem2|filt0|regq[6]~37  & VCC)) # (!\mem2|filt0|Add2~14_combout  & (!\mem2|filt0|regq[6]~37 )))) # (!\mem2|filt0|Add1~14_combout  & 
// ((\mem2|filt0|Add2~14_combout  & (!\mem2|filt0|regq[6]~37 )) # (!\mem2|filt0|Add2~14_combout  & ((\mem2|filt0|regq[6]~37 ) # (GND)))))
// \mem2|filt0|regq[7]~39  = CARRY((\mem2|filt0|Add1~14_combout  & (!\mem2|filt0|Add2~14_combout  & !\mem2|filt0|regq[6]~37 )) # (!\mem2|filt0|Add1~14_combout  & ((!\mem2|filt0|regq[6]~37 ) # (!\mem2|filt0|Add2~14_combout ))))

	.dataa(\mem2|filt0|Add1~14_combout ),
	.datab(\mem2|filt0|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[6]~37 ),
	.combout(\mem2|filt0|regq[7]~38_combout ),
	.cout(\mem2|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \mem2|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N24
fiftyfivenm_lcell_comb \mem2|filt0|regq[8]~40 (
// Equation(s):
// \mem2|filt0|regq[8]~40_combout  = ((\mem2|filt0|Add2~16_combout  $ (\mem2|filt0|Add1~16_combout  $ (!\mem2|filt0|regq[7]~39 )))) # (GND)
// \mem2|filt0|regq[8]~41  = CARRY((\mem2|filt0|Add2~16_combout  & ((\mem2|filt0|Add1~16_combout ) # (!\mem2|filt0|regq[7]~39 ))) # (!\mem2|filt0|Add2~16_combout  & (\mem2|filt0|Add1~16_combout  & !\mem2|filt0|regq[7]~39 )))

	.dataa(\mem2|filt0|Add2~16_combout ),
	.datab(\mem2|filt0|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[7]~39 ),
	.combout(\mem2|filt0|regq[8]~40_combout ),
	.cout(\mem2|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \mem2|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N26
fiftyfivenm_lcell_comb \mem2|filt0|regq[9]~42 (
// Equation(s):
// \mem2|filt0|regq[9]~42_combout  = (\mem2|filt0|Add1~18_combout  & ((\mem2|filt0|Add2~18_combout  & (\mem2|filt0|regq[8]~41  & VCC)) # (!\mem2|filt0|Add2~18_combout  & (!\mem2|filt0|regq[8]~41 )))) # (!\mem2|filt0|Add1~18_combout  & 
// ((\mem2|filt0|Add2~18_combout  & (!\mem2|filt0|regq[8]~41 )) # (!\mem2|filt0|Add2~18_combout  & ((\mem2|filt0|regq[8]~41 ) # (GND)))))
// \mem2|filt0|regq[9]~43  = CARRY((\mem2|filt0|Add1~18_combout  & (!\mem2|filt0|Add2~18_combout  & !\mem2|filt0|regq[8]~41 )) # (!\mem2|filt0|Add1~18_combout  & ((!\mem2|filt0|regq[8]~41 ) # (!\mem2|filt0|Add2~18_combout ))))

	.dataa(\mem2|filt0|Add1~18_combout ),
	.datab(\mem2|filt0|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[8]~41 ),
	.combout(\mem2|filt0|regq[9]~42_combout ),
	.cout(\mem2|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \mem2|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N28
fiftyfivenm_lcell_comb \mem2|filt0|regq[10]~44 (
// Equation(s):
// \mem2|filt0|regq[10]~44_combout  = ((\mem2|filt0|Add1~20_combout  $ (\mem2|filt0|Add2~20_combout  $ (!\mem2|filt0|regq[9]~43 )))) # (GND)
// \mem2|filt0|regq[10]~45  = CARRY((\mem2|filt0|Add1~20_combout  & ((\mem2|filt0|Add2~20_combout ) # (!\mem2|filt0|regq[9]~43 ))) # (!\mem2|filt0|Add1~20_combout  & (\mem2|filt0|Add2~20_combout  & !\mem2|filt0|regq[9]~43 )))

	.dataa(\mem2|filt0|Add1~20_combout ),
	.datab(\mem2|filt0|Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[9]~43 ),
	.combout(\mem2|filt0|regq[10]~44_combout ),
	.cout(\mem2|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \mem2|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N30
fiftyfivenm_lcell_comb \mem2|filt0|regq[11]~46 (
// Equation(s):
// \mem2|filt0|regq[11]~46_combout  = (\mem2|filt0|Add1~22_combout  & ((\mem2|filt0|Add2~22_combout  & (\mem2|filt0|regq[10]~45  & VCC)) # (!\mem2|filt0|Add2~22_combout  & (!\mem2|filt0|regq[10]~45 )))) # (!\mem2|filt0|Add1~22_combout  & 
// ((\mem2|filt0|Add2~22_combout  & (!\mem2|filt0|regq[10]~45 )) # (!\mem2|filt0|Add2~22_combout  & ((\mem2|filt0|regq[10]~45 ) # (GND)))))
// \mem2|filt0|regq[11]~47  = CARRY((\mem2|filt0|Add1~22_combout  & (!\mem2|filt0|Add2~22_combout  & !\mem2|filt0|regq[10]~45 )) # (!\mem2|filt0|Add1~22_combout  & ((!\mem2|filt0|regq[10]~45 ) # (!\mem2|filt0|Add2~22_combout ))))

	.dataa(\mem2|filt0|Add1~22_combout ),
	.datab(\mem2|filt0|Add2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[10]~45 ),
	.combout(\mem2|filt0|regq[11]~46_combout ),
	.cout(\mem2|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \mem2|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N0
fiftyfivenm_lcell_comb \mem2|filt0|regq[12]~48 (
// Equation(s):
// \mem2|filt0|regq[12]~48_combout  = ((\mem2|filt0|Add2~24_combout  $ (\mem2|filt0|Add1~24_combout  $ (!\mem2|filt0|regq[11]~47 )))) # (GND)
// \mem2|filt0|regq[12]~49  = CARRY((\mem2|filt0|Add2~24_combout  & ((\mem2|filt0|Add1~24_combout ) # (!\mem2|filt0|regq[11]~47 ))) # (!\mem2|filt0|Add2~24_combout  & (\mem2|filt0|Add1~24_combout  & !\mem2|filt0|regq[11]~47 )))

	.dataa(\mem2|filt0|Add2~24_combout ),
	.datab(\mem2|filt0|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[11]~47 ),
	.combout(\mem2|filt0|regq[12]~48_combout ),
	.cout(\mem2|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \mem2|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N2
fiftyfivenm_lcell_comb \mem2|filt0|regq[13]~50 (
// Equation(s):
// \mem2|filt0|regq[13]~50_combout  = (\mem2|filt0|Add1~26_combout  & ((\mem2|filt0|Add2~26_combout  & (\mem2|filt0|regq[12]~49  & VCC)) # (!\mem2|filt0|Add2~26_combout  & (!\mem2|filt0|regq[12]~49 )))) # (!\mem2|filt0|Add1~26_combout  & 
// ((\mem2|filt0|Add2~26_combout  & (!\mem2|filt0|regq[12]~49 )) # (!\mem2|filt0|Add2~26_combout  & ((\mem2|filt0|regq[12]~49 ) # (GND)))))
// \mem2|filt0|regq[13]~51  = CARRY((\mem2|filt0|Add1~26_combout  & (!\mem2|filt0|Add2~26_combout  & !\mem2|filt0|regq[12]~49 )) # (!\mem2|filt0|Add1~26_combout  & ((!\mem2|filt0|regq[12]~49 ) # (!\mem2|filt0|Add2~26_combout ))))

	.dataa(\mem2|filt0|Add1~26_combout ),
	.datab(\mem2|filt0|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[12]~49 ),
	.combout(\mem2|filt0|regq[13]~50_combout ),
	.cout(\mem2|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \mem2|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N4
fiftyfivenm_lcell_comb \mem2|filt0|regq[14]~52 (
// Equation(s):
// \mem2|filt0|regq[14]~52_combout  = ((\mem2|filt0|Add1~28_combout  $ (\mem2|filt0|Add2~28_combout  $ (!\mem2|filt0|regq[13]~51 )))) # (GND)
// \mem2|filt0|regq[14]~53  = CARRY((\mem2|filt0|Add1~28_combout  & ((\mem2|filt0|Add2~28_combout ) # (!\mem2|filt0|regq[13]~51 ))) # (!\mem2|filt0|Add1~28_combout  & (\mem2|filt0|Add2~28_combout  & !\mem2|filt0|regq[13]~51 )))

	.dataa(\mem2|filt0|Add1~28_combout ),
	.datab(\mem2|filt0|Add2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[13]~51 ),
	.combout(\mem2|filt0|regq[14]~52_combout ),
	.cout(\mem2|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \mem2|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N6
fiftyfivenm_lcell_comb \mem2|filt0|regq[15]~54 (
// Equation(s):
// \mem2|filt0|regq[15]~54_combout  = (\mem2|filt0|Add1~30_combout  & ((\mem2|filt0|Add2~30_combout  & (\mem2|filt0|regq[14]~53  & VCC)) # (!\mem2|filt0|Add2~30_combout  & (!\mem2|filt0|regq[14]~53 )))) # (!\mem2|filt0|Add1~30_combout  & 
// ((\mem2|filt0|Add2~30_combout  & (!\mem2|filt0|regq[14]~53 )) # (!\mem2|filt0|Add2~30_combout  & ((\mem2|filt0|regq[14]~53 ) # (GND)))))
// \mem2|filt0|regq[15]~55  = CARRY((\mem2|filt0|Add1~30_combout  & (!\mem2|filt0|Add2~30_combout  & !\mem2|filt0|regq[14]~53 )) # (!\mem2|filt0|Add1~30_combout  & ((!\mem2|filt0|regq[14]~53 ) # (!\mem2|filt0|Add2~30_combout ))))

	.dataa(\mem2|filt0|Add1~30_combout ),
	.datab(\mem2|filt0|Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[14]~53 ),
	.combout(\mem2|filt0|regq[15]~54_combout ),
	.cout(\mem2|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \mem2|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N8
fiftyfivenm_lcell_comb \mem2|filt0|regq[16]~56 (
// Equation(s):
// \mem2|filt0|regq[16]~56_combout  = ((\mem2|filt0|Add2~32_combout  $ (\mem2|filt0|Add1~32_combout  $ (!\mem2|filt0|regq[15]~55 )))) # (GND)
// \mem2|filt0|regq[16]~57  = CARRY((\mem2|filt0|Add2~32_combout  & ((\mem2|filt0|Add1~32_combout ) # (!\mem2|filt0|regq[15]~55 ))) # (!\mem2|filt0|Add2~32_combout  & (\mem2|filt0|Add1~32_combout  & !\mem2|filt0|regq[15]~55 )))

	.dataa(\mem2|filt0|Add2~32_combout ),
	.datab(\mem2|filt0|Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[15]~55 ),
	.combout(\mem2|filt0|regq[16]~56_combout ),
	.cout(\mem2|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \mem2|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N12
fiftyfivenm_lcell_comb \mem2|filt0|Add2~34 (
// Equation(s):
// \mem2|filt0|Add2~34_combout  = (\mem2|filt0|del[3][19]~q  & ((\mem2|filt0|del[2][19]~q  & (\mem2|filt0|Add2~33  & VCC)) # (!\mem2|filt0|del[2][19]~q  & (!\mem2|filt0|Add2~33 )))) # (!\mem2|filt0|del[3][19]~q  & ((\mem2|filt0|del[2][19]~q  & 
// (!\mem2|filt0|Add2~33 )) # (!\mem2|filt0|del[2][19]~q  & ((\mem2|filt0|Add2~33 ) # (GND)))))
// \mem2|filt0|Add2~35  = CARRY((\mem2|filt0|del[3][19]~q  & (!\mem2|filt0|del[2][19]~q  & !\mem2|filt0|Add2~33 )) # (!\mem2|filt0|del[3][19]~q  & ((!\mem2|filt0|Add2~33 ) # (!\mem2|filt0|del[2][19]~q ))))

	.dataa(\mem2|filt0|del[3][19]~q ),
	.datab(\mem2|filt0|del[2][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~33 ),
	.combout(\mem2|filt0|Add2~34_combout ),
	.cout(\mem2|filt0|Add2~35 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~34 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N10
fiftyfivenm_lcell_comb \mem2|filt0|Add1~34 (
// Equation(s):
// \mem2|filt0|Add1~34_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & ((\mem2|filt0|del[1][19]~q  & (\mem2|filt0|Add1~33  & VCC)) # (!\mem2|filt0|del[1][19]~q  & (!\mem2|filt0|Add1~33 )))) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & ((\mem2|filt0|del[1][19]~q  & (!\mem2|filt0|Add1~33 )) # (!\mem2|filt0|del[1][19]~q  & ((\mem2|filt0|Add1~33 ) # (GND)))))
// \mem2|filt0|Add1~35  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & (!\mem2|filt0|del[1][19]~q  & !\mem2|filt0|Add1~33 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & ((!\mem2|filt0|Add1~33 ) # 
// (!\mem2|filt0|del[1][19]~q ))))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]),
	.datab(\mem2|filt0|del[1][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~33 ),
	.combout(\mem2|filt0|Add1~34_combout ),
	.cout(\mem2|filt0|Add1~35 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~34 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N10
fiftyfivenm_lcell_comb \mem2|filt0|regq[17]~58 (
// Equation(s):
// \mem2|filt0|regq[17]~58_combout  = (\mem2|filt0|Add2~34_combout  & ((\mem2|filt0|Add1~34_combout  & (\mem2|filt0|regq[16]~57  & VCC)) # (!\mem2|filt0|Add1~34_combout  & (!\mem2|filt0|regq[16]~57 )))) # (!\mem2|filt0|Add2~34_combout  & 
// ((\mem2|filt0|Add1~34_combout  & (!\mem2|filt0|regq[16]~57 )) # (!\mem2|filt0|Add1~34_combout  & ((\mem2|filt0|regq[16]~57 ) # (GND)))))
// \mem2|filt0|regq[17]~59  = CARRY((\mem2|filt0|Add2~34_combout  & (!\mem2|filt0|Add1~34_combout  & !\mem2|filt0|regq[16]~57 )) # (!\mem2|filt0|Add2~34_combout  & ((!\mem2|filt0|regq[16]~57 ) # (!\mem2|filt0|Add1~34_combout ))))

	.dataa(\mem2|filt0|Add2~34_combout ),
	.datab(\mem2|filt0|Add1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[16]~57 ),
	.combout(\mem2|filt0|regq[17]~58_combout ),
	.cout(\mem2|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \mem2|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y6_N0
fiftyfivenm_mac_mult \mem2|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem2|filt0|regq[17]~58_combout ,\mem2|filt0|regq[16]~56_combout ,\mem2|filt0|regq[15]~54_combout ,\mem2|filt0|regq[14]~52_combout ,\mem2|filt0|regq[13]~50_combout ,\mem2|filt0|regq[12]~48_combout ,\mem2|filt0|regq[11]~46_combout ,\mem2|filt0|regq[10]~44_combout ,
\mem2|filt0|regq[9]~42_combout ,\mem2|filt0|regq[8]~40_combout ,\mem2|filt0|regq[7]~38_combout ,\mem2|filt0|regq[6]~36_combout ,\mem2|filt0|regq[5]~34_combout ,\mem2|filt0|regq[4]~32_combout ,\mem2|filt0|regq[3]~30_combout ,\mem2|filt0|regq[2]~28_combout ,
\mem2|filt0|regq[1]~26_combout ,\mem2|filt0|regq[0]~24_combout }),
	.datab({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem2|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \mem2|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem2|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem2|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem2|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem2|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y6_N2
fiftyfivenm_mac_out \mem2|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem2|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\mem2|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\mem2|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\mem2|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\mem2|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\mem2|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\mem2|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\mem2|Mult1|auto_generated|mac_mult1~dataout ,\mem2|Mult1|auto_generated|mac_mult1~4 ,\mem2|Mult1|auto_generated|mac_mult1~3 ,\mem2|Mult1|auto_generated|mac_mult1~2 ,\mem2|Mult1|auto_generated|mac_mult1~1 ,\mem2|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem2|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem2|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N14
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~0_combout  = (\mem2|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem2|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem2|Mult1|auto_generated|mac_out4~dataout  & 
// VCC))
// \mem2|Mult1|auto_generated|op_1~1  = CARRY((\mem2|Mult1|auto_generated|mac_out2~DATAOUT18  & \mem2|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\mem2|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\mem2|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem2|Mult1|auto_generated|op_1~0_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem2|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N16
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~2_combout  = (\mem2|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT1  & (\mem2|Mult1|auto_generated|op_1~1  & VCC)) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// (!\mem2|Mult1|auto_generated|op_1~1 )))) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\mem2|Mult1|auto_generated|op_1~1 )) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((\mem2|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \mem2|Mult1|auto_generated|op_1~3  = CARRY((\mem2|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT1  & !\mem2|Mult1|auto_generated|op_1~1 )) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((!\mem2|Mult1|auto_generated|op_1~1 ) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\mem2|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\mem2|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~1 ),
	.combout(\mem2|Mult1|auto_generated|op_1~2_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem2|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N18
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~4_combout  = ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\mem2|Mult1|auto_generated|mac_out4~DATAOUT2  $ (!\mem2|Mult1|auto_generated|op_1~3 )))) # (GND)
// \mem2|Mult1|auto_generated|op_1~5  = CARRY((\mem2|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT2 ) # (!\mem2|Mult1|auto_generated|op_1~3 ))) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\mem2|Mult1|auto_generated|mac_out4~DATAOUT2  & !\mem2|Mult1|auto_generated|op_1~3 )))

	.dataa(\mem2|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\mem2|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~3 ),
	.combout(\mem2|Mult1|auto_generated|op_1~4_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem2|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N20
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~6_combout  = (\mem2|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT3  & (\mem2|Mult1|auto_generated|op_1~5  & VCC)) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// (!\mem2|Mult1|auto_generated|op_1~5 )))) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\mem2|Mult1|auto_generated|op_1~5 )) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((\mem2|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \mem2|Mult1|auto_generated|op_1~7  = CARRY((\mem2|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT3  & !\mem2|Mult1|auto_generated|op_1~5 )) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\mem2|Mult1|auto_generated|op_1~5 ) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\mem2|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\mem2|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~5 ),
	.combout(\mem2|Mult1|auto_generated|op_1~6_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem2|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N22
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~8_combout  = ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT22  $ (\mem2|Mult1|auto_generated|mac_out4~DATAOUT4  $ (!\mem2|Mult1|auto_generated|op_1~7 )))) # (GND)
// \mem2|Mult1|auto_generated|op_1~9  = CARRY((\mem2|Mult1|auto_generated|mac_out2~DATAOUT22  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT4 ) # (!\mem2|Mult1|auto_generated|op_1~7 ))) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT22  & 
// (\mem2|Mult1|auto_generated|mac_out4~DATAOUT4  & !\mem2|Mult1|auto_generated|op_1~7 )))

	.dataa(\mem2|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\mem2|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~7 ),
	.combout(\mem2|Mult1|auto_generated|op_1~8_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem2|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N24
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~10_combout  = (\mem2|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT5  & (\mem2|Mult1|auto_generated|op_1~9  & VCC)) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// (!\mem2|Mult1|auto_generated|op_1~9 )))) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\mem2|Mult1|auto_generated|op_1~9 )) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((\mem2|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \mem2|Mult1|auto_generated|op_1~11  = CARRY((\mem2|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT5  & !\mem2|Mult1|auto_generated|op_1~9 )) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\mem2|Mult1|auto_generated|op_1~9 ) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\mem2|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\mem2|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~9 ),
	.combout(\mem2|Mult1|auto_generated|op_1~10_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem2|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N26
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~12_combout  = ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT24  $ (\mem2|Mult1|auto_generated|mac_out4~DATAOUT6  $ (!\mem2|Mult1|auto_generated|op_1~11 )))) # (GND)
// \mem2|Mult1|auto_generated|op_1~13  = CARRY((\mem2|Mult1|auto_generated|mac_out2~DATAOUT24  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT6 ) # (!\mem2|Mult1|auto_generated|op_1~11 ))) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT24  & 
// (\mem2|Mult1|auto_generated|mac_out4~DATAOUT6  & !\mem2|Mult1|auto_generated|op_1~11 )))

	.dataa(\mem2|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\mem2|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~11 ),
	.combout(\mem2|Mult1|auto_generated|op_1~12_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem2|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N28
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~14_combout  = (\mem2|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT25  & (\mem2|Mult1|auto_generated|op_1~13  & VCC)) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// (!\mem2|Mult1|auto_generated|op_1~13 )))) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\mem2|Mult1|auto_generated|op_1~13 )) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((\mem2|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \mem2|Mult1|auto_generated|op_1~15  = CARRY((\mem2|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT25  & !\mem2|Mult1|auto_generated|op_1~13 )) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((!\mem2|Mult1|auto_generated|op_1~13 ) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\mem2|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\mem2|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~13 ),
	.combout(\mem2|Mult1|auto_generated|op_1~14_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem2|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N30
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~16_combout  = ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT8  $ (\mem2|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\mem2|Mult1|auto_generated|op_1~15 )))) # (GND)
// \mem2|Mult1|auto_generated|op_1~17  = CARRY((\mem2|Mult1|auto_generated|mac_out4~DATAOUT8  & ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\mem2|Mult1|auto_generated|op_1~15 ))) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT8  & 
// (\mem2|Mult1|auto_generated|mac_out2~DATAOUT26  & !\mem2|Mult1|auto_generated|op_1~15 )))

	.dataa(\mem2|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\mem2|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~15 ),
	.combout(\mem2|Mult1|auto_generated|op_1~16_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem2|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N0
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~18_combout  = (\mem2|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT9  & (\mem2|Mult1|auto_generated|op_1~17  & VCC)) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// (!\mem2|Mult1|auto_generated|op_1~17 )))) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\mem2|Mult1|auto_generated|op_1~17 )) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((\mem2|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \mem2|Mult1|auto_generated|op_1~19  = CARRY((\mem2|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT9  & !\mem2|Mult1|auto_generated|op_1~17 )) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((!\mem2|Mult1|auto_generated|op_1~17 ) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\mem2|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\mem2|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~17 ),
	.combout(\mem2|Mult1|auto_generated|op_1~18_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem2|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N2
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~20_combout  = ((\mem2|Mult1|auto_generated|mac_out4~DATAOUT10  $ (\mem2|Mult1|auto_generated|mac_out2~DATAOUT28  $ (!\mem2|Mult1|auto_generated|op_1~19 )))) # (GND)
// \mem2|Mult1|auto_generated|op_1~21  = CARRY((\mem2|Mult1|auto_generated|mac_out4~DATAOUT10  & ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT28 ) # (!\mem2|Mult1|auto_generated|op_1~19 ))) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT10  & 
// (\mem2|Mult1|auto_generated|mac_out2~DATAOUT28  & !\mem2|Mult1|auto_generated|op_1~19 )))

	.dataa(\mem2|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\mem2|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~19 ),
	.combout(\mem2|Mult1|auto_generated|op_1~20_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem2|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N4
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~22_combout  = (\mem2|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT29  & (\mem2|Mult1|auto_generated|op_1~21  & VCC)) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// (!\mem2|Mult1|auto_generated|op_1~21 )))) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\mem2|Mult1|auto_generated|op_1~21 )) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((\mem2|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \mem2|Mult1|auto_generated|op_1~23  = CARRY((\mem2|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT29  & !\mem2|Mult1|auto_generated|op_1~21 )) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT11  & 
// ((!\mem2|Mult1|auto_generated|op_1~21 ) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\mem2|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\mem2|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~21 ),
	.combout(\mem2|Mult1|auto_generated|op_1~22_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem2|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N4
fiftyfivenm_lcell_comb \mem2|d~6 (
// Equation(s):
// \mem2|d~6_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~22_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~22_combout ))

	.dataa(\mem2|KP_state.010~q ),
	.datab(\mem2|Mult0|auto_generated|op_1~22_combout ),
	.datac(\mem2|Mult1|auto_generated|op_1~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~6 .lut_mask = 16'hE4E4;
defparam \mem2|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y5_N5
dffeas \mem2|d[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[17] .is_wysiwyg = "true";
defparam \mem2|d[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y5_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [17],\mem2|d [16]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N22
fiftyfivenm_lcell_comb \mem2|d~7 (
// Equation(s):
// \mem2|d~7_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~20_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~20_combout ))

	.dataa(\mem2|Mult0|auto_generated|op_1~20_combout ),
	.datab(gnd),
	.datac(\mem2|KP_state.010~q ),
	.datad(\mem2|Mult1|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\mem2|d~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~7 .lut_mask = 16'hFA0A;
defparam \mem2|d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y5_N23
dffeas \mem2|d[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[16] .is_wysiwyg = "true";
defparam \mem2|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N26
fiftyfivenm_lcell_comb \mem2|filt0|del~73 (
// Equation(s):
// \mem2|filt0|del~73_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~73_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~73 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y5_N27
dffeas \mem2|filt0|del[0][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][16] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N30
fiftyfivenm_lcell_comb \mem2|filt0|del~7 (
// Equation(s):
// \mem2|filt0|del~7_combout  = (\mem2|filt0|del[0][16]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~7 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y5_N31
dffeas \mem2|filt0|del[1][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][16] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N12
fiftyfivenm_lcell_comb \mem2|d~8 (
// Equation(s):
// \mem2|d~8_combout  = (\mem2|KP_state.010~q  & (\mem2|Mult1|auto_generated|op_1~18_combout )) # (!\mem2|KP_state.010~q  & ((\mem2|Mult0|auto_generated|op_1~18_combout )))

	.dataa(\mem2|KP_state.010~q ),
	.datab(\mem2|Mult1|auto_generated|op_1~18_combout ),
	.datac(\mem2|Mult0|auto_generated|op_1~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|d~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~8 .lut_mask = 16'hD8D8;
defparam \mem2|d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N13
dffeas \mem2|d[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[15] .is_wysiwyg = "true";
defparam \mem2|d[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y7_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [15],\mem2|d [14]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N8
fiftyfivenm_lcell_comb \mem2|d~9 (
// Equation(s):
// \mem2|d~9_combout  = (\mem2|KP_state.010~q  & (\mem2|Mult1|auto_generated|op_1~16_combout )) # (!\mem2|KP_state.010~q  & ((\mem2|Mult0|auto_generated|op_1~16_combout )))

	.dataa(gnd),
	.datab(\mem2|Mult1|auto_generated|op_1~16_combout ),
	.datac(\mem2|Mult0|auto_generated|op_1~16_combout ),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~9 .lut_mask = 16'hCCF0;
defparam \mem2|d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N9
dffeas \mem2|d[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[14] .is_wysiwyg = "true";
defparam \mem2|d[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N26
fiftyfivenm_lcell_comb \mem2|filt0|del~75 (
// Equation(s):
// \mem2|filt0|del~75_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & \RESET_DELAY_n~q )

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|filt0|del~75_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~75 .lut_mask = 16'hA0A0;
defparam \mem2|filt0|del~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N27
dffeas \mem2|filt0|del[0][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][14] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N16
fiftyfivenm_lcell_comb \mem2|filt0|del~9 (
// Equation(s):
// \mem2|filt0|del~9_combout  = (\mem2|filt0|del[0][14]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~9 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N17
dffeas \mem2|filt0|del[1][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][14] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y5_N2
fiftyfivenm_lcell_comb \mem2|filt0|del~40 (
// Equation(s):
// \mem2|filt0|del~40_combout  = (\mem2|filt0|del[1][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~40 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y5_N3
dffeas \mem2|filt0|del[2][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][14] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N6
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~24_combout  = ((\mem2|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\mem2|Mult1|auto_generated|op_2~0_combout  $ (\mem2|Mult1|auto_generated|op_1~23 )))) # (GND)
// \mem2|Mult1|auto_generated|op_1~25  = CARRY((\mem2|Mult1|auto_generated|mac_out2~DATAOUT30  & (\mem2|Mult1|auto_generated|op_2~0_combout  & !\mem2|Mult1|auto_generated|op_1~23 )) # (!\mem2|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// ((\mem2|Mult1|auto_generated|op_2~0_combout ) # (!\mem2|Mult1|auto_generated|op_1~23 ))))

	.dataa(\mem2|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\mem2|Mult1|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~23 ),
	.combout(\mem2|Mult1|auto_generated|op_1~24_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \mem2|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N8
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~26_combout  = (\mem2|Mult1|auto_generated|op_2~2_combout  & (\mem2|Mult1|auto_generated|op_1~25  & VCC)) # (!\mem2|Mult1|auto_generated|op_2~2_combout  & (!\mem2|Mult1|auto_generated|op_1~25 ))
// \mem2|Mult1|auto_generated|op_1~27  = CARRY((!\mem2|Mult1|auto_generated|op_2~2_combout  & !\mem2|Mult1|auto_generated|op_1~25 ))

	.dataa(\mem2|Mult1|auto_generated|op_2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~25 ),
	.combout(\mem2|Mult1|auto_generated|op_1~26_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~26 .lut_mask = 16'hA505;
defparam \mem2|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N16
fiftyfivenm_lcell_comb \mem2|d~4 (
// Equation(s):
// \mem2|d~4_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~26_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~26_combout ))

	.dataa(\mem2|Mult0|auto_generated|op_1~26_combout ),
	.datab(gnd),
	.datac(\mem2|KP_state.010~q ),
	.datad(\mem2|Mult1|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\mem2|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~4 .lut_mask = 16'hFA0A;
defparam \mem2|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N17
dffeas \mem2|d[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[19] .is_wysiwyg = "true";
defparam \mem2|d[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y3_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [19],\mem2|d [18]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N28
fiftyfivenm_lcell_comb \mem2|filt0|del~71 (
// Equation(s):
// \mem2|filt0|del~71_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & \RESET_DELAY_n~q )

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~71_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~71 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y5_N29
dffeas \mem2|filt0|del[0][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][18] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N24
fiftyfivenm_lcell_comb \mem2|filt0|del~5 (
// Equation(s):
// \mem2|filt0|del~5_combout  = (\mem2|filt0|del[0][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[0][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~5 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y5_N25
dffeas \mem2|filt0|del[1][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][18] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N24
fiftyfivenm_lcell_comb \mem2|filt0|del~32 (
// Equation(s):
// \mem2|filt0|del~32_combout  = (\mem2|filt0|del[1][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~32 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N25
dffeas \mem2|filt0|del[2][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][18] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N30
fiftyfivenm_lcell_comb \mem2|filt0|del~33 (
// Equation(s):
// \mem2|filt0|del~33_combout  = (\mem2|filt0|del[2][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][18]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~33 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y5_N31
dffeas \mem2|filt0|del[3][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][18] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N14
fiftyfivenm_lcell_comb \mem2|filt0|Add2~36 (
// Equation(s):
// \mem2|filt0|Add2~36_combout  = ((\mem2|filt0|del[3][20]~q  $ (\mem2|filt0|del[2][20]~q  $ (!\mem2|filt0|Add2~35 )))) # (GND)
// \mem2|filt0|Add2~37  = CARRY((\mem2|filt0|del[3][20]~q  & ((\mem2|filt0|del[2][20]~q ) # (!\mem2|filt0|Add2~35 ))) # (!\mem2|filt0|del[3][20]~q  & (\mem2|filt0|del[2][20]~q  & !\mem2|filt0|Add2~35 )))

	.dataa(\mem2|filt0|del[3][20]~q ),
	.datab(\mem2|filt0|del[2][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~35 ),
	.combout(\mem2|filt0|Add2~36_combout ),
	.cout(\mem2|filt0|Add2~37 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~36 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N16
fiftyfivenm_lcell_comb \mem2|filt0|Add2~38 (
// Equation(s):
// \mem2|filt0|Add2~38_combout  = (\mem2|filt0|del[2][21]~q  & ((\mem2|filt0|del[3][21]~q  & (\mem2|filt0|Add2~37  & VCC)) # (!\mem2|filt0|del[3][21]~q  & (!\mem2|filt0|Add2~37 )))) # (!\mem2|filt0|del[2][21]~q  & ((\mem2|filt0|del[3][21]~q  & 
// (!\mem2|filt0|Add2~37 )) # (!\mem2|filt0|del[3][21]~q  & ((\mem2|filt0|Add2~37 ) # (GND)))))
// \mem2|filt0|Add2~39  = CARRY((\mem2|filt0|del[2][21]~q  & (!\mem2|filt0|del[3][21]~q  & !\mem2|filt0|Add2~37 )) # (!\mem2|filt0|del[2][21]~q  & ((!\mem2|filt0|Add2~37 ) # (!\mem2|filt0|del[3][21]~q ))))

	.dataa(\mem2|filt0|del[2][21]~q ),
	.datab(\mem2|filt0|del[3][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~37 ),
	.combout(\mem2|filt0|Add2~38_combout ),
	.cout(\mem2|filt0|Add2~39 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~38 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N18
fiftyfivenm_lcell_comb \mem2|filt0|Add2~40 (
// Equation(s):
// \mem2|filt0|Add2~40_combout  = ((\mem2|filt0|del[3][22]~q  $ (\mem2|filt0|del[2][22]~q  $ (!\mem2|filt0|Add2~39 )))) # (GND)
// \mem2|filt0|Add2~41  = CARRY((\mem2|filt0|del[3][22]~q  & ((\mem2|filt0|del[2][22]~q ) # (!\mem2|filt0|Add2~39 ))) # (!\mem2|filt0|del[3][22]~q  & (\mem2|filt0|del[2][22]~q  & !\mem2|filt0|Add2~39 )))

	.dataa(\mem2|filt0|del[3][22]~q ),
	.datab(\mem2|filt0|del[2][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~39 ),
	.combout(\mem2|filt0|Add2~40_combout ),
	.cout(\mem2|filt0|Add2~41 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~40 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N20
fiftyfivenm_lcell_comb \mem2|filt0|Add2~42 (
// Equation(s):
// \mem2|filt0|Add2~42_combout  = (\mem2|filt0|del[2][23]~q  & ((\mem2|filt0|del[3][23]~q  & (\mem2|filt0|Add2~41  & VCC)) # (!\mem2|filt0|del[3][23]~q  & (!\mem2|filt0|Add2~41 )))) # (!\mem2|filt0|del[2][23]~q  & ((\mem2|filt0|del[3][23]~q  & 
// (!\mem2|filt0|Add2~41 )) # (!\mem2|filt0|del[3][23]~q  & ((\mem2|filt0|Add2~41 ) # (GND)))))
// \mem2|filt0|Add2~43  = CARRY((\mem2|filt0|del[2][23]~q  & (!\mem2|filt0|del[3][23]~q  & !\mem2|filt0|Add2~41 )) # (!\mem2|filt0|del[2][23]~q  & ((!\mem2|filt0|Add2~41 ) # (!\mem2|filt0|del[3][23]~q ))))

	.dataa(\mem2|filt0|del[2][23]~q ),
	.datab(\mem2|filt0|del[3][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add2~41 ),
	.combout(\mem2|filt0|Add2~42_combout ),
	.cout(\mem2|filt0|Add2~43 ));
// synopsys translate_off
defparam \mem2|filt0|Add2~42 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N22
fiftyfivenm_lcell_comb \mem2|filt0|Add2~44 (
// Equation(s):
// \mem2|filt0|Add2~44_combout  = \mem2|filt0|del[2][23]~q  $ (\mem2|filt0|del[3][23]~q  $ (!\mem2|filt0|Add2~43 ))

	.dataa(\mem2|filt0|del[2][23]~q ),
	.datab(\mem2|filt0|del[3][23]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem2|filt0|Add2~43 ),
	.combout(\mem2|filt0|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|Add2~44 .lut_mask = 16'h6969;
defparam \mem2|filt0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N14
fiftyfivenm_lcell_comb \mem2|filt0|Add1~38 (
// Equation(s):
// \mem2|filt0|Add1~38_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((\mem2|filt0|del[1][21]~q  & (\mem2|filt0|Add1~37  & VCC)) # (!\mem2|filt0|del[1][21]~q  & (!\mem2|filt0|Add1~37 )))) # 
// (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((\mem2|filt0|del[1][21]~q  & (!\mem2|filt0|Add1~37 )) # (!\mem2|filt0|del[1][21]~q  & ((\mem2|filt0|Add1~37 ) # (GND)))))
// \mem2|filt0|Add1~39  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & (!\mem2|filt0|del[1][21]~q  & !\mem2|filt0|Add1~37 )) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((!\mem2|filt0|Add1~37 ) # 
// (!\mem2|filt0|del[1][21]~q ))))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [29]),
	.datab(\mem2|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~37 ),
	.combout(\mem2|filt0|Add1~38_combout ),
	.cout(\mem2|filt0|Add1~39 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~38 .lut_mask = 16'h9617;
defparam \mem2|filt0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N12
fiftyfivenm_lcell_comb \mem2|filt0|Add1~36 (
// Equation(s):
// \mem2|filt0|Add1~36_combout  = ((\mem2|filt0|del[1][20]~q  $ (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] $ (!\mem2|filt0|Add1~35 )))) # (GND)
// \mem2|filt0|Add1~37  = CARRY((\mem2|filt0|del[1][20]~q  & ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]) # (!\mem2|filt0|Add1~35 ))) # (!\mem2|filt0|del[1][20]~q  & (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & 
// !\mem2|filt0|Add1~35 )))

	.dataa(\mem2|filt0|del[1][20]~q ),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~35 ),
	.combout(\mem2|filt0|Add1~36_combout ),
	.cout(\mem2|filt0|Add1~37 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~36 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N12
fiftyfivenm_lcell_comb \mem2|filt0|regq[18]~60 (
// Equation(s):
// \mem2|filt0|regq[18]~60_combout  = ((\mem2|filt0|Add2~36_combout  $ (\mem2|filt0|Add1~36_combout  $ (!\mem2|filt0|regq[17]~59 )))) # (GND)
// \mem2|filt0|regq[18]~61  = CARRY((\mem2|filt0|Add2~36_combout  & ((\mem2|filt0|Add1~36_combout ) # (!\mem2|filt0|regq[17]~59 ))) # (!\mem2|filt0|Add2~36_combout  & (\mem2|filt0|Add1~36_combout  & !\mem2|filt0|regq[17]~59 )))

	.dataa(\mem2|filt0|Add2~36_combout ),
	.datab(\mem2|filt0|Add1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[17]~59 ),
	.combout(\mem2|filt0|regq[18]~60_combout ),
	.cout(\mem2|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \mem2|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N14
fiftyfivenm_lcell_comb \mem2|filt0|regq[19]~62 (
// Equation(s):
// \mem2|filt0|regq[19]~62_combout  = (\mem2|filt0|Add2~38_combout  & ((\mem2|filt0|Add1~38_combout  & (\mem2|filt0|regq[18]~61  & VCC)) # (!\mem2|filt0|Add1~38_combout  & (!\mem2|filt0|regq[18]~61 )))) # (!\mem2|filt0|Add2~38_combout  & 
// ((\mem2|filt0|Add1~38_combout  & (!\mem2|filt0|regq[18]~61 )) # (!\mem2|filt0|Add1~38_combout  & ((\mem2|filt0|regq[18]~61 ) # (GND)))))
// \mem2|filt0|regq[19]~63  = CARRY((\mem2|filt0|Add2~38_combout  & (!\mem2|filt0|Add1~38_combout  & !\mem2|filt0|regq[18]~61 )) # (!\mem2|filt0|Add2~38_combout  & ((!\mem2|filt0|regq[18]~61 ) # (!\mem2|filt0|Add1~38_combout ))))

	.dataa(\mem2|filt0|Add2~38_combout ),
	.datab(\mem2|filt0|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[18]~61 ),
	.combout(\mem2|filt0|regq[19]~62_combout ),
	.cout(\mem2|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \mem2|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N16
fiftyfivenm_lcell_comb \mem2|filt0|regq[20]~64 (
// Equation(s):
// \mem2|filt0|regq[20]~64_combout  = ((\mem2|filt0|Add1~40_combout  $ (\mem2|filt0|Add2~40_combout  $ (!\mem2|filt0|regq[19]~63 )))) # (GND)
// \mem2|filt0|regq[20]~65  = CARRY((\mem2|filt0|Add1~40_combout  & ((\mem2|filt0|Add2~40_combout ) # (!\mem2|filt0|regq[19]~63 ))) # (!\mem2|filt0|Add1~40_combout  & (\mem2|filt0|Add2~40_combout  & !\mem2|filt0|regq[19]~63 )))

	.dataa(\mem2|filt0|Add1~40_combout ),
	.datab(\mem2|filt0|Add2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[19]~63 ),
	.combout(\mem2|filt0|regq[20]~64_combout ),
	.cout(\mem2|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \mem2|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N18
fiftyfivenm_lcell_comb \mem2|filt0|regq[21]~66 (
// Equation(s):
// \mem2|filt0|regq[21]~66_combout  = (\mem2|filt0|Add1~42_combout  & ((\mem2|filt0|Add2~42_combout  & (\mem2|filt0|regq[20]~65  & VCC)) # (!\mem2|filt0|Add2~42_combout  & (!\mem2|filt0|regq[20]~65 )))) # (!\mem2|filt0|Add1~42_combout  & 
// ((\mem2|filt0|Add2~42_combout  & (!\mem2|filt0|regq[20]~65 )) # (!\mem2|filt0|Add2~42_combout  & ((\mem2|filt0|regq[20]~65 ) # (GND)))))
// \mem2|filt0|regq[21]~67  = CARRY((\mem2|filt0|Add1~42_combout  & (!\mem2|filt0|Add2~42_combout  & !\mem2|filt0|regq[20]~65 )) # (!\mem2|filt0|Add1~42_combout  & ((!\mem2|filt0|regq[20]~65 ) # (!\mem2|filt0|Add2~42_combout ))))

	.dataa(\mem2|filt0|Add1~42_combout ),
	.datab(\mem2|filt0|Add2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[20]~65 ),
	.combout(\mem2|filt0|regq[21]~66_combout ),
	.cout(\mem2|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \mem2|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \mem2|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N20
fiftyfivenm_lcell_comb \mem2|filt0|regq[22]~68 (
// Equation(s):
// \mem2|filt0|regq[22]~68_combout  = ((\mem2|filt0|Add1~44_combout  $ (\mem2|filt0|Add2~44_combout  $ (!\mem2|filt0|regq[21]~67 )))) # (GND)
// \mem2|filt0|regq[22]~69  = CARRY((\mem2|filt0|Add1~44_combout  & ((\mem2|filt0|Add2~44_combout ) # (!\mem2|filt0|regq[21]~67 ))) # (!\mem2|filt0|Add1~44_combout  & (\mem2|filt0|Add2~44_combout  & !\mem2|filt0|regq[21]~67 )))

	.dataa(\mem2|filt0|Add1~44_combout ),
	.datab(\mem2|filt0|Add2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|regq[21]~67 ),
	.combout(\mem2|filt0|regq[22]~68_combout ),
	.cout(\mem2|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \mem2|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \mem2|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N8
fiftyfivenm_lcell_comb \mem2|d~10 (
// Equation(s):
// \mem2|d~10_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~14_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~14_combout ))

	.dataa(\mem2|Mult0|auto_generated|op_1~14_combout ),
	.datab(\mem2|Mult1|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~10 .lut_mask = 16'hCCAA;
defparam \mem2|d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N9
dffeas \mem2|d[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[13] .is_wysiwyg = "true";
defparam \mem2|d[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y6_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [13],\mem2|d [12]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N2
fiftyfivenm_lcell_comb \mem2|d~11 (
// Equation(s):
// \mem2|d~11_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~12_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~12_combout ))

	.dataa(gnd),
	.datab(\mem2|Mult0|auto_generated|op_1~12_combout ),
	.datac(\mem2|Mult1|auto_generated|op_1~12_combout ),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~11 .lut_mask = 16'hF0CC;
defparam \mem2|d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N3
dffeas \mem2|d[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[12] .is_wysiwyg = "true";
defparam \mem2|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N2
fiftyfivenm_lcell_comb \mem2|d~12 (
// Equation(s):
// \mem2|d~12_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~10_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\mem2|Mult0|auto_generated|op_1~10_combout ),
	.datac(\mem2|Mult1|auto_generated|op_1~10_combout ),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~12 .lut_mask = 16'hF0CC;
defparam \mem2|d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N3
dffeas \mem2|d[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[11] .is_wysiwyg = "true";
defparam \mem2|d[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [11],\mem2|d [10]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N12
fiftyfivenm_lcell_comb \mem2|d~13 (
// Equation(s):
// \mem2|d~13_combout  = (\mem2|KP_state.010~q  & (\mem2|Mult1|auto_generated|op_1~8_combout )) # (!\mem2|KP_state.010~q  & ((\mem2|Mult0|auto_generated|op_1~8_combout )))

	.dataa(\mem2|Mult1|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(\mem2|Mult0|auto_generated|op_1~8_combout ),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~13 .lut_mask = 16'hAAF0;
defparam \mem2|d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N13
dffeas \mem2|d[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[10] .is_wysiwyg = "true";
defparam \mem2|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N12
fiftyfivenm_lcell_comb \mem2|filt0|del~79 (
// Equation(s):
// \mem2|filt0|del~79_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~79_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~79 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N13
dffeas \mem2|filt0|del[0][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][10] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N6
fiftyfivenm_lcell_comb \mem2|filt0|del~13 (
// Equation(s):
// \mem2|filt0|del~13_combout  = (\mem2|filt0|del[0][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~13 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N7
dffeas \mem2|filt0|del[1][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][10] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N6
fiftyfivenm_lcell_comb \mem2|filt0|del~48 (
// Equation(s):
// \mem2|filt0|del~48_combout  = (\mem2|filt0|del[1][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][10]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|filt0|del~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~48 .lut_mask = 16'hC0C0;
defparam \mem2|filt0|del~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y6_N7
dffeas \mem2|filt0|del[2][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][10] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N12
fiftyfivenm_lcell_comb \mem2|d~14 (
// Equation(s):
// \mem2|d~14_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~6_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~6_combout ))

	.dataa(\mem2|Mult0|auto_generated|op_1~6_combout ),
	.datab(\mem2|Mult1|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~14 .lut_mask = 16'hCCAA;
defparam \mem2|d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N13
dffeas \mem2|d[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[9] .is_wysiwyg = "true";
defparam \mem2|d[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [9],\mem2|d [8]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N6
fiftyfivenm_lcell_comb \mem2|d~15 (
// Equation(s):
// \mem2|d~15_combout  = (\mem2|KP_state.010~q  & (\mem2|Mult1|auto_generated|op_1~4_combout )) # (!\mem2|KP_state.010~q  & ((\mem2|Mult0|auto_generated|op_1~4_combout )))

	.dataa(gnd),
	.datab(\mem2|Mult1|auto_generated|op_1~4_combout ),
	.datac(\mem2|Mult0|auto_generated|op_1~4_combout ),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~15 .lut_mask = 16'hCCF0;
defparam \mem2|d~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N7
dffeas \mem2|d[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[8] .is_wysiwyg = "true";
defparam \mem2|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N24
fiftyfivenm_lcell_comb \mem2|filt0|del~81 (
// Equation(s):
// \mem2|filt0|del~81_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~81_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~81 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N25
dffeas \mem2|filt0|del[0][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][8] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N0
fiftyfivenm_lcell_comb \mem2|filt0|del~15 (
// Equation(s):
// \mem2|filt0|del~15_combout  = (\RESET_DELAY_n~q  & \mem2|filt0|del[0][8]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|filt0|del[0][8]~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~15 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N1
dffeas \mem2|filt0|del[1][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][8] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N10
fiftyfivenm_lcell_comb \mem2|d~16 (
// Equation(s):
// \mem2|d~16_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~2_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\mem2|Mult0|auto_generated|op_1~2_combout ),
	.datac(\mem2|Mult1|auto_generated|op_1~2_combout ),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~16 .lut_mask = 16'hF0CC;
defparam \mem2|d~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N11
dffeas \mem2|d[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[7] .is_wysiwyg = "true";
defparam \mem2|d[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y4_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [7],\mem2|d [6]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N12
fiftyfivenm_lcell_comb \mem2|filt0|del~82 (
// Equation(s):
// \mem2|filt0|del~82_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~82_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~82 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N13
dffeas \mem2|filt0|del[0][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][7] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N16
fiftyfivenm_lcell_comb \mem2|filt0|del~16 (
// Equation(s):
// \mem2|filt0|del~16_combout  = (\mem2|filt0|del[0][7]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~16 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N17
dffeas \mem2|filt0|del[1][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][7] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N0
fiftyfivenm_lcell_comb \mem2|d~17 (
// Equation(s):
// \mem2|d~17_combout  = (\mem2|KP_state.010~q  & (\mem2|Mult1|auto_generated|op_1~0_combout )) # (!\mem2|KP_state.010~q  & ((\mem2|Mult0|auto_generated|op_1~0_combout )))

	.dataa(\mem2|Mult1|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(\mem2|Mult0|auto_generated|op_1~0_combout ),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~17 .lut_mask = 16'hAAF0;
defparam \mem2|d~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N1
dffeas \mem2|d[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[6] .is_wysiwyg = "true";
defparam \mem2|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N6
fiftyfivenm_lcell_comb \mem2|filt0|del~83 (
// Equation(s):
// \mem2|filt0|del~83_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & \RESET_DELAY_n~q )

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~83_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~83 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N7
dffeas \mem2|filt0|del[0][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][6] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N14
fiftyfivenm_lcell_comb \mem2|filt0|del~17 (
// Equation(s):
// \mem2|filt0|del~17_combout  = (\mem2|filt0|del[0][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~17 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N15
dffeas \mem2|filt0|del[1][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][6] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N6
fiftyfivenm_lcell_comb \mem2|d~18 (
// Equation(s):
// \mem2|d~18_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|w212w [17]))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|w212w [17]))

	.dataa(gnd),
	.datab(\mem2|Mult0|auto_generated|w212w [17]),
	.datac(\mem2|Mult1|auto_generated|w212w [17]),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~18 .lut_mask = 16'hF0CC;
defparam \mem2|d~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N7
dffeas \mem2|d[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[5] .is_wysiwyg = "true";
defparam \mem2|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y2_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [5],\mem2|d [4]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N0
fiftyfivenm_lcell_comb \mem2|filt0|del~84 (
// Equation(s):
// \mem2|filt0|del~84_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~84_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~84 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N1
dffeas \mem2|filt0|del[0][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][5] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N4
fiftyfivenm_lcell_comb \mem2|filt0|del~18 (
// Equation(s):
// \mem2|filt0|del~18_combout  = (\mem2|filt0|del[0][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[0][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~18 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N5
dffeas \mem2|filt0|del[1][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][5] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N18
fiftyfivenm_lcell_comb \mem2|filt0|del~58 (
// Equation(s):
// \mem2|filt0|del~58_combout  = (\mem2|filt0|del[1][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~58 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N19
dffeas \mem2|filt0|del[2][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][5] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N8
fiftyfivenm_lcell_comb \mem2|filt0|del~59 (
// Equation(s):
// \mem2|filt0|del~59_combout  = (\mem2|filt0|del[2][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][5]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|filt0|del~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~59 .lut_mask = 16'hC0C0;
defparam \mem2|filt0|del~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y6_N9
dffeas \mem2|filt0|del[3][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][5] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N4
fiftyfivenm_lcell_comb \mem2|d~19 (
// Equation(s):
// \mem2|d~19_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|w212w [16]))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|w212w [16]))

	.dataa(\mem2|Mult0|auto_generated|w212w [16]),
	.datab(\mem2|Mult1|auto_generated|w212w [16]),
	.datac(gnd),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~19 .lut_mask = 16'hCCAA;
defparam \mem2|d~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y4_N5
dffeas \mem2|d[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[4] .is_wysiwyg = "true";
defparam \mem2|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N6
fiftyfivenm_lcell_comb \mem2|filt0|del~85 (
// Equation(s):
// \mem2|filt0|del~85_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~85_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~85 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N7
dffeas \mem2|filt0|del[0][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][4] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N2
fiftyfivenm_lcell_comb \mem2|filt0|del~19 (
// Equation(s):
// \mem2|filt0|del~19_combout  = (\mem2|filt0|del[0][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~19 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y6_N3
dffeas \mem2|filt0|del[1][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][4] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N4
fiftyfivenm_lcell_comb \mem2|filt0|del~60 (
// Equation(s):
// \mem2|filt0|del~60_combout  = (\mem2|filt0|del[1][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~60 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y6_N5
dffeas \mem2|filt0|del[2][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][4] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N0
fiftyfivenm_lcell_comb \mem2|d~20 (
// Equation(s):
// \mem2|d~20_combout  = (\mem2|KP_state.010~q  & (\mem2|Mult1|auto_generated|w212w [15])) # (!\mem2|KP_state.010~q  & ((\mem2|Mult0|auto_generated|w212w [15])))

	.dataa(gnd),
	.datab(\mem2|Mult1|auto_generated|w212w [15]),
	.datac(\mem2|Mult0|auto_generated|w212w [15]),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~20 .lut_mask = 16'hCCF0;
defparam \mem2|d~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N1
dffeas \mem2|d[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[3] .is_wysiwyg = "true";
defparam \mem2|d[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [3],\mem2|d [2]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N10
fiftyfivenm_lcell_comb \mem2|filt0|del~86 (
// Equation(s):
// \mem2|filt0|del~86_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~86_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~86 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N11
dffeas \mem2|filt0|del[0][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][3] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N6
fiftyfivenm_lcell_comb \mem2|filt0|del~20 (
// Equation(s):
// \mem2|filt0|del~20_combout  = (\RESET_DELAY_n~q  & \mem2|filt0|del[0][3]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|filt0|del[0][3]~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~20 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N7
dffeas \mem2|filt0|del[1][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][3] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N4
fiftyfivenm_lcell_comb \mem2|filt0|del~62 (
// Equation(s):
// \mem2|filt0|del~62_combout  = (\mem2|filt0|del[1][3]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~62 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N5
dffeas \mem2|filt0|del[2][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][3] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N14
fiftyfivenm_lcell_comb \mem2|filt0|del~63 (
// Equation(s):
// \mem2|filt0|del~63_combout  = (\mem2|filt0|del[2][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~63 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N15
dffeas \mem2|filt0|del[3][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][3] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N10
fiftyfivenm_lcell_comb \mem2|d~21 (
// Equation(s):
// \mem2|d~21_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|w212w [14]))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|w212w [14]))

	.dataa(\mem2|Mult0|auto_generated|w212w [14]),
	.datab(gnd),
	.datac(\mem2|Mult1|auto_generated|w212w [14]),
	.datad(\mem2|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem2|d~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~21 .lut_mask = 16'hF0AA;
defparam \mem2|d~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N11
dffeas \mem2|d[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[2] .is_wysiwyg = "true";
defparam \mem2|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N4
fiftyfivenm_lcell_comb \mem2|filt0|del~87 (
// Equation(s):
// \mem2|filt0|del~87_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~87_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~87 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y6_N5
dffeas \mem2|filt0|del[0][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][2] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N28
fiftyfivenm_lcell_comb \mem2|filt0|del~21 (
// Equation(s):
// \mem2|filt0|del~21_combout  = (\mem2|filt0|del[0][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[0][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~21 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N29
dffeas \mem2|filt0|del[1][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][2] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N16
fiftyfivenm_lcell_comb \mem2|filt0|del~64 (
// Equation(s):
// \mem2|filt0|del~64_combout  = (\mem2|filt0|del[1][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~64 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y6_N17
dffeas \mem2|filt0|del[2][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][2] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N14
fiftyfivenm_lcell_comb \mem2|d~5 (
// Equation(s):
// \mem2|d~5_combout  = (\mem2|KP_state.010~q  & (\mem2|Mult1|auto_generated|op_1~24_combout )) # (!\mem2|KP_state.010~q  & ((\mem2|Mult0|auto_generated|op_1~24_combout )))

	.dataa(\mem2|KP_state.010~q ),
	.datab(\mem2|Mult1|auto_generated|op_1~24_combout ),
	.datac(\mem2|Mult0|auto_generated|op_1~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~5 .lut_mask = 16'hD8D8;
defparam \mem2|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N15
dffeas \mem2|d[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[18] .is_wysiwyg = "true";
defparam \mem2|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N16
fiftyfivenm_lcell_comb \mem2|filt0|Add1~40 (
// Equation(s):
// \mem2|filt0|Add1~40_combout  = ((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] $ (\mem2|filt0|del[1][22]~q  $ (!\mem2|filt0|Add1~39 )))) # (GND)
// \mem2|filt0|Add1~41  = CARRY((\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & ((\mem2|filt0|del[1][22]~q ) # (!\mem2|filt0|Add1~39 ))) # (!\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & (\mem2|filt0|del[1][22]~q  & 
// !\mem2|filt0|Add1~39 )))

	.dataa(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]),
	.datab(\mem2|filt0|del[1][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|filt0|Add1~39 ),
	.combout(\mem2|filt0|Add1~40_combout ),
	.cout(\mem2|filt0|Add1~41 ));
// synopsys translate_off
defparam \mem2|filt0|Add1~40 .lut_mask = 16'h698E;
defparam \mem2|filt0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N24
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_2~4_combout  = (\mem2|Mult1|auto_generated|mac_out4~DATAOUT14  & (\mem2|Mult1|auto_generated|op_2~3  $ (GND))) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\mem2|Mult1|auto_generated|op_2~3  & VCC))
// \mem2|Mult1|auto_generated|op_2~5  = CARRY((\mem2|Mult1|auto_generated|mac_out4~DATAOUT14  & !\mem2|Mult1|auto_generated|op_2~3 ))

	.dataa(\mem2|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_2~3 ),
	.combout(\mem2|Mult1|auto_generated|op_2~4_combout ),
	.cout(\mem2|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_2~4 .lut_mask = 16'hA50A;
defparam \mem2|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N26
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_2~6_combout  = (\mem2|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\mem2|Mult1|auto_generated|op_2~5 )) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\mem2|Mult1|auto_generated|op_2~5 ) # (GND)))
// \mem2|Mult1|auto_generated|op_2~7  = CARRY((!\mem2|Mult1|auto_generated|op_2~5 ) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(gnd),
	.datab(\mem2|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_2~5 ),
	.combout(\mem2|Mult1|auto_generated|op_2~6_combout ),
	.cout(\mem2|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_2~6 .lut_mask = 16'h3C3F;
defparam \mem2|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N28
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_2~8_combout  = (\mem2|Mult1|auto_generated|mac_out4~DATAOUT16  & (\mem2|Mult1|auto_generated|op_2~7  $ (GND))) # (!\mem2|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\mem2|Mult1|auto_generated|op_2~7  & VCC))
// \mem2|Mult1|auto_generated|op_2~9  = CARRY((\mem2|Mult1|auto_generated|mac_out4~DATAOUT16  & !\mem2|Mult1|auto_generated|op_2~7 ))

	.dataa(\mem2|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_2~7 ),
	.combout(\mem2|Mult1|auto_generated|op_2~8_combout ),
	.cout(\mem2|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \mem2|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N30
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_2~10_combout  = \mem2|Mult1|auto_generated|op_2~9  $ (\mem2|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\mem2|Mult1|auto_generated|op_2~9 ),
	.combout(\mem2|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \mem2|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N10
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~28_combout  = (\mem2|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\mem2|Mult1|auto_generated|op_1~27 ))) # (!\mem2|Mult1|auto_generated|op_2~4_combout  & (\mem2|Mult1|auto_generated|op_1~27  $ (GND)))
// \mem2|Mult1|auto_generated|op_1~29  = CARRY((\mem2|Mult1|auto_generated|op_2~4_combout ) # (!\mem2|Mult1|auto_generated|op_1~27 ))

	.dataa(gnd),
	.datab(\mem2|Mult1|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~27 ),
	.combout(\mem2|Mult1|auto_generated|op_1~28_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~28 .lut_mask = 16'h3CCF;
defparam \mem2|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N12
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~30_combout  = (\mem2|Mult1|auto_generated|op_2~6_combout  & (\mem2|Mult1|auto_generated|op_1~29  & VCC)) # (!\mem2|Mult1|auto_generated|op_2~6_combout  & (!\mem2|Mult1|auto_generated|op_1~29 ))
// \mem2|Mult1|auto_generated|op_1~31  = CARRY((!\mem2|Mult1|auto_generated|op_2~6_combout  & !\mem2|Mult1|auto_generated|op_1~29 ))

	.dataa(\mem2|Mult1|auto_generated|op_2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~29 ),
	.combout(\mem2|Mult1|auto_generated|op_1~30_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~30 .lut_mask = 16'hA505;
defparam \mem2|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N14
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~32_combout  = (\mem2|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\mem2|Mult1|auto_generated|op_1~31 ))) # (!\mem2|Mult1|auto_generated|op_2~8_combout  & (\mem2|Mult1|auto_generated|op_1~31  $ (GND)))
// \mem2|Mult1|auto_generated|op_1~33  = CARRY((\mem2|Mult1|auto_generated|op_2~8_combout ) # (!\mem2|Mult1|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\mem2|Mult1|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem2|Mult1|auto_generated|op_1~31 ),
	.combout(\mem2|Mult1|auto_generated|op_1~32_combout ),
	.cout(\mem2|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \mem2|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N16
fiftyfivenm_lcell_comb \mem2|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \mem2|Mult1|auto_generated|op_1~34_combout  = \mem2|Mult1|auto_generated|op_2~10_combout  $ (!\mem2|Mult1|auto_generated|op_1~33 )

	.dataa(\mem2|Mult1|auto_generated|op_2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem2|Mult1|auto_generated|op_1~33 ),
	.combout(\mem2|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|Mult1|auto_generated|op_1~34 .lut_mask = 16'hA5A5;
defparam \mem2|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N30
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_2~10_combout  = \mem2|Mult0|auto_generated|op_2~9  $ (\mem2|Mult0|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\mem2|Mult0|auto_generated|op_2~9 ),
	.combout(\mem2|Mult0|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \mem2|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N16
fiftyfivenm_lcell_comb \mem2|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \mem2|Mult0|auto_generated|op_1~34_combout  = \mem2|Mult0|auto_generated|op_2~10_combout  $ (!\mem2|Mult0|auto_generated|op_1~33 )

	.dataa(\mem2|Mult0|auto_generated|op_2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem2|Mult0|auto_generated|op_1~33 ),
	.combout(\mem2|Mult0|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|Mult0|auto_generated|op_1~34 .lut_mask = 16'hA5A5;
defparam \mem2|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N20
fiftyfivenm_lcell_comb \mem2|d~0 (
// Equation(s):
// \mem2|d~0_combout  = (\mem2|KP_state.010~q  & (\mem2|Mult1|auto_generated|op_1~34_combout )) # (!\mem2|KP_state.010~q  & ((\mem2|Mult0|auto_generated|op_1~34_combout )))

	.dataa(\mem2|Mult1|auto_generated|op_1~34_combout ),
	.datab(gnd),
	.datac(\mem2|KP_state.010~q ),
	.datad(\mem2|Mult0|auto_generated|op_1~34_combout ),
	.cin(gnd),
	.combout(\mem2|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~0 .lut_mask = 16'hAFA0;
defparam \mem2|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N21
dffeas \mem2|d[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[23] .is_wysiwyg = "true";
defparam \mem2|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y3_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [23],\mem2|d [22]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N16
fiftyfivenm_lcell_comb \mem2|d~2 (
// Equation(s):
// \mem2|d~2_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~30_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~30_combout ))

	.dataa(gnd),
	.datab(\mem2|Mult0|auto_generated|op_1~30_combout ),
	.datac(\mem2|KP_state.010~q ),
	.datad(\mem2|Mult1|auto_generated|op_1~30_combout ),
	.cin(gnd),
	.combout(\mem2|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~2 .lut_mask = 16'hFC0C;
defparam \mem2|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y5_N17
dffeas \mem2|d[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[21] .is_wysiwyg = "true";
defparam \mem2|d[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem2|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem2|d [21],\mem2|d [20]}),
	.portaaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem2|wr_ptr [11],\mem2|wr_ptr [10],\mem2|wr_ptr [9],\mem2|wr_ptr [8],\mem2|wr_ptr [7],\mem2|wr_ptr [6],\mem2|wr_ptr [5],\mem2|wr_ptr [4],\mem2|wr_ptr [3],\mem2|wr_ptr [2],\mem2|wr_ptr [1],\mem2|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "KP_main:mem2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 8192;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \mem2|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N22
fiftyfivenm_lcell_comb \mem2|filt0|del~68 (
// Equation(s):
// \mem2|filt0|del~68_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [29]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~68_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~68 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N23
dffeas \mem2|filt0|del[0][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][21] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N6
fiftyfivenm_lcell_comb \mem2|filt0|del~2 (
// Equation(s):
// \mem2|filt0|del~2_combout  = (\mem2|filt0|del[0][21]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~2 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N7
dffeas \mem2|filt0|del[1][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][21] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N0
fiftyfivenm_lcell_comb \mem2|filt0|del~26 (
// Equation(s):
// \mem2|filt0|del~26_combout  = (\mem2|filt0|del[1][21]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[1][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~26 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N1
dffeas \mem2|filt0|del[2][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][21] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N2
fiftyfivenm_lcell_comb \mem2|d~3 (
// Equation(s):
// \mem2|d~3_combout  = (\mem2|KP_state.010~q  & (\mem2|Mult1|auto_generated|op_1~28_combout )) # (!\mem2|KP_state.010~q  & ((\mem2|Mult0|auto_generated|op_1~28_combout )))

	.dataa(\mem2|Mult1|auto_generated|op_1~28_combout ),
	.datab(\mem2|Mult0|auto_generated|op_1~28_combout ),
	.datac(\mem2|KP_state.010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~3 .lut_mask = 16'hACAC;
defparam \mem2|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y5_N3
dffeas \mem2|d[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[20] .is_wysiwyg = "true";
defparam \mem2|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N12
fiftyfivenm_lcell_comb \mem2|filt0|del~69 (
// Equation(s):
// \mem2|filt0|del~69_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~69_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~69 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N13
dffeas \mem2|filt0|del[0][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][20] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N24
fiftyfivenm_lcell_comb \mem2|filt0|del~3 (
// Equation(s):
// \mem2|filt0|del~3_combout  = (\mem2|filt0|del[0][20]~q  & \RESET_DELAY_n~q )

	.dataa(\mem2|filt0|del[0][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~3 .lut_mask = 16'hAA00;
defparam \mem2|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N25
dffeas \mem2|filt0|del[1][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][20] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N4
fiftyfivenm_lcell_comb \mem2|filt0|del~28 (
// Equation(s):
// \mem2|filt0|del~28_combout  = (\mem2|filt0|del[1][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~28 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N5
dffeas \mem2|filt0|del[2][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[2][20] .is_wysiwyg = "true";
defparam \mem2|filt0|del[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N14
fiftyfivenm_lcell_comb \mem2|filt0|del~29 (
// Equation(s):
// \mem2|filt0|del~29_combout  = (\mem2|filt0|del[2][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[2][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~29 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y5_N15
dffeas \mem2|filt0|del[3][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[3][20] .is_wysiwyg = "true";
defparam \mem2|filt0|del[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N30
fiftyfivenm_lcell_comb \mem2|d~1 (
// Equation(s):
// \mem2|d~1_combout  = (\mem2|KP_state.010~q  & ((\mem2|Mult1|auto_generated|op_1~32_combout ))) # (!\mem2|KP_state.010~q  & (\mem2|Mult0|auto_generated|op_1~32_combout ))

	.dataa(\mem2|Mult0|auto_generated|op_1~32_combout ),
	.datab(\mem2|Mult1|auto_generated|op_1~32_combout ),
	.datac(\mem2|KP_state.010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem2|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|d~1 .lut_mask = 16'hCACA;
defparam \mem2|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N31
dffeas \mem2|d[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|d[22] .is_wysiwyg = "true";
defparam \mem2|d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N28
fiftyfivenm_lcell_comb \mem2|filt0|del~66 (
// Equation(s):
// \mem2|filt0|del~66_combout  = (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~66_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~66 .lut_mask = 16'hF000;
defparam \mem2|filt0|del~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N29
dffeas \mem2|filt0|del[0][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[0][23] .is_wysiwyg = "true";
defparam \mem2|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N20
fiftyfivenm_lcell_comb \mem2|filt0|del~0 (
// Equation(s):
// \mem2|filt0|del~0_combout  = (\mem2|filt0|del[0][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem2|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem2|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|del~0 .lut_mask = 16'hCC00;
defparam \mem2|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N21
dffeas \mem2|filt0|del[1][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|del[1][23] .is_wysiwyg = "true";
defparam \mem2|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y5_N22
fiftyfivenm_lcell_comb \mem2|filt0|Add1~46 (
// Equation(s):
// \mem2|filt0|Add1~46_combout  = \mem2|filt0|del[1][23]~q  $ (\mem2|filt0|Add1~45  $ (\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]))

	.dataa(gnd),
	.datab(\mem2|filt0|del[1][23]~q ),
	.datac(gnd),
	.datad(\mem2|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.cin(\mem2|filt0|Add1~45 ),
	.combout(\mem2|filt0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|Add1~46 .lut_mask = 16'hC33C;
defparam \mem2|filt0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N22
fiftyfivenm_lcell_comb \mem2|filt0|regq[23]~70 (
// Equation(s):
// \mem2|filt0|regq[23]~70_combout  = \mem2|filt0|Add1~46_combout  $ (\mem2|filt0|regq[22]~69  $ (\mem2|filt0|Add2~44_combout ))

	.dataa(\mem2|filt0|Add1~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|filt0|Add2~44_combout ),
	.cin(\mem2|filt0|regq[22]~69 ),
	.combout(\mem2|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|regq[23]~70 .lut_mask = 16'hA55A;
defparam \mem2|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
fiftyfivenm_lcell_comb \mem2|filt0|regq[23]~_Duplicate_1feeder (
// Equation(s):
// \mem2|filt0|regq[23]~_Duplicate_1feeder_combout  = \mem2|filt0|regq[23]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem2|filt0|regq[23]~70_combout ),
	.cin(gnd),
	.combout(\mem2|filt0|regq[23]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem2|filt0|regq[23]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem2|filt0|regq[23]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N29
dffeas \mem2|filt0|regq[23]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem2|filt0|regq[23]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .listen_to_nsleep_signal = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N28
fiftyfivenm_lcell_comb \mem3|trig_sync_0~0 (
// Equation(s):
// \mem3|trig_sync_0~0_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\mem3|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|trig_sync_0~0 .lut_mask = 16'h00FF;
defparam \mem3|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N29
dffeas \mem3|trig_sync_0 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|trig_sync_0 .is_wysiwyg = "true";
defparam \mem3|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N8
fiftyfivenm_lcell_comb \mem3|trig_sync_1~feeder (
// Equation(s):
// \mem3|trig_sync_1~feeder_combout  = \mem3|trig_sync_0~q 

	.dataa(gnd),
	.datab(\mem3|trig_sync_0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|trig_sync_1~feeder .lut_mask = 16'hCCCC;
defparam \mem3|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N9
dffeas \mem3|trig_sync_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|trig_sync_1 .is_wysiwyg = "true";
defparam \mem3|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
fiftyfivenm_lcell_comb \mem3|trig_cnt~1 (
// Equation(s):
// \mem3|trig_cnt~1_combout  = (!\mem3|trig_cnt [0] & (\mem3|trig_now~q  $ (\mem3|trig_sync_1~q )))

	.dataa(\mem3|trig_now~q ),
	.datab(\mem3|trig_sync_1~q ),
	.datac(\mem3|trig_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|trig_cnt~1 .lut_mask = 16'h0606;
defparam \mem3|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N29
dffeas \mem3|trig_cnt[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|trig_cnt[0] .is_wysiwyg = "true";
defparam \mem3|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
fiftyfivenm_lcell_comb \mem3|trig_cnt~0 (
// Equation(s):
// \mem3|trig_cnt~0_combout  = (\mem3|trig_now~q  & (!\mem3|trig_sync_1~q  & (\mem3|trig_cnt [1] $ (\mem3|trig_cnt [0])))) # (!\mem3|trig_now~q  & (\mem3|trig_sync_1~q  & (\mem3|trig_cnt [1] $ (\mem3|trig_cnt [0]))))

	.dataa(\mem3|trig_now~q ),
	.datab(\mem3|trig_sync_1~q ),
	.datac(\mem3|trig_cnt [1]),
	.datad(\mem3|trig_cnt [0]),
	.cin(gnd),
	.combout(\mem3|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|trig_cnt~0 .lut_mask = 16'h0660;
defparam \mem3|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N31
dffeas \mem3|trig_cnt[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|trig_cnt[1] .is_wysiwyg = "true";
defparam \mem3|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
fiftyfivenm_lcell_comb \mem3|trig_now~0 (
// Equation(s):
// \mem3|trig_now~0_combout  = (\mem3|trig_cnt [1] & ((\mem3|trig_cnt [0] & (\mem3|trig_sync_1~q )) # (!\mem3|trig_cnt [0] & ((\mem3|trig_now~q ))))) # (!\mem3|trig_cnt [1] & (((\mem3|trig_now~q ))))

	.dataa(\mem3|trig_cnt [1]),
	.datab(\mem3|trig_sync_1~q ),
	.datac(\mem3|trig_now~q ),
	.datad(\mem3|trig_cnt [0]),
	.cin(gnd),
	.combout(\mem3|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|trig_now~0 .lut_mask = 16'hD8F0;
defparam \mem3|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N27
dffeas \mem3|trig_now (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|trig_now .is_wysiwyg = "true";
defparam \mem3|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
fiftyfivenm_lcell_comb \mem3|trig_pulse~0 (
// Equation(s):
// \mem3|trig_pulse~0_combout  = (!\mem3|trig_now~q  & (\mem3|trig_sync_1~q  & (\mem3|trig_cnt [1] & \mem3|trig_cnt [0])))

	.dataa(\mem3|trig_now~q ),
	.datab(\mem3|trig_sync_1~q ),
	.datac(\mem3|trig_cnt [1]),
	.datad(\mem3|trig_cnt [0]),
	.cin(gnd),
	.combout(\mem3|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|trig_pulse~0 .lut_mask = 16'h4000;
defparam \mem3|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
fiftyfivenm_lcell_comb \mem3|KP_state~14 (
// Equation(s):
// \mem3|KP_state~14_combout  = (\mem3|KP_state.000~q  & (!\mem3|KP_state.001~q )) # (!\mem3|KP_state.000~q  & ((\mem3|KP_state.001~q ) # (!\mem3|trig_pulse~0_combout )))

	.dataa(\mem3|KP_state.000~q ),
	.datab(\mem3|KP_state.001~q ),
	.datac(gnd),
	.datad(\mem3|trig_pulse~0_combout ),
	.cin(gnd),
	.combout(\mem3|KP_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|KP_state~14 .lut_mask = 16'h6677;
defparam \mem3|KP_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
fiftyfivenm_lcell_comb \mem3|KP_state~15 (
// Equation(s):
// \mem3|KP_state~15_combout  = (\RESET_DELAY_n~q  & ((\mem3|KP_state.010~q  & (\mem3|KP_state~14_combout  & \mem3|KP_state.000~q )) # (!\mem3|KP_state.010~q  & (!\mem3|KP_state~14_combout ))))

	.dataa(\mem3|KP_state.010~q ),
	.datab(\mem3|KP_state~14_combout ),
	.datac(\mem3|KP_state.000~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|KP_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|KP_state~15 .lut_mask = 16'h9100;
defparam \mem3|KP_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N13
dffeas \mem3|KP_state.000 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|KP_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|KP_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|KP_state.000 .is_wysiwyg = "true";
defparam \mem3|KP_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N8
fiftyfivenm_lcell_comb \mem3|count[0]~12 (
// Equation(s):
// \mem3|count[0]~12_combout  = \mem3|count [0] $ (VCC)
// \mem3|count[0]~13  = CARRY(\mem3|count [0])

	.dataa(gnd),
	.datab(\mem3|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem3|count[0]~12_combout ),
	.cout(\mem3|count[0]~13 ));
// synopsys translate_off
defparam \mem3|count[0]~12 .lut_mask = 16'h33CC;
defparam \mem3|count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N18
fiftyfivenm_lcell_comb \mem3|count[5]~24 (
// Equation(s):
// \mem3|count[5]~24_combout  = (\mem3|count [5] & (!\mem3|count[4]~23 )) # (!\mem3|count [5] & ((\mem3|count[4]~23 ) # (GND)))
// \mem3|count[5]~25  = CARRY((!\mem3|count[4]~23 ) # (!\mem3|count [5]))

	.dataa(gnd),
	.datab(\mem3|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[4]~23 ),
	.combout(\mem3|count[5]~24_combout ),
	.cout(\mem3|count[5]~25 ));
// synopsys translate_off
defparam \mem3|count[5]~24 .lut_mask = 16'h3C3F;
defparam \mem3|count[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N20
fiftyfivenm_lcell_comb \mem3|count[6]~26 (
// Equation(s):
// \mem3|count[6]~26_combout  = (\mem3|count [6] & (\mem3|count[5]~25  $ (GND))) # (!\mem3|count [6] & (!\mem3|count[5]~25  & VCC))
// \mem3|count[6]~27  = CARRY((\mem3|count [6] & !\mem3|count[5]~25 ))

	.dataa(gnd),
	.datab(\mem3|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[5]~25 ),
	.combout(\mem3|count[6]~26_combout ),
	.cout(\mem3|count[6]~27 ));
// synopsys translate_off
defparam \mem3|count[6]~26 .lut_mask = 16'hC30C;
defparam \mem3|count[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N21
dffeas \mem3|count[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[6] .is_wysiwyg = "true";
defparam \mem3|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N22
fiftyfivenm_lcell_comb \mem3|count[7]~28 (
// Equation(s):
// \mem3|count[7]~28_combout  = (\mem3|count [7] & (!\mem3|count[6]~27 )) # (!\mem3|count [7] & ((\mem3|count[6]~27 ) # (GND)))
// \mem3|count[7]~29  = CARRY((!\mem3|count[6]~27 ) # (!\mem3|count [7]))

	.dataa(\mem3|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[6]~27 ),
	.combout(\mem3|count[7]~28_combout ),
	.cout(\mem3|count[7]~29 ));
// synopsys translate_off
defparam \mem3|count[7]~28 .lut_mask = 16'h5A5F;
defparam \mem3|count[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N23
dffeas \mem3|count[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[7] .is_wysiwyg = "true";
defparam \mem3|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N24
fiftyfivenm_lcell_comb \mem3|count[8]~30 (
// Equation(s):
// \mem3|count[8]~30_combout  = (\mem3|count [8] & (\mem3|count[7]~29  $ (GND))) # (!\mem3|count [8] & (!\mem3|count[7]~29  & VCC))
// \mem3|count[8]~31  = CARRY((\mem3|count [8] & !\mem3|count[7]~29 ))

	.dataa(gnd),
	.datab(\mem3|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[7]~29 ),
	.combout(\mem3|count[8]~30_combout ),
	.cout(\mem3|count[8]~31 ));
// synopsys translate_off
defparam \mem3|count[8]~30 .lut_mask = 16'hC30C;
defparam \mem3|count[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N25
dffeas \mem3|count[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[8] .is_wysiwyg = "true";
defparam \mem3|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N26
fiftyfivenm_lcell_comb \mem3|count[9]~32 (
// Equation(s):
// \mem3|count[9]~32_combout  = (\mem3|count [9] & (!\mem3|count[8]~31 )) # (!\mem3|count [9] & ((\mem3|count[8]~31 ) # (GND)))
// \mem3|count[9]~33  = CARRY((!\mem3|count[8]~31 ) # (!\mem3|count [9]))

	.dataa(\mem3|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[8]~31 ),
	.combout(\mem3|count[9]~32_combout ),
	.cout(\mem3|count[9]~33 ));
// synopsys translate_off
defparam \mem3|count[9]~32 .lut_mask = 16'h5A5F;
defparam \mem3|count[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N27
dffeas \mem3|count[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[9] .is_wysiwyg = "true";
defparam \mem3|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N28
fiftyfivenm_lcell_comb \mem3|count[10]~34 (
// Equation(s):
// \mem3|count[10]~34_combout  = (\mem3|count [10] & (\mem3|count[9]~33  $ (GND))) # (!\mem3|count [10] & (!\mem3|count[9]~33  & VCC))
// \mem3|count[10]~35  = CARRY((\mem3|count [10] & !\mem3|count[9]~33 ))

	.dataa(\mem3|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[9]~33 ),
	.combout(\mem3|count[10]~34_combout ),
	.cout(\mem3|count[10]~35 ));
// synopsys translate_off
defparam \mem3|count[10]~34 .lut_mask = 16'hA50A;
defparam \mem3|count[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N29
dffeas \mem3|count[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[10] .is_wysiwyg = "true";
defparam \mem3|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N30
fiftyfivenm_lcell_comb \mem3|count[11]~36 (
// Equation(s):
// \mem3|count[11]~36_combout  = \mem3|count[10]~35  $ (\mem3|count [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|count [11]),
	.cin(\mem3|count[10]~35 ),
	.combout(\mem3|count[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|count[11]~36 .lut_mask = 16'h0FF0;
defparam \mem3|count[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N31
dffeas \mem3|count[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[11] .is_wysiwyg = "true";
defparam \mem3|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N0
fiftyfivenm_lcell_comb \mem3|LessThan1~0 (
// Equation(s):
// \mem3|LessThan1~0_combout  = (\mem3|count [9]) # ((\mem3|count [8]) # ((\mem3|count [10]) # (\mem3|count [11])))

	.dataa(\mem3|count [9]),
	.datab(\mem3|count [8]),
	.datac(\mem3|count [10]),
	.datad(\mem3|count [11]),
	.cin(gnd),
	.combout(\mem3|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \mem3|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
fiftyfivenm_lcell_comb \mem3|LessThan1~1 (
// Equation(s):
// \mem3|LessThan1~1_combout  = (\mem3|count [0] & (\mem3|count [1] & (\mem3|count [2] & \mem3|count [3])))

	.dataa(\mem3|count [0]),
	.datab(\mem3|count [1]),
	.datac(\mem3|count [2]),
	.datad(\mem3|count [3]),
	.cin(gnd),
	.combout(\mem3|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|LessThan1~1 .lut_mask = 16'h8000;
defparam \mem3|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
fiftyfivenm_lcell_comb \mem3|LessThan1~3 (
// Equation(s):
// \mem3|LessThan1~3_combout  = (\mem3|LessThan1~0_combout ) # ((\mem3|LessThan1~2_combout  & \mem3|LessThan1~1_combout ))

	.dataa(\mem3|LessThan1~2_combout ),
	.datab(\mem3|LessThan1~0_combout ),
	.datac(gnd),
	.datad(\mem3|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\mem3|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|LessThan1~3 .lut_mask = 16'hEECC;
defparam \mem3|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
fiftyfivenm_lcell_comb \mem3|count[2]~14 (
// Equation(s):
// \mem3|count[2]~14_combout  = (\mem3|KP_state.010~q  & ((\mem3|trig_pulse~0_combout ) # ((\mem3|LessThan1~3_combout )))) # (!\mem3|KP_state.010~q  & (\mem3|trig_pulse~0_combout  & ((!\mem3|KP_state.000~q ))))

	.dataa(\mem3|KP_state.010~q ),
	.datab(\mem3|trig_pulse~0_combout ),
	.datac(\mem3|LessThan1~3_combout ),
	.datad(\mem3|KP_state.000~q ),
	.cin(gnd),
	.combout(\mem3|count[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|count[2]~14 .lut_mask = 16'hA8EC;
defparam \mem3|count[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N2
fiftyfivenm_lcell_comb \mem3|count[2]~15 (
// Equation(s):
// \mem3|count[2]~15_combout  = (\mem3|count[2]~14_combout ) # (((\mem3|LessThan1~3_combout  & \mem3|KP_state.001~q )) # (!\RESET_DELAY_n~q ))

	.dataa(\mem3|LessThan1~3_combout ),
	.datab(\mem3|KP_state.001~q ),
	.datac(\mem3|count[2]~14_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|count[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|count[2]~15 .lut_mask = 16'hF8FF;
defparam \mem3|count[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y15_N9
dffeas \mem3|count[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[0] .is_wysiwyg = "true";
defparam \mem3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N10
fiftyfivenm_lcell_comb \mem3|count[1]~16 (
// Equation(s):
// \mem3|count[1]~16_combout  = (\mem3|count [1] & (!\mem3|count[0]~13 )) # (!\mem3|count [1] & ((\mem3|count[0]~13 ) # (GND)))
// \mem3|count[1]~17  = CARRY((!\mem3|count[0]~13 ) # (!\mem3|count [1]))

	.dataa(\mem3|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[0]~13 ),
	.combout(\mem3|count[1]~16_combout ),
	.cout(\mem3|count[1]~17 ));
// synopsys translate_off
defparam \mem3|count[1]~16 .lut_mask = 16'h5A5F;
defparam \mem3|count[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N11
dffeas \mem3|count[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[1] .is_wysiwyg = "true";
defparam \mem3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N12
fiftyfivenm_lcell_comb \mem3|count[2]~18 (
// Equation(s):
// \mem3|count[2]~18_combout  = (\mem3|count [2] & (\mem3|count[1]~17  $ (GND))) # (!\mem3|count [2] & (!\mem3|count[1]~17  & VCC))
// \mem3|count[2]~19  = CARRY((\mem3|count [2] & !\mem3|count[1]~17 ))

	.dataa(\mem3|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[1]~17 ),
	.combout(\mem3|count[2]~18_combout ),
	.cout(\mem3|count[2]~19 ));
// synopsys translate_off
defparam \mem3|count[2]~18 .lut_mask = 16'hA50A;
defparam \mem3|count[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N13
dffeas \mem3|count[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[2] .is_wysiwyg = "true";
defparam \mem3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N14
fiftyfivenm_lcell_comb \mem3|count[3]~20 (
// Equation(s):
// \mem3|count[3]~20_combout  = (\mem3|count [3] & (!\mem3|count[2]~19 )) # (!\mem3|count [3] & ((\mem3|count[2]~19 ) # (GND)))
// \mem3|count[3]~21  = CARRY((!\mem3|count[2]~19 ) # (!\mem3|count [3]))

	.dataa(gnd),
	.datab(\mem3|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[2]~19 ),
	.combout(\mem3|count[3]~20_combout ),
	.cout(\mem3|count[3]~21 ));
// synopsys translate_off
defparam \mem3|count[3]~20 .lut_mask = 16'h3C3F;
defparam \mem3|count[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N15
dffeas \mem3|count[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[3] .is_wysiwyg = "true";
defparam \mem3|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N16
fiftyfivenm_lcell_comb \mem3|count[4]~22 (
// Equation(s):
// \mem3|count[4]~22_combout  = (\mem3|count [4] & (\mem3|count[3]~21  $ (GND))) # (!\mem3|count [4] & (!\mem3|count[3]~21  & VCC))
// \mem3|count[4]~23  = CARRY((\mem3|count [4] & !\mem3|count[3]~21 ))

	.dataa(gnd),
	.datab(\mem3|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|count[3]~21 ),
	.combout(\mem3|count[4]~22_combout ),
	.cout(\mem3|count[4]~23 ));
// synopsys translate_off
defparam \mem3|count[4]~22 .lut_mask = 16'hC30C;
defparam \mem3|count[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y15_N17
dffeas \mem3|count[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[4] .is_wysiwyg = "true";
defparam \mem3|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y15_N19
dffeas \mem3|count[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|count[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem3|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|count[5] .is_wysiwyg = "true";
defparam \mem3|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
fiftyfivenm_lcell_comb \mem3|LessThan1~2 (
// Equation(s):
// \mem3|LessThan1~2_combout  = (\mem3|count [5] & (\mem3|count [7] & (\mem3|count [6] & \mem3|count [4])))

	.dataa(\mem3|count [5]),
	.datab(\mem3|count [7]),
	.datac(\mem3|count [6]),
	.datad(\mem3|count [4]),
	.cin(gnd),
	.combout(\mem3|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|LessThan1~2 .lut_mask = 16'h8000;
defparam \mem3|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
fiftyfivenm_lcell_comb \mem3|KP_state~11 (
// Equation(s):
// \mem3|KP_state~11_combout  = (\mem3|KP_state.001~q  & (!\mem3|LessThan1~0_combout  & ((!\mem3|LessThan1~1_combout ) # (!\mem3|LessThan1~2_combout ))))

	.dataa(\mem3|LessThan1~2_combout ),
	.datab(\mem3|KP_state.001~q ),
	.datac(\mem3|LessThan1~0_combout ),
	.datad(\mem3|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\mem3|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|KP_state~11 .lut_mask = 16'h040C;
defparam \mem3|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
fiftyfivenm_lcell_comb \mem3|KP_state~12 (
// Equation(s):
// \mem3|KP_state~12_combout  = (\mem3|KP_state.010~q  & (\mem3|trig_pulse~0_combout  & (!\mem3|KP_state.001~q ))) # (!\mem3|KP_state.010~q  & (((\mem3|KP_state~11_combout ))))

	.dataa(\mem3|KP_state.010~q ),
	.datab(\mem3|trig_pulse~0_combout ),
	.datac(\mem3|KP_state.001~q ),
	.datad(\mem3|KP_state~11_combout ),
	.cin(gnd),
	.combout(\mem3|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|KP_state~12 .lut_mask = 16'h5D08;
defparam \mem3|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
fiftyfivenm_lcell_comb \mem3|KP_state~13 (
// Equation(s):
// \mem3|KP_state~13_combout  = (\mem3|KP_state.000~q  & (\mem3|KP_state~12_combout  & \RESET_DELAY_n~q ))

	.dataa(\mem3|KP_state.000~q ),
	.datab(\mem3|KP_state~12_combout ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|KP_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|KP_state~13 .lut_mask = 16'h8800;
defparam \mem3|KP_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N17
dffeas \mem3|KP_state.001 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|KP_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|KP_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|KP_state.001 .is_wysiwyg = "true";
defparam \mem3|KP_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
fiftyfivenm_lcell_comb \mem3|KP_state~9 (
// Equation(s):
// \mem3|KP_state~9_combout  = (\mem3|trig_pulse~0_combout  & (!\mem3|KP_state.010~q  & (\mem3|KP_state.001~q  $ (!\mem3|KP_state.000~q )))) # (!\mem3|trig_pulse~0_combout  & (\mem3|KP_state.000~q  & (\mem3|KP_state.010~q  $ (\mem3|KP_state.001~q ))))

	.dataa(\mem3|KP_state.010~q ),
	.datab(\mem3|trig_pulse~0_combout ),
	.datac(\mem3|KP_state.001~q ),
	.datad(\mem3|KP_state.000~q ),
	.cin(gnd),
	.combout(\mem3|KP_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|KP_state~9 .lut_mask = 16'h5204;
defparam \mem3|KP_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
fiftyfivenm_lcell_comb \mem3|KP_state~10 (
// Equation(s):
// \mem3|KP_state~10_combout  = (\mem3|KP_state~9_combout  & (\RESET_DELAY_n~q  & ((\mem3|LessThan1~3_combout ) # (!\mem3|KP_state.001~q ))))

	.dataa(\mem3|KP_state~9_combout ),
	.datab(\mem3|KP_state.001~q ),
	.datac(\mem3|LessThan1~3_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|KP_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|KP_state~10 .lut_mask = 16'hA200;
defparam \mem3|KP_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \mem3|KP_state.010 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|KP_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|KP_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|KP_state.010 .is_wysiwyg = "true";
defparam \mem3|KP_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
fiftyfivenm_lcell_comb \mem3|rden~0 (
// Equation(s):
// \mem3|rden~0_combout  = (\mem3|KP_state.010~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|KP_state.010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|rden~0 .lut_mask = 16'hAA00;
defparam \mem3|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \mem3|rden (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|rden .is_wysiwyg = "true";
defparam \mem3|rden .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y24_N21
dffeas \mem3|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|rden~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N20
fiftyfivenm_lcell_comb \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\mem3|rden~q ) # (\mem3|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(\mem3|rden~q ),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFAFA;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N2
fiftyfivenm_lcell_comb \noise|out24hold_3[18]~feeder (
// Equation(s):
// \noise|out24hold_3[18]~feeder_combout  = \noise|out24ref_3 [18]

	.dataa(\noise|out24ref_3 [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[18]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y10_N3
dffeas \noise|out24hold_3[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[18] .is_wysiwyg = "true";
defparam \noise|out24hold_3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N28
fiftyfivenm_lcell_comb \noise|out24hold_3[19]~feeder (
// Equation(s):
// \noise|out24hold_3[19]~feeder_combout  = \noise|out24ref_3 [19]

	.dataa(\noise|out24ref_3 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[19]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N29
dffeas \noise|out24hold_3[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[19] .is_wysiwyg = "true";
defparam \noise|out24hold_3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N16
fiftyfivenm_lcell_comb \noise|out24hold_3[20]~feeder (
// Equation(s):
// \noise|out24hold_3[20]~feeder_combout  = \noise|out24ref_3 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[20]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_3[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N17
dffeas \noise|out24hold_3[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[20] .is_wysiwyg = "true";
defparam \noise|out24hold_3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N28
fiftyfivenm_lcell_comb \noise|out24hold_3[21]~feeder (
// Equation(s):
// \noise|out24hold_3[21]~feeder_combout  = \noise|out24ref_3 [21]

	.dataa(\noise|out24ref_3 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[21]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N29
dffeas \noise|out24hold_3[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[21] .is_wysiwyg = "true";
defparam \noise|out24hold_3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N10
fiftyfivenm_lcell_comb \noise|out24hold_3[22]~feeder (
// Equation(s):
// \noise|out24hold_3[22]~feeder_combout  = \noise|out24ref_3 [22]

	.dataa(gnd),
	.datab(\noise|out24ref_3 [22]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[22]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_3[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N11
dffeas \noise|out24hold_3[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[22] .is_wysiwyg = "true";
defparam \noise|out24hold_3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N24
fiftyfivenm_lcell_comb \noise|out24hold_3[23]~feeder (
// Equation(s):
// \noise|out24hold_3[23]~feeder_combout  = \noise|out24ref_3 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [23]),
	.cin(gnd),
	.combout(\noise|out24hold_3[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[23]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_3[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y6_N25
dffeas \noise|out24hold_3[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[23] .is_wysiwyg = "true";
defparam \noise|out24hold_3[23] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y18_N0
fiftyfivenm_mac_mult \mem3|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\noise|out24hold_3 [23],\noise|out24hold_3 [22],\noise|out24hold_3 [21],\noise|out24hold_3 [20],\noise|out24hold_3 [19],\noise|out24hold_3 [18],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem3|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem3|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem3|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \mem3|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem3|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem3|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y18_N2
fiftyfivenm_mac_out \mem3|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem3|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\mem3|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT9 ,
\mem3|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\mem3|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\mem3|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\mem3|Mult0|auto_generated|mac_mult3~dataout ,\mem3|Mult0|auto_generated|mac_mult3~16 ,
\mem3|Mult0|auto_generated|mac_mult3~15 ,\mem3|Mult0|auto_generated|mac_mult3~14 ,\mem3|Mult0|auto_generated|mac_mult3~13 ,\mem3|Mult0|auto_generated|mac_mult3~12 ,\mem3|Mult0|auto_generated|mac_mult3~11 ,\mem3|Mult0|auto_generated|mac_mult3~10 ,
\mem3|Mult0|auto_generated|mac_mult3~9 ,\mem3|Mult0|auto_generated|mac_mult3~8 ,\mem3|Mult0|auto_generated|mac_mult3~7 ,\mem3|Mult0|auto_generated|mac_mult3~6 ,\mem3|Mult0|auto_generated|mac_mult3~5 ,\mem3|Mult0|auto_generated|mac_mult3~4 ,
\mem3|Mult0|auto_generated|mac_mult3~3 ,\mem3|Mult0|auto_generated|mac_mult3~2 ,\mem3|Mult0|auto_generated|mac_mult3~1 ,\mem3|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem3|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem3|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N20
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_2~0_combout  = \mem3|Mult0|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem3|Mult0|auto_generated|op_2~1  = CARRY(\mem3|Mult0|auto_generated|mac_out4~DATAOUT12 )

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem3|Mult0|auto_generated|op_2~0_combout ),
	.cout(\mem3|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_2~0 .lut_mask = 16'h33CC;
defparam \mem3|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_2~2_combout  = (\mem3|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\mem3|Mult0|auto_generated|op_2~1 )) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\mem3|Mult0|auto_generated|op_2~1 ) # (GND)))
// \mem3|Mult0|auto_generated|op_2~3  = CARRY((!\mem3|Mult0|auto_generated|op_2~1 ) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_2~1 ),
	.combout(\mem3|Mult0|auto_generated|op_2~2_combout ),
	.cout(\mem3|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \mem3|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_2~4_combout  = (\mem3|Mult0|auto_generated|mac_out4~DATAOUT14  & (\mem3|Mult0|auto_generated|op_2~3  $ (GND))) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT14  & (!\mem3|Mult0|auto_generated|op_2~3  & VCC))
// \mem3|Mult0|auto_generated|op_2~5  = CARRY((\mem3|Mult0|auto_generated|mac_out4~DATAOUT14  & !\mem3|Mult0|auto_generated|op_2~3 ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_2~3 ),
	.combout(\mem3|Mult0|auto_generated|op_2~4_combout ),
	.cout(\mem3|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_2~4 .lut_mask = 16'hC30C;
defparam \mem3|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N26
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_2~6_combout  = (\mem3|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\mem3|Mult0|auto_generated|op_2~5 )) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\mem3|Mult0|auto_generated|op_2~5 ) # (GND)))
// \mem3|Mult0|auto_generated|op_2~7  = CARRY((!\mem3|Mult0|auto_generated|op_2~5 ) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\mem3|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_2~5 ),
	.combout(\mem3|Mult0|auto_generated|op_2~6_combout ),
	.cout(\mem3|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \mem3|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_2~8_combout  = (\mem3|Mult0|auto_generated|mac_out4~DATAOUT16  & (\mem3|Mult0|auto_generated|op_2~7  $ (GND))) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT16  & (!\mem3|Mult0|auto_generated|op_2~7  & VCC))
// \mem3|Mult0|auto_generated|op_2~9  = CARRY((\mem3|Mult0|auto_generated|mac_out4~DATAOUT16  & !\mem3|Mult0|auto_generated|op_2~7 ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_2~7 ),
	.combout(\mem3|Mult0|auto_generated|op_2~8_combout ),
	.cout(\mem3|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_2~8 .lut_mask = 16'hC30C;
defparam \mem3|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N22
fiftyfivenm_lcell_comb \noise|out24hold_3[0]~feeder (
// Equation(s):
// \noise|out24hold_3[0]~feeder_combout  = \noise|out24ref_3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [0]),
	.cin(gnd),
	.combout(\noise|out24hold_3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[0]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y6_N23
dffeas \noise|out24hold_3[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[0] .is_wysiwyg = "true";
defparam \noise|out24hold_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y3_N8
fiftyfivenm_lcell_comb \noise|out24hold_3[1]~feeder (
// Equation(s):
// \noise|out24hold_3[1]~feeder_combout  = \noise|out24ref_3 [1]

	.dataa(\noise|out24ref_3 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[1]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y3_N9
dffeas \noise|out24hold_3[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[1] .is_wysiwyg = "true";
defparam \noise|out24hold_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N18
fiftyfivenm_lcell_comb \noise|out24hold_3[2]~feeder (
// Equation(s):
// \noise|out24hold_3[2]~feeder_combout  = \noise|out24ref_3 [2]

	.dataa(\noise|out24ref_3 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[2]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N19
dffeas \noise|out24hold_3[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[2] .is_wysiwyg = "true";
defparam \noise|out24hold_3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N7
dffeas \noise|out24hold_3[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_3 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[3] .is_wysiwyg = "true";
defparam \noise|out24hold_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N24
fiftyfivenm_lcell_comb \noise|out24hold_3[4]~feeder (
// Equation(s):
// \noise|out24hold_3[4]~feeder_combout  = \noise|out24ref_3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[4]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N25
dffeas \noise|out24hold_3[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[4] .is_wysiwyg = "true";
defparam \noise|out24hold_3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N16
fiftyfivenm_lcell_comb \noise|out24hold_3[5]~feeder (
// Equation(s):
// \noise|out24hold_3[5]~feeder_combout  = \noise|out24ref_3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[5]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N17
dffeas \noise|out24hold_3[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[5] .is_wysiwyg = "true";
defparam \noise|out24hold_3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N22
fiftyfivenm_lcell_comb \noise|out24hold_3[6]~feeder (
// Equation(s):
// \noise|out24hold_3[6]~feeder_combout  = \noise|out24ref_3 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [6]),
	.cin(gnd),
	.combout(\noise|out24hold_3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[6]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N23
dffeas \noise|out24hold_3[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[6] .is_wysiwyg = "true";
defparam \noise|out24hold_3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N24
fiftyfivenm_lcell_comb \noise|out24hold_3[7]~feeder (
// Equation(s):
// \noise|out24hold_3[7]~feeder_combout  = \noise|out24ref_3 [7]

	.dataa(gnd),
	.datab(\noise|out24ref_3 [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[7]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N25
dffeas \noise|out24hold_3[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[7] .is_wysiwyg = "true";
defparam \noise|out24hold_3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N24
fiftyfivenm_lcell_comb \noise|out24hold_3[8]~feeder (
// Equation(s):
// \noise|out24hold_3[8]~feeder_combout  = \noise|out24ref_3 [8]

	.dataa(\noise|out24ref_3 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[8]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N25
dffeas \noise|out24hold_3[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[8] .is_wysiwyg = "true";
defparam \noise|out24hold_3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N2
fiftyfivenm_lcell_comb \noise|out24hold_3[9]~feeder (
// Equation(s):
// \noise|out24hold_3[9]~feeder_combout  = \noise|out24ref_3 [9]

	.dataa(gnd),
	.datab(\noise|out24ref_3 [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[9]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N3
dffeas \noise|out24hold_3[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[9] .is_wysiwyg = "true";
defparam \noise|out24hold_3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N18
fiftyfivenm_lcell_comb \noise|out24hold_3[10]~feeder (
// Equation(s):
// \noise|out24hold_3[10]~feeder_combout  = \noise|out24ref_3 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [10]),
	.cin(gnd),
	.combout(\noise|out24hold_3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[10]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N19
dffeas \noise|out24hold_3[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[10] .is_wysiwyg = "true";
defparam \noise|out24hold_3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N4
fiftyfivenm_lcell_comb \noise|out24hold_3[11]~feeder (
// Equation(s):
// \noise|out24hold_3[11]~feeder_combout  = \noise|out24ref_3 [11]

	.dataa(\noise|out24ref_3 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[11]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y8_N5
dffeas \noise|out24hold_3[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[11] .is_wysiwyg = "true";
defparam \noise|out24hold_3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N16
fiftyfivenm_lcell_comb \noise|out24hold_3[12]~feeder (
// Equation(s):
// \noise|out24hold_3[12]~feeder_combout  = \noise|out24ref_3 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [12]),
	.cin(gnd),
	.combout(\noise|out24hold_3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[12]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y11_N17
dffeas \noise|out24hold_3[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[12] .is_wysiwyg = "true";
defparam \noise|out24hold_3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N8
fiftyfivenm_lcell_comb \noise|out24hold_3[13]~feeder (
// Equation(s):
// \noise|out24hold_3[13]~feeder_combout  = \noise|out24ref_3 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[13]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N9
dffeas \noise|out24hold_3[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[13] .is_wysiwyg = "true";
defparam \noise|out24hold_3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N26
fiftyfivenm_lcell_comb \noise|out24hold_3[14]~feeder (
// Equation(s):
// \noise|out24hold_3[14]~feeder_combout  = \noise|out24ref_3 [14]

	.dataa(\noise|out24ref_3 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[14]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N27
dffeas \noise|out24hold_3[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[14] .is_wysiwyg = "true";
defparam \noise|out24hold_3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N12
fiftyfivenm_lcell_comb \noise|out24hold_3[15]~feeder (
// Equation(s):
// \noise|out24hold_3[15]~feeder_combout  = \noise|out24ref_3 [15]

	.dataa(gnd),
	.datab(\noise|out24ref_3 [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[15]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N13
dffeas \noise|out24hold_3[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[15] .is_wysiwyg = "true";
defparam \noise|out24hold_3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N16
fiftyfivenm_lcell_comb \noise|out24hold_3[16]~feeder (
// Equation(s):
// \noise|out24hold_3[16]~feeder_combout  = \noise|out24ref_3 [16]

	.dataa(\noise|out24ref_3 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[16]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N17
dffeas \noise|out24hold_3[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[16] .is_wysiwyg = "true";
defparam \noise|out24hold_3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N24
fiftyfivenm_lcell_comb \noise|out24hold_3[17]~feeder (
// Equation(s):
// \noise|out24hold_3[17]~feeder_combout  = \noise|out24ref_3 [17]

	.dataa(\noise|out24ref_3 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_3[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_3[17]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_3[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N25
dffeas \noise|out24hold_3[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_3[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_3[17] .is_wysiwyg = "true";
defparam \noise|out24hold_3[17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y15_N0
fiftyfivenm_mac_mult \mem3|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\noise|out24hold_3 [17],\noise|out24hold_3 [16],\noise|out24hold_3 [15],\noise|out24hold_3 [14],\noise|out24hold_3 [13],\noise|out24hold_3 [12],\noise|out24hold_3 [11],\noise|out24hold_3 [10],\noise|out24hold_3 [9],\noise|out24hold_3 [8],\noise|out24hold_3 [7],\noise|out24hold_3 [6],\noise|out24hold_3 [5],
\noise|out24hold_3 [4],\noise|out24hold_3 [3],\noise|out24hold_3 [2],\noise|out24hold_3 [1],\noise|out24hold_3 [0]}),
	.datab({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \mem3|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem3|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem3|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem3|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem3|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y15_N2
fiftyfivenm_mac_out \mem3|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem3|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\mem3|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\mem3|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\mem3|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\mem3|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\mem3|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\mem3|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\mem3|Mult0|auto_generated|mac_mult1~dataout ,\mem3|Mult0|auto_generated|mac_mult1~4 ,\mem3|Mult0|auto_generated|mac_mult1~3 ,\mem3|Mult0|auto_generated|mac_mult1~2 ,\mem3|Mult0|auto_generated|mac_mult1~1 ,\mem3|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem3|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem3|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N14
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~0_combout  = (\mem3|Mult0|auto_generated|mac_out2~DATAOUT18  & (\mem3|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT18  & (\mem3|Mult0|auto_generated|mac_out4~dataout  & 
// VCC))
// \mem3|Mult0|auto_generated|op_1~1  = CARRY((\mem3|Mult0|auto_generated|mac_out2~DATAOUT18  & \mem3|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\mem3|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\mem3|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem3|Mult0|auto_generated|op_1~0_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem3|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~2_combout  = (\mem3|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT19  & (\mem3|Mult0|auto_generated|op_1~1  & VCC)) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\mem3|Mult0|auto_generated|op_1~1 )))) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\mem3|Mult0|auto_generated|op_1~1 )) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((\mem3|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \mem3|Mult0|auto_generated|op_1~3  = CARRY((\mem3|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT19  & !\mem3|Mult0|auto_generated|op_1~1 )) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((!\mem3|Mult0|auto_generated|op_1~1 ) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\mem3|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\mem3|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~1 ),
	.combout(\mem3|Mult0|auto_generated|op_1~2_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem3|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~4_combout  = ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\mem3|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\mem3|Mult0|auto_generated|op_1~3 )))) # (GND)
// \mem3|Mult0|auto_generated|op_1~5  = CARRY((\mem3|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\mem3|Mult0|auto_generated|op_1~3 ))) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (\mem3|Mult0|auto_generated|mac_out4~DATAOUT2  & !\mem3|Mult0|auto_generated|op_1~3 )))

	.dataa(\mem3|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~3 ),
	.combout(\mem3|Mult0|auto_generated|op_1~4_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem3|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N20
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~6_combout  = (\mem3|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT21  & (\mem3|Mult0|auto_generated|op_1~5  & VCC)) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\mem3|Mult0|auto_generated|op_1~5 )))) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\mem3|Mult0|auto_generated|op_1~5 )) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((\mem3|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \mem3|Mult0|auto_generated|op_1~7  = CARRY((\mem3|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT21  & !\mem3|Mult0|auto_generated|op_1~5 )) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((!\mem3|Mult0|auto_generated|op_1~5 ) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\mem3|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\mem3|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~5 ),
	.combout(\mem3|Mult0|auto_generated|op_1~6_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem3|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N22
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~8_combout  = ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\mem3|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\mem3|Mult0|auto_generated|op_1~7 )))) # (GND)
// \mem3|Mult0|auto_generated|op_1~9  = CARRY((\mem3|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\mem3|Mult0|auto_generated|op_1~7 ))) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\mem3|Mult0|auto_generated|mac_out2~DATAOUT22  & !\mem3|Mult0|auto_generated|op_1~7 )))

	.dataa(\mem3|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\mem3|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~7 ),
	.combout(\mem3|Mult0|auto_generated|op_1~8_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem3|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~10_combout  = (\mem3|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT23  & (\mem3|Mult0|auto_generated|op_1~9  & VCC)) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\mem3|Mult0|auto_generated|op_1~9 )))) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\mem3|Mult0|auto_generated|op_1~9 )) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\mem3|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \mem3|Mult0|auto_generated|op_1~11  = CARRY((\mem3|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT23  & !\mem3|Mult0|auto_generated|op_1~9 )) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((!\mem3|Mult0|auto_generated|op_1~9 ) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\mem3|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\mem3|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~9 ),
	.combout(\mem3|Mult0|auto_generated|op_1~10_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem3|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~12_combout  = ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\mem3|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\mem3|Mult0|auto_generated|op_1~11 )))) # (GND)
// \mem3|Mult0|auto_generated|op_1~13  = CARRY((\mem3|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\mem3|Mult0|auto_generated|op_1~11 ))) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT6  & 
// (\mem3|Mult0|auto_generated|mac_out2~DATAOUT24  & !\mem3|Mult0|auto_generated|op_1~11 )))

	.dataa(\mem3|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\mem3|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~11 ),
	.combout(\mem3|Mult0|auto_generated|op_1~12_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem3|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N28
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~14_combout  = (\mem3|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT7  & (\mem3|Mult0|auto_generated|op_1~13  & VCC)) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// (!\mem3|Mult0|auto_generated|op_1~13 )))) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\mem3|Mult0|auto_generated|op_1~13 )) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((\mem3|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \mem3|Mult0|auto_generated|op_1~15  = CARRY((\mem3|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT7  & !\mem3|Mult0|auto_generated|op_1~13 )) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\mem3|Mult0|auto_generated|op_1~13 ) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\mem3|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~13 ),
	.combout(\mem3|Mult0|auto_generated|op_1~14_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem3|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~16_combout  = ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\mem3|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\mem3|Mult0|auto_generated|op_1~15 )))) # (GND)
// \mem3|Mult0|auto_generated|op_1~17  = CARRY((\mem3|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\mem3|Mult0|auto_generated|op_1~15 ))) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// (\mem3|Mult0|auto_generated|mac_out4~DATAOUT8  & !\mem3|Mult0|auto_generated|op_1~15 )))

	.dataa(\mem3|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~15 ),
	.combout(\mem3|Mult0|auto_generated|op_1~16_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem3|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~18_combout  = (\mem3|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT9  & (\mem3|Mult0|auto_generated|op_1~17  & VCC)) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\mem3|Mult0|auto_generated|op_1~17 )))) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\mem3|Mult0|auto_generated|op_1~17 )) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\mem3|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \mem3|Mult0|auto_generated|op_1~19  = CARRY((\mem3|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT9  & !\mem3|Mult0|auto_generated|op_1~17 )) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\mem3|Mult0|auto_generated|op_1~17 ) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\mem3|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~17 ),
	.combout(\mem3|Mult0|auto_generated|op_1~18_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem3|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~20_combout  = ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\mem3|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\mem3|Mult0|auto_generated|op_1~19 )))) # (GND)
// \mem3|Mult0|auto_generated|op_1~21  = CARRY((\mem3|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\mem3|Mult0|auto_generated|op_1~19 ))) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (\mem3|Mult0|auto_generated|mac_out4~DATAOUT10  & !\mem3|Mult0|auto_generated|op_1~19 )))

	.dataa(\mem3|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~19 ),
	.combout(\mem3|Mult0|auto_generated|op_1~20_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem3|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~22_combout  = (\mem3|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT11  & (\mem3|Mult0|auto_generated|op_1~21  & VCC)) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\mem3|Mult0|auto_generated|op_1~21 )))) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\mem3|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\mem3|Mult0|auto_generated|op_1~21 )) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((\mem3|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \mem3|Mult0|auto_generated|op_1~23  = CARRY((\mem3|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT11  & !\mem3|Mult0|auto_generated|op_1~21 )) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((!\mem3|Mult0|auto_generated|op_1~21 ) # (!\mem3|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\mem3|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\mem3|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~21 ),
	.combout(\mem3|Mult0|auto_generated|op_1~22_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem3|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N6
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~24_combout  = ((\mem3|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\mem3|Mult0|auto_generated|op_2~0_combout  $ (\mem3|Mult0|auto_generated|op_1~23 )))) # (GND)
// \mem3|Mult0|auto_generated|op_1~25  = CARRY((\mem3|Mult0|auto_generated|mac_out2~DATAOUT30  & (\mem3|Mult0|auto_generated|op_2~0_combout  & !\mem3|Mult0|auto_generated|op_1~23 )) # (!\mem3|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// ((\mem3|Mult0|auto_generated|op_2~0_combout ) # (!\mem3|Mult0|auto_generated|op_1~23 ))))

	.dataa(\mem3|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\mem3|Mult0|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~23 ),
	.combout(\mem3|Mult0|auto_generated|op_1~24_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \mem3|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~26_combout  = (\mem3|Mult0|auto_generated|op_2~2_combout  & (\mem3|Mult0|auto_generated|op_1~25  & VCC)) # (!\mem3|Mult0|auto_generated|op_2~2_combout  & (!\mem3|Mult0|auto_generated|op_1~25 ))
// \mem3|Mult0|auto_generated|op_1~27  = CARRY((!\mem3|Mult0|auto_generated|op_2~2_combout  & !\mem3|Mult0|auto_generated|op_1~25 ))

	.dataa(\mem3|Mult0|auto_generated|op_2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~25 ),
	.combout(\mem3|Mult0|auto_generated|op_1~26_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~26 .lut_mask = 16'hA505;
defparam \mem3|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~28_combout  = (\mem3|Mult0|auto_generated|op_2~4_combout  & ((GND) # (!\mem3|Mult0|auto_generated|op_1~27 ))) # (!\mem3|Mult0|auto_generated|op_2~4_combout  & (\mem3|Mult0|auto_generated|op_1~27  $ (GND)))
// \mem3|Mult0|auto_generated|op_1~29  = CARRY((\mem3|Mult0|auto_generated|op_2~4_combout ) # (!\mem3|Mult0|auto_generated|op_1~27 ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~27 ),
	.combout(\mem3|Mult0|auto_generated|op_1~28_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~28 .lut_mask = 16'h3CCF;
defparam \mem3|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~30_combout  = (\mem3|Mult0|auto_generated|op_2~6_combout  & (\mem3|Mult0|auto_generated|op_1~29  & VCC)) # (!\mem3|Mult0|auto_generated|op_2~6_combout  & (!\mem3|Mult0|auto_generated|op_1~29 ))
// \mem3|Mult0|auto_generated|op_1~31  = CARRY((!\mem3|Mult0|auto_generated|op_2~6_combout  & !\mem3|Mult0|auto_generated|op_1~29 ))

	.dataa(\mem3|Mult0|auto_generated|op_2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~29 ),
	.combout(\mem3|Mult0|auto_generated|op_1~30_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~30 .lut_mask = 16'hA505;
defparam \mem3|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N14
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~32_combout  = (\mem3|Mult0|auto_generated|op_2~8_combout  & ((GND) # (!\mem3|Mult0|auto_generated|op_1~31 ))) # (!\mem3|Mult0|auto_generated|op_2~8_combout  & (\mem3|Mult0|auto_generated|op_1~31  $ (GND)))
// \mem3|Mult0|auto_generated|op_1~33  = CARRY((\mem3|Mult0|auto_generated|op_2~8_combout ) # (!\mem3|Mult0|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult0|auto_generated|op_1~31 ),
	.combout(\mem3|Mult0|auto_generated|op_1~32_combout ),
	.cout(\mem3|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \mem3|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
fiftyfivenm_lcell_comb \mem3|wr_ptr[0]~feeder (
// Equation(s):
// \mem3|wr_ptr[0]~feeder_combout  = \mem3|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|wr_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[0]~feeder .lut_mask = 16'hF0F0;
defparam \mem3|wr_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \mem3|wr_ptr[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[0] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
fiftyfivenm_lcell_comb \mem3|wr_ptr[1]~feeder (
// Equation(s):
// \mem3|wr_ptr[1]~feeder_combout  = \mem3|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[1]~feeder .lut_mask = 16'hF0F0;
defparam \mem3|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \mem3|wr_ptr[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[1] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
fiftyfivenm_lcell_comb \mem3|wr_ptr[2]~feeder (
// Equation(s):
// \mem3|wr_ptr[2]~feeder_combout  = \mem3|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[2]~feeder .lut_mask = 16'hF0F0;
defparam \mem3|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \mem3|wr_ptr[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[2] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
fiftyfivenm_lcell_comb \mem3|wr_ptr[3]~feeder (
// Equation(s):
// \mem3|wr_ptr[3]~feeder_combout  = \mem3|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[3]~feeder .lut_mask = 16'hF0F0;
defparam \mem3|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \mem3|wr_ptr[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[3] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
fiftyfivenm_lcell_comb \mem3|wr_ptr[4]~feeder (
// Equation(s):
// \mem3|wr_ptr[4]~feeder_combout  = \mem3|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|count [4]),
	.cin(gnd),
	.combout(\mem3|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[4]~feeder .lut_mask = 16'hFF00;
defparam \mem3|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \mem3|wr_ptr[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[4] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
fiftyfivenm_lcell_comb \mem3|wr_ptr[5]~feeder (
// Equation(s):
// \mem3|wr_ptr[5]~feeder_combout  = \mem3|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|count [5]),
	.cin(gnd),
	.combout(\mem3|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[5]~feeder .lut_mask = 16'hFF00;
defparam \mem3|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \mem3|wr_ptr[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[5] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
fiftyfivenm_lcell_comb \mem3|wr_ptr[6]~feeder (
// Equation(s):
// \mem3|wr_ptr[6]~feeder_combout  = \mem3|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|count [6]),
	.cin(gnd),
	.combout(\mem3|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[6]~feeder .lut_mask = 16'hFF00;
defparam \mem3|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \mem3|wr_ptr[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[6] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
fiftyfivenm_lcell_comb \mem3|wr_ptr[7]~feeder (
// Equation(s):
// \mem3|wr_ptr[7]~feeder_combout  = \mem3|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|count [7]),
	.cin(gnd),
	.combout(\mem3|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \mem3|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N3
dffeas \mem3|wr_ptr[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[7] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
fiftyfivenm_lcell_comb \mem3|wr_ptr[8]~feeder (
// Equation(s):
// \mem3|wr_ptr[8]~feeder_combout  = \mem3|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|count [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|wr_ptr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[8]~feeder .lut_mask = 16'hF0F0;
defparam \mem3|wr_ptr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N17
dffeas \mem3|wr_ptr[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[8] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
fiftyfivenm_lcell_comb \mem3|wr_ptr[9]~feeder (
// Equation(s):
// \mem3|wr_ptr[9]~feeder_combout  = \mem3|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|count [9]),
	.cin(gnd),
	.combout(\mem3|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[9]~feeder .lut_mask = 16'hFF00;
defparam \mem3|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \mem3|wr_ptr[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[9] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
fiftyfivenm_lcell_comb \mem3|wr_ptr[10]~feeder (
// Equation(s):
// \mem3|wr_ptr[10]~feeder_combout  = \mem3|count [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|count [10]),
	.cin(gnd),
	.combout(\mem3|wr_ptr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[10]~feeder .lut_mask = 16'hFF00;
defparam \mem3|wr_ptr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N21
dffeas \mem3|wr_ptr[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[10] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
fiftyfivenm_lcell_comb \mem3|wr_ptr[11]~feeder (
// Equation(s):
// \mem3|wr_ptr[11]~feeder_combout  = \mem3|count [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|count [11]),
	.cin(gnd),
	.combout(\mem3|wr_ptr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|wr_ptr[11]~feeder .lut_mask = 16'hFF00;
defparam \mem3|wr_ptr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N17
dffeas \mem3|wr_ptr[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|wr_ptr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|wr_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|wr_ptr[11] .is_wysiwyg = "true";
defparam \mem3|wr_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N30
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_2~10_combout  = \mem3|Mult0|auto_generated|op_2~9  $ (\mem3|Mult0|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\mem3|Mult0|auto_generated|op_2~9 ),
	.combout(\mem3|Mult0|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \mem3|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N16
fiftyfivenm_lcell_comb \mem3|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \mem3|Mult0|auto_generated|op_1~34_combout  = \mem3|Mult0|auto_generated|op_2~10_combout  $ (!\mem3|Mult0|auto_generated|op_1~33 )

	.dataa(\mem3|Mult0|auto_generated|op_2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem3|Mult0|auto_generated|op_1~33 ),
	.combout(\mem3|Mult0|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|Mult0|auto_generated|op_1~34 .lut_mask = 16'hA5A5;
defparam \mem3|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
fiftyfivenm_lcell_comb \mem3|filt0|del~66 (
// Equation(s):
// \mem3|filt0|del~66_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~66_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~66 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N29
dffeas \mem3|filt0|del[0][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][23] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
fiftyfivenm_lcell_comb \mem3|filt0|del~0 (
// Equation(s):
// \mem3|filt0|del~0_combout  = (\mem3|filt0|del[0][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~0 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N5
dffeas \mem3|filt0|del[1][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][23] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
fiftyfivenm_lcell_comb \mem3|filt0|Add1~42 (
// Equation(s):
// \mem3|filt0|Add1~42_combout  = (\mem3|filt0|del[1][23]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & (\mem3|filt0|Add1~41  & VCC)) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & (!\mem3|filt0|Add1~41 
// )))) # (!\mem3|filt0|del[1][23]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & (!\mem3|filt0|Add1~41 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & ((\mem3|filt0|Add1~41 ) # (GND)))))
// \mem3|filt0|Add1~43  = CARRY((\mem3|filt0|del[1][23]~q  & (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & !\mem3|filt0|Add1~41 )) # (!\mem3|filt0|del[1][23]~q  & ((!\mem3|filt0|Add1~41 ) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]))))

	.dataa(\mem3|filt0|del[1][23]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~41 ),
	.combout(\mem3|filt0|Add1~42_combout ),
	.cout(\mem3|filt0|Add1~43 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~42 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
fiftyfivenm_lcell_comb \mem3|filt0|Add1~44 (
// Equation(s):
// \mem3|filt0|Add1~44_combout  = ((\mem3|filt0|del[1][23]~q  $ (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] $ (!\mem3|filt0|Add1~43 )))) # (GND)
// \mem3|filt0|Add1~45  = CARRY((\mem3|filt0|del[1][23]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]) # (!\mem3|filt0|Add1~43 ))) # (!\mem3|filt0|del[1][23]~q  & (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & 
// !\mem3|filt0|Add1~43 )))

	.dataa(\mem3|filt0|del[1][23]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~43 ),
	.combout(\mem3|filt0|Add1~44_combout ),
	.cout(\mem3|filt0|Add1~45 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~44 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
fiftyfivenm_lcell_comb \mem3|filt0|del~23 (
// Equation(s):
// \mem3|filt0|del~23_combout  = (\mem3|filt0|del[1][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][23]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~23 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N31
dffeas \mem3|filt0|del[2][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][23] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
fiftyfivenm_lcell_comb \mem3|filt0|del~22 (
// Equation(s):
// \mem3|filt0|del~22_combout  = (\mem3|filt0|del[2][23]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[2][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~22 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N9
dffeas \mem3|filt0|del[3][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][23] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
fiftyfivenm_lcell_comb \mem3|filt0|del~25 (
// Equation(s):
// \mem3|filt0|del~25_combout  = (\mem3|filt0|del[1][22]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[1][22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~25 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N19
dffeas \mem3|filt0|del[2][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][22] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
fiftyfivenm_lcell_comb \mem3|filt0|del~24 (
// Equation(s):
// \mem3|filt0|del~24_combout  = (\mem3|filt0|del[2][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~24 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N1
dffeas \mem3|filt0|del[3][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][22] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
fiftyfivenm_lcell_comb \mem3|filt0|del~70 (
// Equation(s):
// \mem3|filt0|del~70_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~70 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N25
dffeas \mem3|filt0|del[0][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][19] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
fiftyfivenm_lcell_comb \mem3|filt0|del~4 (
// Equation(s):
// \mem3|filt0|del~4_combout  = (\mem3|filt0|del[0][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[0][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~4 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N29
dffeas \mem3|filt0|del[1][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][19] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
fiftyfivenm_lcell_comb \mem3|filt0|del~30 (
// Equation(s):
// \mem3|filt0|del~30_combout  = (\mem3|filt0|del[1][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~30 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N25
dffeas \mem3|filt0|del[2][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][19] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
fiftyfivenm_lcell_comb \mem3|filt0|del~31 (
// Equation(s):
// \mem3|filt0|del~31_combout  = (\mem3|filt0|del[2][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~31 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N11
dffeas \mem3|filt0|del[3][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][19] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][19] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y23_N0
fiftyfivenm_mac_mult \mem3|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\mem3|filt0|regq[23]~70_combout ,\mem3|filt0|regq[22]~68_combout ,\mem3|filt0|regq[21]~66_combout ,\mem3|filt0|regq[20]~64_combout ,\mem3|filt0|regq[19]~62_combout ,\mem3|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem3|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem3|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem3|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \mem3|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem3|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem3|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y23_N2
fiftyfivenm_mac_out \mem3|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem3|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\mem3|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\mem3|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\mem3|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\mem3|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\mem3|Mult1|auto_generated|mac_mult3~dataout ,\mem3|Mult1|auto_generated|mac_mult3~16 ,
\mem3|Mult1|auto_generated|mac_mult3~15 ,\mem3|Mult1|auto_generated|mac_mult3~14 ,\mem3|Mult1|auto_generated|mac_mult3~13 ,\mem3|Mult1|auto_generated|mac_mult3~12 ,\mem3|Mult1|auto_generated|mac_mult3~11 ,\mem3|Mult1|auto_generated|mac_mult3~10 ,
\mem3|Mult1|auto_generated|mac_mult3~9 ,\mem3|Mult1|auto_generated|mac_mult3~8 ,\mem3|Mult1|auto_generated|mac_mult3~7 ,\mem3|Mult1|auto_generated|mac_mult3~6 ,\mem3|Mult1|auto_generated|mac_mult3~5 ,\mem3|Mult1|auto_generated|mac_mult3~4 ,
\mem3|Mult1|auto_generated|mac_mult3~3 ,\mem3|Mult1|auto_generated|mac_mult3~2 ,\mem3|Mult1|auto_generated|mac_mult3~1 ,\mem3|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem3|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem3|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_2~0_combout  = \mem3|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem3|Mult1|auto_generated|op_2~1  = CARRY(\mem3|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(\mem3|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem3|Mult1|auto_generated|op_2~0_combout ),
	.cout(\mem3|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_2~0 .lut_mask = 16'h55AA;
defparam \mem3|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_2~2_combout  = (\mem3|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\mem3|Mult1|auto_generated|op_2~1 )) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\mem3|Mult1|auto_generated|op_2~1 ) # (GND)))
// \mem3|Mult1|auto_generated|op_2~3  = CARRY((!\mem3|Mult1|auto_generated|op_2~1 ) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_2~1 ),
	.combout(\mem3|Mult1|auto_generated|op_2~2_combout ),
	.cout(\mem3|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \mem3|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
fiftyfivenm_lcell_comb \mem3|filt0|del~35 (
// Equation(s):
// \mem3|filt0|del~35_combout  = (\mem3|filt0|del[2][17]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[2][17]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~35 .lut_mask = 16'hA0A0;
defparam \mem3|filt0|del~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N29
dffeas \mem3|filt0|del[3][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][17] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
fiftyfivenm_lcell_comb \mem3|filt0|del~36 (
// Equation(s):
// \mem3|filt0|del~36_combout  = (\mem3|filt0|del[1][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~36 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N17
dffeas \mem3|filt0|del[2][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][16] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
fiftyfivenm_lcell_comb \mem3|filt0|del~37 (
// Equation(s):
// \mem3|filt0|del~37_combout  = (\mem3|filt0|del[2][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~37 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N7
dffeas \mem3|filt0|del[3][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][16] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
fiftyfivenm_lcell_comb \mem3|filt0|del~38 (
// Equation(s):
// \mem3|filt0|del~38_combout  = (\mem3|filt0|del[1][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~38 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N25
dffeas \mem3|filt0|del[2][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][15] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
fiftyfivenm_lcell_comb \mem3|filt0|del~39 (
// Equation(s):
// \mem3|filt0|del~39_combout  = (\RESET_DELAY_n~q  & \mem3|filt0|del[2][15]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\mem3|filt0|del[2][15]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~39 .lut_mask = 16'hA0A0;
defparam \mem3|filt0|del~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N27
dffeas \mem3|filt0|del[3][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][15] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
fiftyfivenm_lcell_comb \mem3|filt0|del~43 (
// Equation(s):
// \mem3|filt0|del~43_combout  = (\mem3|filt0|del[2][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][13]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~43 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N15
dffeas \mem3|filt0|del[3][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][13] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
fiftyfivenm_lcell_comb \mem3|filt0|del~44 (
// Equation(s):
// \mem3|filt0|del~44_combout  = (\mem3|filt0|del[1][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~44 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N19
dffeas \mem3|filt0|del[2][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][12] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
fiftyfivenm_lcell_comb \mem3|filt0|del~45 (
// Equation(s):
// \mem3|filt0|del~45_combout  = (\mem3|filt0|del[2][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~45 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N25
dffeas \mem3|filt0|del[3][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][12] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
fiftyfivenm_lcell_comb \mem3|filt0|del~78 (
// Equation(s):
// \mem3|filt0|del~78_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & \RESET_DELAY_n~q )

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~78_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~78 .lut_mask = 16'hA0A0;
defparam \mem3|filt0|del~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N1
dffeas \mem3|filt0|del[0][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][11] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
fiftyfivenm_lcell_comb \mem3|filt0|del~12 (
// Equation(s):
// \mem3|filt0|del~12_combout  = (\mem3|filt0|del[0][11]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~12 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N17
dffeas \mem3|filt0|del[1][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][11] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
fiftyfivenm_lcell_comb \mem3|filt0|del~46 (
// Equation(s):
// \mem3|filt0|del~46_combout  = (\mem3|filt0|del[1][11]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[1][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~46 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N1
dffeas \mem3|filt0|del[2][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][11] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
fiftyfivenm_lcell_comb \mem3|filt0|del~47 (
// Equation(s):
// \mem3|filt0|del~47_combout  = (\mem3|filt0|del[2][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~47_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~47 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N7
dffeas \mem3|filt0|del[3][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][11] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
fiftyfivenm_lcell_comb \mem3|filt0|del~49 (
// Equation(s):
// \mem3|filt0|del~49_combout  = (\mem3|filt0|del[2][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[2][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~49_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~49 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N21
dffeas \mem3|filt0|del[3][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][10] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
fiftyfivenm_lcell_comb \mem3|filt0|del~50 (
// Equation(s):
// \mem3|filt0|del~50_combout  = (\mem3|filt0|del[1][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~50_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~50 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N5
dffeas \mem3|filt0|del[2][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][9] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
fiftyfivenm_lcell_comb \mem3|filt0|del~51 (
// Equation(s):
// \mem3|filt0|del~51_combout  = (\mem3|filt0|del[2][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][9]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~51_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~51 .lut_mask = 16'hC0C0;
defparam \mem3|filt0|del~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \mem3|filt0|del[3][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][9] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
fiftyfivenm_lcell_comb \mem3|filt0|del~81 (
// Equation(s):
// \mem3|filt0|del~81_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~81_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~81 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \mem3|filt0|del[0][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][8] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
fiftyfivenm_lcell_comb \mem3|filt0|del~15 (
// Equation(s):
// \mem3|filt0|del~15_combout  = (\mem3|filt0|del[0][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~15 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \mem3|filt0|del[1][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][8] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
fiftyfivenm_lcell_comb \mem3|filt0|del~52 (
// Equation(s):
// \mem3|filt0|del~52_combout  = (\mem3|filt0|del[1][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][8]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~52_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~52 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N3
dffeas \mem3|filt0|del[2][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][8] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
fiftyfivenm_lcell_comb \mem3|filt0|del~53 (
// Equation(s):
// \mem3|filt0|del~53_combout  = (\mem3|filt0|del[2][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][8]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~53_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~53 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N29
dffeas \mem3|filt0|del[3][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][8] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
fiftyfivenm_lcell_comb \mem3|filt0|del~82 (
// Equation(s):
// \mem3|filt0|del~82_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & \RESET_DELAY_n~q )

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~82_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~82 .lut_mask = 16'hA0A0;
defparam \mem3|filt0|del~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N3
dffeas \mem3|filt0|del[0][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][7] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
fiftyfivenm_lcell_comb \mem3|filt0|del~16 (
// Equation(s):
// \mem3|filt0|del~16_combout  = (\mem3|filt0|del[0][7]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~16 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N29
dffeas \mem3|filt0|del[1][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][7] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
fiftyfivenm_lcell_comb \mem3|filt0|del~54 (
// Equation(s):
// \mem3|filt0|del~54_combout  = (\mem3|filt0|del[1][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~54_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~54 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N23
dffeas \mem3|filt0|del[2][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][7] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
fiftyfivenm_lcell_comb \mem3|filt0|del~55 (
// Equation(s):
// \mem3|filt0|del~55_combout  = (\mem3|filt0|del[2][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][7]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~55_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~55 .lut_mask = 16'hC0C0;
defparam \mem3|filt0|del~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N7
dffeas \mem3|filt0|del[3][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][7] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
fiftyfivenm_lcell_comb \mem3|filt0|del~83 (
// Equation(s):
// \mem3|filt0|del~83_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~83_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~83 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N11
dffeas \mem3|filt0|del[0][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][6] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
fiftyfivenm_lcell_comb \mem3|filt0|del~17 (
// Equation(s):
// \mem3|filt0|del~17_combout  = (\mem3|filt0|del[0][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~17 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N19
dffeas \mem3|filt0|del[1][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][6] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
fiftyfivenm_lcell_comb \mem3|filt0|del~56 (
// Equation(s):
// \mem3|filt0|del~56_combout  = (\mem3|filt0|del[1][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][6]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~56_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~56 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N9
dffeas \mem3|filt0|del[2][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][6] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
fiftyfivenm_lcell_comb \mem3|filt0|del~57 (
// Equation(s):
// \mem3|filt0|del~57_combout  = (\mem3|filt0|del[2][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[2][6]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~57_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~57 .lut_mask = 16'hA0A0;
defparam \mem3|filt0|del~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N1
dffeas \mem3|filt0|del[3][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][6] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
fiftyfivenm_lcell_comb \mem3|filt0|del~59 (
// Equation(s):
// \mem3|filt0|del~59_combout  = (\mem3|filt0|del[2][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~59_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~59 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N19
dffeas \mem3|filt0|del[3][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][5] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
fiftyfivenm_lcell_comb \mem3|filt0|del~61 (
// Equation(s):
// \mem3|filt0|del~61_combout  = (\mem3|filt0|del[2][4]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[2][4]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~61_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~61 .lut_mask = 16'hA0A0;
defparam \mem3|filt0|del~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N3
dffeas \mem3|filt0|del[3][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][4] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
fiftyfivenm_lcell_comb \mem3|filt0|del~63 (
// Equation(s):
// \mem3|filt0|del~63_combout  = (\mem3|filt0|del[2][3]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[2][3]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~63_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~63 .lut_mask = 16'hA0A0;
defparam \mem3|filt0|del~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N9
dffeas \mem3|filt0|del[3][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][3] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
fiftyfivenm_lcell_comb \mem3|filt0|del~65 (
// Equation(s):
// \mem3|filt0|del~65_combout  = (\mem3|filt0|del[2][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~65_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~65 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N31
dffeas \mem3|filt0|del[3][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][2] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
fiftyfivenm_lcell_comb \mem3|filt0|Add2~0 (
// Equation(s):
// \mem3|filt0|Add2~0_combout  = (\mem3|filt0|del[2][2]~q  & (\mem3|filt0|del[3][2]~q  $ (VCC))) # (!\mem3|filt0|del[2][2]~q  & (\mem3|filt0|del[3][2]~q  & VCC))
// \mem3|filt0|Add2~1  = CARRY((\mem3|filt0|del[2][2]~q  & \mem3|filt0|del[3][2]~q ))

	.dataa(\mem3|filt0|del[2][2]~q ),
	.datab(\mem3|filt0|del[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem3|filt0|Add2~0_combout ),
	.cout(\mem3|filt0|Add2~1 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~0 .lut_mask = 16'h6688;
defparam \mem3|filt0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
fiftyfivenm_lcell_comb \mem3|filt0|Add2~2 (
// Equation(s):
// \mem3|filt0|Add2~2_combout  = (\mem3|filt0|del[2][3]~q  & ((\mem3|filt0|del[3][3]~q  & (\mem3|filt0|Add2~1  & VCC)) # (!\mem3|filt0|del[3][3]~q  & (!\mem3|filt0|Add2~1 )))) # (!\mem3|filt0|del[2][3]~q  & ((\mem3|filt0|del[3][3]~q  & (!\mem3|filt0|Add2~1 
// )) # (!\mem3|filt0|del[3][3]~q  & ((\mem3|filt0|Add2~1 ) # (GND)))))
// \mem3|filt0|Add2~3  = CARRY((\mem3|filt0|del[2][3]~q  & (!\mem3|filt0|del[3][3]~q  & !\mem3|filt0|Add2~1 )) # (!\mem3|filt0|del[2][3]~q  & ((!\mem3|filt0|Add2~1 ) # (!\mem3|filt0|del[3][3]~q ))))

	.dataa(\mem3|filt0|del[2][3]~q ),
	.datab(\mem3|filt0|del[3][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~1 ),
	.combout(\mem3|filt0|Add2~2_combout ),
	.cout(\mem3|filt0|Add2~3 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~2 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
fiftyfivenm_lcell_comb \mem3|filt0|Add2~4 (
// Equation(s):
// \mem3|filt0|Add2~4_combout  = ((\mem3|filt0|del[2][4]~q  $ (\mem3|filt0|del[3][4]~q  $ (!\mem3|filt0|Add2~3 )))) # (GND)
// \mem3|filt0|Add2~5  = CARRY((\mem3|filt0|del[2][4]~q  & ((\mem3|filt0|del[3][4]~q ) # (!\mem3|filt0|Add2~3 ))) # (!\mem3|filt0|del[2][4]~q  & (\mem3|filt0|del[3][4]~q  & !\mem3|filt0|Add2~3 )))

	.dataa(\mem3|filt0|del[2][4]~q ),
	.datab(\mem3|filt0|del[3][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~3 ),
	.combout(\mem3|filt0|Add2~4_combout ),
	.cout(\mem3|filt0|Add2~5 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~4 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
fiftyfivenm_lcell_comb \mem3|filt0|Add2~6 (
// Equation(s):
// \mem3|filt0|Add2~6_combout  = (\mem3|filt0|del[2][5]~q  & ((\mem3|filt0|del[3][5]~q  & (\mem3|filt0|Add2~5  & VCC)) # (!\mem3|filt0|del[3][5]~q  & (!\mem3|filt0|Add2~5 )))) # (!\mem3|filt0|del[2][5]~q  & ((\mem3|filt0|del[3][5]~q  & (!\mem3|filt0|Add2~5 
// )) # (!\mem3|filt0|del[3][5]~q  & ((\mem3|filt0|Add2~5 ) # (GND)))))
// \mem3|filt0|Add2~7  = CARRY((\mem3|filt0|del[2][5]~q  & (!\mem3|filt0|del[3][5]~q  & !\mem3|filt0|Add2~5 )) # (!\mem3|filt0|del[2][5]~q  & ((!\mem3|filt0|Add2~5 ) # (!\mem3|filt0|del[3][5]~q ))))

	.dataa(\mem3|filt0|del[2][5]~q ),
	.datab(\mem3|filt0|del[3][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~5 ),
	.combout(\mem3|filt0|Add2~6_combout ),
	.cout(\mem3|filt0|Add2~7 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~6 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
fiftyfivenm_lcell_comb \mem3|filt0|Add2~8 (
// Equation(s):
// \mem3|filt0|Add2~8_combout  = ((\mem3|filt0|del[2][6]~q  $ (\mem3|filt0|del[3][6]~q  $ (!\mem3|filt0|Add2~7 )))) # (GND)
// \mem3|filt0|Add2~9  = CARRY((\mem3|filt0|del[2][6]~q  & ((\mem3|filt0|del[3][6]~q ) # (!\mem3|filt0|Add2~7 ))) # (!\mem3|filt0|del[2][6]~q  & (\mem3|filt0|del[3][6]~q  & !\mem3|filt0|Add2~7 )))

	.dataa(\mem3|filt0|del[2][6]~q ),
	.datab(\mem3|filt0|del[3][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~7 ),
	.combout(\mem3|filt0|Add2~8_combout ),
	.cout(\mem3|filt0|Add2~9 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~8 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
fiftyfivenm_lcell_comb \mem3|filt0|Add2~10 (
// Equation(s):
// \mem3|filt0|Add2~10_combout  = (\mem3|filt0|del[3][7]~q  & ((\mem3|filt0|del[2][7]~q  & (\mem3|filt0|Add2~9  & VCC)) # (!\mem3|filt0|del[2][7]~q  & (!\mem3|filt0|Add2~9 )))) # (!\mem3|filt0|del[3][7]~q  & ((\mem3|filt0|del[2][7]~q  & (!\mem3|filt0|Add2~9 
// )) # (!\mem3|filt0|del[2][7]~q  & ((\mem3|filt0|Add2~9 ) # (GND)))))
// \mem3|filt0|Add2~11  = CARRY((\mem3|filt0|del[3][7]~q  & (!\mem3|filt0|del[2][7]~q  & !\mem3|filt0|Add2~9 )) # (!\mem3|filt0|del[3][7]~q  & ((!\mem3|filt0|Add2~9 ) # (!\mem3|filt0|del[2][7]~q ))))

	.dataa(\mem3|filt0|del[3][7]~q ),
	.datab(\mem3|filt0|del[2][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~9 ),
	.combout(\mem3|filt0|Add2~10_combout ),
	.cout(\mem3|filt0|Add2~11 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~10 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
fiftyfivenm_lcell_comb \mem3|filt0|Add2~12 (
// Equation(s):
// \mem3|filt0|Add2~12_combout  = ((\mem3|filt0|del[3][8]~q  $ (\mem3|filt0|del[2][8]~q  $ (!\mem3|filt0|Add2~11 )))) # (GND)
// \mem3|filt0|Add2~13  = CARRY((\mem3|filt0|del[3][8]~q  & ((\mem3|filt0|del[2][8]~q ) # (!\mem3|filt0|Add2~11 ))) # (!\mem3|filt0|del[3][8]~q  & (\mem3|filt0|del[2][8]~q  & !\mem3|filt0|Add2~11 )))

	.dataa(\mem3|filt0|del[3][8]~q ),
	.datab(\mem3|filt0|del[2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~11 ),
	.combout(\mem3|filt0|Add2~12_combout ),
	.cout(\mem3|filt0|Add2~13 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~12 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
fiftyfivenm_lcell_comb \mem3|filt0|Add2~14 (
// Equation(s):
// \mem3|filt0|Add2~14_combout  = (\mem3|filt0|del[3][9]~q  & ((\mem3|filt0|del[2][9]~q  & (\mem3|filt0|Add2~13  & VCC)) # (!\mem3|filt0|del[2][9]~q  & (!\mem3|filt0|Add2~13 )))) # (!\mem3|filt0|del[3][9]~q  & ((\mem3|filt0|del[2][9]~q  & 
// (!\mem3|filt0|Add2~13 )) # (!\mem3|filt0|del[2][9]~q  & ((\mem3|filt0|Add2~13 ) # (GND)))))
// \mem3|filt0|Add2~15  = CARRY((\mem3|filt0|del[3][9]~q  & (!\mem3|filt0|del[2][9]~q  & !\mem3|filt0|Add2~13 )) # (!\mem3|filt0|del[3][9]~q  & ((!\mem3|filt0|Add2~13 ) # (!\mem3|filt0|del[2][9]~q ))))

	.dataa(\mem3|filt0|del[3][9]~q ),
	.datab(\mem3|filt0|del[2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~13 ),
	.combout(\mem3|filt0|Add2~14_combout ),
	.cout(\mem3|filt0|Add2~15 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~14 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
fiftyfivenm_lcell_comb \mem3|filt0|Add2~16 (
// Equation(s):
// \mem3|filt0|Add2~16_combout  = ((\mem3|filt0|del[2][10]~q  $ (\mem3|filt0|del[3][10]~q  $ (!\mem3|filt0|Add2~15 )))) # (GND)
// \mem3|filt0|Add2~17  = CARRY((\mem3|filt0|del[2][10]~q  & ((\mem3|filt0|del[3][10]~q ) # (!\mem3|filt0|Add2~15 ))) # (!\mem3|filt0|del[2][10]~q  & (\mem3|filt0|del[3][10]~q  & !\mem3|filt0|Add2~15 )))

	.dataa(\mem3|filt0|del[2][10]~q ),
	.datab(\mem3|filt0|del[3][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~15 ),
	.combout(\mem3|filt0|Add2~16_combout ),
	.cout(\mem3|filt0|Add2~17 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~16 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
fiftyfivenm_lcell_comb \mem3|filt0|Add2~18 (
// Equation(s):
// \mem3|filt0|Add2~18_combout  = (\mem3|filt0|del[2][11]~q  & ((\mem3|filt0|del[3][11]~q  & (\mem3|filt0|Add2~17  & VCC)) # (!\mem3|filt0|del[3][11]~q  & (!\mem3|filt0|Add2~17 )))) # (!\mem3|filt0|del[2][11]~q  & ((\mem3|filt0|del[3][11]~q  & 
// (!\mem3|filt0|Add2~17 )) # (!\mem3|filt0|del[3][11]~q  & ((\mem3|filt0|Add2~17 ) # (GND)))))
// \mem3|filt0|Add2~19  = CARRY((\mem3|filt0|del[2][11]~q  & (!\mem3|filt0|del[3][11]~q  & !\mem3|filt0|Add2~17 )) # (!\mem3|filt0|del[2][11]~q  & ((!\mem3|filt0|Add2~17 ) # (!\mem3|filt0|del[3][11]~q ))))

	.dataa(\mem3|filt0|del[2][11]~q ),
	.datab(\mem3|filt0|del[3][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~17 ),
	.combout(\mem3|filt0|Add2~18_combout ),
	.cout(\mem3|filt0|Add2~19 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~18 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
fiftyfivenm_lcell_comb \mem3|filt0|Add2~20 (
// Equation(s):
// \mem3|filt0|Add2~20_combout  = ((\mem3|filt0|del[3][12]~q  $ (\mem3|filt0|del[2][12]~q  $ (!\mem3|filt0|Add2~19 )))) # (GND)
// \mem3|filt0|Add2~21  = CARRY((\mem3|filt0|del[3][12]~q  & ((\mem3|filt0|del[2][12]~q ) # (!\mem3|filt0|Add2~19 ))) # (!\mem3|filt0|del[3][12]~q  & (\mem3|filt0|del[2][12]~q  & !\mem3|filt0|Add2~19 )))

	.dataa(\mem3|filt0|del[3][12]~q ),
	.datab(\mem3|filt0|del[2][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~19 ),
	.combout(\mem3|filt0|Add2~20_combout ),
	.cout(\mem3|filt0|Add2~21 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~20 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
fiftyfivenm_lcell_comb \mem3|filt0|Add2~22 (
// Equation(s):
// \mem3|filt0|Add2~22_combout  = (\mem3|filt0|del[2][13]~q  & ((\mem3|filt0|del[3][13]~q  & (\mem3|filt0|Add2~21  & VCC)) # (!\mem3|filt0|del[3][13]~q  & (!\mem3|filt0|Add2~21 )))) # (!\mem3|filt0|del[2][13]~q  & ((\mem3|filt0|del[3][13]~q  & 
// (!\mem3|filt0|Add2~21 )) # (!\mem3|filt0|del[3][13]~q  & ((\mem3|filt0|Add2~21 ) # (GND)))))
// \mem3|filt0|Add2~23  = CARRY((\mem3|filt0|del[2][13]~q  & (!\mem3|filt0|del[3][13]~q  & !\mem3|filt0|Add2~21 )) # (!\mem3|filt0|del[2][13]~q  & ((!\mem3|filt0|Add2~21 ) # (!\mem3|filt0|del[3][13]~q ))))

	.dataa(\mem3|filt0|del[2][13]~q ),
	.datab(\mem3|filt0|del[3][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~21 ),
	.combout(\mem3|filt0|Add2~22_combout ),
	.cout(\mem3|filt0|Add2~23 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~22 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
fiftyfivenm_lcell_comb \mem3|filt0|Add2~24 (
// Equation(s):
// \mem3|filt0|Add2~24_combout  = ((\mem3|filt0|del[3][14]~q  $ (\mem3|filt0|del[2][14]~q  $ (!\mem3|filt0|Add2~23 )))) # (GND)
// \mem3|filt0|Add2~25  = CARRY((\mem3|filt0|del[3][14]~q  & ((\mem3|filt0|del[2][14]~q ) # (!\mem3|filt0|Add2~23 ))) # (!\mem3|filt0|del[3][14]~q  & (\mem3|filt0|del[2][14]~q  & !\mem3|filt0|Add2~23 )))

	.dataa(\mem3|filt0|del[3][14]~q ),
	.datab(\mem3|filt0|del[2][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~23 ),
	.combout(\mem3|filt0|Add2~24_combout ),
	.cout(\mem3|filt0|Add2~25 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~24 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N4
fiftyfivenm_lcell_comb \mem3|filt0|Add2~26 (
// Equation(s):
// \mem3|filt0|Add2~26_combout  = (\mem3|filt0|del[2][15]~q  & ((\mem3|filt0|del[3][15]~q  & (\mem3|filt0|Add2~25  & VCC)) # (!\mem3|filt0|del[3][15]~q  & (!\mem3|filt0|Add2~25 )))) # (!\mem3|filt0|del[2][15]~q  & ((\mem3|filt0|del[3][15]~q  & 
// (!\mem3|filt0|Add2~25 )) # (!\mem3|filt0|del[3][15]~q  & ((\mem3|filt0|Add2~25 ) # (GND)))))
// \mem3|filt0|Add2~27  = CARRY((\mem3|filt0|del[2][15]~q  & (!\mem3|filt0|del[3][15]~q  & !\mem3|filt0|Add2~25 )) # (!\mem3|filt0|del[2][15]~q  & ((!\mem3|filt0|Add2~25 ) # (!\mem3|filt0|del[3][15]~q ))))

	.dataa(\mem3|filt0|del[2][15]~q ),
	.datab(\mem3|filt0|del[3][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~25 ),
	.combout(\mem3|filt0|Add2~26_combout ),
	.cout(\mem3|filt0|Add2~27 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~26 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
fiftyfivenm_lcell_comb \mem3|filt0|Add2~28 (
// Equation(s):
// \mem3|filt0|Add2~28_combout  = ((\mem3|filt0|del[2][16]~q  $ (\mem3|filt0|del[3][16]~q  $ (!\mem3|filt0|Add2~27 )))) # (GND)
// \mem3|filt0|Add2~29  = CARRY((\mem3|filt0|del[2][16]~q  & ((\mem3|filt0|del[3][16]~q ) # (!\mem3|filt0|Add2~27 ))) # (!\mem3|filt0|del[2][16]~q  & (\mem3|filt0|del[3][16]~q  & !\mem3|filt0|Add2~27 )))

	.dataa(\mem3|filt0|del[2][16]~q ),
	.datab(\mem3|filt0|del[3][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~27 ),
	.combout(\mem3|filt0|Add2~28_combout ),
	.cout(\mem3|filt0|Add2~29 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~28 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
fiftyfivenm_lcell_comb \mem3|filt0|Add2~30 (
// Equation(s):
// \mem3|filt0|Add2~30_combout  = (\mem3|filt0|del[2][17]~q  & ((\mem3|filt0|del[3][17]~q  & (\mem3|filt0|Add2~29  & VCC)) # (!\mem3|filt0|del[3][17]~q  & (!\mem3|filt0|Add2~29 )))) # (!\mem3|filt0|del[2][17]~q  & ((\mem3|filt0|del[3][17]~q  & 
// (!\mem3|filt0|Add2~29 )) # (!\mem3|filt0|del[3][17]~q  & ((\mem3|filt0|Add2~29 ) # (GND)))))
// \mem3|filt0|Add2~31  = CARRY((\mem3|filt0|del[2][17]~q  & (!\mem3|filt0|del[3][17]~q  & !\mem3|filt0|Add2~29 )) # (!\mem3|filt0|del[2][17]~q  & ((!\mem3|filt0|Add2~29 ) # (!\mem3|filt0|del[3][17]~q ))))

	.dataa(\mem3|filt0|del[2][17]~q ),
	.datab(\mem3|filt0|del[3][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~29 ),
	.combout(\mem3|filt0|Add2~30_combout ),
	.cout(\mem3|filt0|Add2~31 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~30 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
fiftyfivenm_lcell_comb \mem3|filt0|Add2~32 (
// Equation(s):
// \mem3|filt0|Add2~32_combout  = ((\mem3|filt0|del[3][18]~q  $ (\mem3|filt0|del[2][18]~q  $ (!\mem3|filt0|Add2~31 )))) # (GND)
// \mem3|filt0|Add2~33  = CARRY((\mem3|filt0|del[3][18]~q  & ((\mem3|filt0|del[2][18]~q ) # (!\mem3|filt0|Add2~31 ))) # (!\mem3|filt0|del[3][18]~q  & (\mem3|filt0|del[2][18]~q  & !\mem3|filt0|Add2~31 )))

	.dataa(\mem3|filt0|del[3][18]~q ),
	.datab(\mem3|filt0|del[2][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~31 ),
	.combout(\mem3|filt0|Add2~32_combout ),
	.cout(\mem3|filt0|Add2~33 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~32 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
fiftyfivenm_lcell_comb \mem3|filt0|Add1~0 (
// Equation(s):
// \mem3|filt0|Add1~0_combout  = (\mem3|filt0|del[1][2]~q  & (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] $ (VCC))) # (!\mem3|filt0|del[1][2]~q  & (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & VCC))
// \mem3|filt0|Add1~1  = CARRY((\mem3|filt0|del[1][2]~q  & \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]))

	.dataa(\mem3|filt0|del[1][2]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem3|filt0|Add1~0_combout ),
	.cout(\mem3|filt0|Add1~1 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~0 .lut_mask = 16'h6688;
defparam \mem3|filt0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
fiftyfivenm_lcell_comb \mem3|filt0|Add1~2 (
// Equation(s):
// \mem3|filt0|Add1~2_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & ((\mem3|filt0|del[1][3]~q  & (\mem3|filt0|Add1~1  & VCC)) # (!\mem3|filt0|del[1][3]~q  & (!\mem3|filt0|Add1~1 )))) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & ((\mem3|filt0|del[1][3]~q  & (!\mem3|filt0|Add1~1 )) # (!\mem3|filt0|del[1][3]~q  & ((\mem3|filt0|Add1~1 ) # (GND)))))
// \mem3|filt0|Add1~3  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & (!\mem3|filt0|del[1][3]~q  & !\mem3|filt0|Add1~1 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & ((!\mem3|filt0|Add1~1 ) # 
// (!\mem3|filt0|del[1][3]~q ))))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.datab(\mem3|filt0|del[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~1 ),
	.combout(\mem3|filt0|Add1~2_combout ),
	.cout(\mem3|filt0|Add1~3 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~2 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
fiftyfivenm_lcell_comb \mem3|filt0|Add1~4 (
// Equation(s):
// \mem3|filt0|Add1~4_combout  = ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] $ (\mem3|filt0|del[1][4]~q  $ (!\mem3|filt0|Add1~3 )))) # (GND)
// \mem3|filt0|Add1~5  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & ((\mem3|filt0|del[1][4]~q ) # (!\mem3|filt0|Add1~3 ))) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & (\mem3|filt0|del[1][4]~q  & 
// !\mem3|filt0|Add1~3 )))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datab(\mem3|filt0|del[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~3 ),
	.combout(\mem3|filt0|Add1~4_combout ),
	.cout(\mem3|filt0|Add1~5 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~4 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
fiftyfivenm_lcell_comb \mem3|filt0|Add1~6 (
// Equation(s):
// \mem3|filt0|Add1~6_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & ((\mem3|filt0|del[1][5]~q  & (\mem3|filt0|Add1~5  & VCC)) # (!\mem3|filt0|del[1][5]~q  & (!\mem3|filt0|Add1~5 )))) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & ((\mem3|filt0|del[1][5]~q  & (!\mem3|filt0|Add1~5 )) # (!\mem3|filt0|del[1][5]~q  & ((\mem3|filt0|Add1~5 ) # (GND)))))
// \mem3|filt0|Add1~7  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & (!\mem3|filt0|del[1][5]~q  & !\mem3|filt0|Add1~5 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & ((!\mem3|filt0|Add1~5 ) # 
// (!\mem3|filt0|del[1][5]~q ))))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datab(\mem3|filt0|del[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~5 ),
	.combout(\mem3|filt0|Add1~6_combout ),
	.cout(\mem3|filt0|Add1~7 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~6 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
fiftyfivenm_lcell_comb \mem3|filt0|Add1~8 (
// Equation(s):
// \mem3|filt0|Add1~8_combout  = ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] $ (\mem3|filt0|del[1][6]~q  $ (!\mem3|filt0|Add1~7 )))) # (GND)
// \mem3|filt0|Add1~9  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & ((\mem3|filt0|del[1][6]~q ) # (!\mem3|filt0|Add1~7 ))) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & (\mem3|filt0|del[1][6]~q  & 
// !\mem3|filt0|Add1~7 )))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datab(\mem3|filt0|del[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~7 ),
	.combout(\mem3|filt0|Add1~8_combout ),
	.cout(\mem3|filt0|Add1~9 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~8 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
fiftyfivenm_lcell_comb \mem3|filt0|Add1~10 (
// Equation(s):
// \mem3|filt0|Add1~10_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & ((\mem3|filt0|del[1][7]~q  & (\mem3|filt0|Add1~9  & VCC)) # (!\mem3|filt0|del[1][7]~q  & (!\mem3|filt0|Add1~9 )))) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & ((\mem3|filt0|del[1][7]~q  & (!\mem3|filt0|Add1~9 )) # (!\mem3|filt0|del[1][7]~q  & ((\mem3|filt0|Add1~9 ) # (GND)))))
// \mem3|filt0|Add1~11  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & (!\mem3|filt0|del[1][7]~q  & !\mem3|filt0|Add1~9 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & ((!\mem3|filt0|Add1~9 ) # 
// (!\mem3|filt0|del[1][7]~q ))))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.datab(\mem3|filt0|del[1][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~9 ),
	.combout(\mem3|filt0|Add1~10_combout ),
	.cout(\mem3|filt0|Add1~11 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~10 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
fiftyfivenm_lcell_comb \mem3|filt0|Add1~12 (
// Equation(s):
// \mem3|filt0|Add1~12_combout  = ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] $ (\mem3|filt0|del[1][8]~q  $ (!\mem3|filt0|Add1~11 )))) # (GND)
// \mem3|filt0|Add1~13  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & ((\mem3|filt0|del[1][8]~q ) # (!\mem3|filt0|Add1~11 ))) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & (\mem3|filt0|del[1][8]~q  & 
// !\mem3|filt0|Add1~11 )))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datab(\mem3|filt0|del[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~11 ),
	.combout(\mem3|filt0|Add1~12_combout ),
	.cout(\mem3|filt0|Add1~13 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~12 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
fiftyfivenm_lcell_comb \mem3|filt0|Add1~14 (
// Equation(s):
// \mem3|filt0|Add1~14_combout  = (\mem3|filt0|del[1][9]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & (\mem3|filt0|Add1~13  & VCC)) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & (!\mem3|filt0|Add1~13 )))) 
// # (!\mem3|filt0|del[1][9]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & (!\mem3|filt0|Add1~13 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & ((\mem3|filt0|Add1~13 ) # (GND)))))
// \mem3|filt0|Add1~15  = CARRY((\mem3|filt0|del[1][9]~q  & (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & !\mem3|filt0|Add1~13 )) # (!\mem3|filt0|del[1][9]~q  & ((!\mem3|filt0|Add1~13 ) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]))))

	.dataa(\mem3|filt0|del[1][9]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~13 ),
	.combout(\mem3|filt0|Add1~14_combout ),
	.cout(\mem3|filt0|Add1~15 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~14 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
fiftyfivenm_lcell_comb \mem3|filt0|Add1~16 (
// Equation(s):
// \mem3|filt0|Add1~16_combout  = ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] $ (\mem3|filt0|del[1][10]~q  $ (!\mem3|filt0|Add1~15 )))) # (GND)
// \mem3|filt0|Add1~17  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & ((\mem3|filt0|del[1][10]~q ) # (!\mem3|filt0|Add1~15 ))) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & (\mem3|filt0|del[1][10]~q  & 
// !\mem3|filt0|Add1~15 )))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datab(\mem3|filt0|del[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~15 ),
	.combout(\mem3|filt0|Add1~16_combout ),
	.cout(\mem3|filt0|Add1~17 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~16 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
fiftyfivenm_lcell_comb \mem3|filt0|Add1~18 (
// Equation(s):
// \mem3|filt0|Add1~18_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & ((\mem3|filt0|del[1][11]~q  & (\mem3|filt0|Add1~17  & VCC)) # (!\mem3|filt0|del[1][11]~q  & (!\mem3|filt0|Add1~17 )))) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & ((\mem3|filt0|del[1][11]~q  & (!\mem3|filt0|Add1~17 )) # (!\mem3|filt0|del[1][11]~q  & ((\mem3|filt0|Add1~17 ) # (GND)))))
// \mem3|filt0|Add1~19  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & (!\mem3|filt0|del[1][11]~q  & !\mem3|filt0|Add1~17 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & ((!\mem3|filt0|Add1~17 ) # 
// (!\mem3|filt0|del[1][11]~q ))))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.datab(\mem3|filt0|del[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~17 ),
	.combout(\mem3|filt0|Add1~18_combout ),
	.cout(\mem3|filt0|Add1~19 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~18 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
fiftyfivenm_lcell_comb \mem3|filt0|Add1~20 (
// Equation(s):
// \mem3|filt0|Add1~20_combout  = ((\mem3|filt0|del[1][12]~q  $ (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] $ (!\mem3|filt0|Add1~19 )))) # (GND)
// \mem3|filt0|Add1~21  = CARRY((\mem3|filt0|del[1][12]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]) # (!\mem3|filt0|Add1~19 ))) # (!\mem3|filt0|del[1][12]~q  & (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & 
// !\mem3|filt0|Add1~19 )))

	.dataa(\mem3|filt0|del[1][12]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~19 ),
	.combout(\mem3|filt0|Add1~20_combout ),
	.cout(\mem3|filt0|Add1~21 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~20 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
fiftyfivenm_lcell_comb \mem3|filt0|Add1~22 (
// Equation(s):
// \mem3|filt0|Add1~22_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((\mem3|filt0|del[1][13]~q  & (\mem3|filt0|Add1~21  & VCC)) # (!\mem3|filt0|del[1][13]~q  & (!\mem3|filt0|Add1~21 )))) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((\mem3|filt0|del[1][13]~q  & (!\mem3|filt0|Add1~21 )) # (!\mem3|filt0|del[1][13]~q  & ((\mem3|filt0|Add1~21 ) # (GND)))))
// \mem3|filt0|Add1~23  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & (!\mem3|filt0|del[1][13]~q  & !\mem3|filt0|Add1~21 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((!\mem3|filt0|Add1~21 ) # 
// (!\mem3|filt0|del[1][13]~q ))))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.datab(\mem3|filt0|del[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~21 ),
	.combout(\mem3|filt0|Add1~22_combout ),
	.cout(\mem3|filt0|Add1~23 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~22 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
fiftyfivenm_lcell_comb \mem3|filt0|Add1~24 (
// Equation(s):
// \mem3|filt0|Add1~24_combout  = ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] $ (\mem3|filt0|del[1][14]~q  $ (!\mem3|filt0|Add1~23 )))) # (GND)
// \mem3|filt0|Add1~25  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & ((\mem3|filt0|del[1][14]~q ) # (!\mem3|filt0|Add1~23 ))) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & (\mem3|filt0|del[1][14]~q  & 
// !\mem3|filt0|Add1~23 )))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.datab(\mem3|filt0|del[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~23 ),
	.combout(\mem3|filt0|Add1~24_combout ),
	.cout(\mem3|filt0|Add1~25 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~24 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
fiftyfivenm_lcell_comb \mem3|filt0|Add1~26 (
// Equation(s):
// \mem3|filt0|Add1~26_combout  = (\mem3|filt0|del[1][15]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & (\mem3|filt0|Add1~25  & VCC)) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & (!\mem3|filt0|Add1~25 
// )))) # (!\mem3|filt0|del[1][15]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & (!\mem3|filt0|Add1~25 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & ((\mem3|filt0|Add1~25 ) # (GND)))))
// \mem3|filt0|Add1~27  = CARRY((\mem3|filt0|del[1][15]~q  & (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & !\mem3|filt0|Add1~25 )) # (!\mem3|filt0|del[1][15]~q  & ((!\mem3|filt0|Add1~25 ) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]))))

	.dataa(\mem3|filt0|del[1][15]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~25 ),
	.combout(\mem3|filt0|Add1~26_combout ),
	.cout(\mem3|filt0|Add1~27 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~26 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
fiftyfivenm_lcell_comb \mem3|filt0|Add1~28 (
// Equation(s):
// \mem3|filt0|Add1~28_combout  = ((\mem3|filt0|del[1][16]~q  $ (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] $ (!\mem3|filt0|Add1~27 )))) # (GND)
// \mem3|filt0|Add1~29  = CARRY((\mem3|filt0|del[1][16]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]) # (!\mem3|filt0|Add1~27 ))) # (!\mem3|filt0|del[1][16]~q  & (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & 
// !\mem3|filt0|Add1~27 )))

	.dataa(\mem3|filt0|del[1][16]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~27 ),
	.combout(\mem3|filt0|Add1~28_combout ),
	.cout(\mem3|filt0|Add1~29 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~28 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
fiftyfivenm_lcell_comb \mem3|filt0|Add1~30 (
// Equation(s):
// \mem3|filt0|Add1~30_combout  = (\mem3|filt0|del[1][17]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & (\mem3|filt0|Add1~29  & VCC)) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & (!\mem3|filt0|Add1~29 
// )))) # (!\mem3|filt0|del[1][17]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & (!\mem3|filt0|Add1~29 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & ((\mem3|filt0|Add1~29 ) # (GND)))))
// \mem3|filt0|Add1~31  = CARRY((\mem3|filt0|del[1][17]~q  & (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & !\mem3|filt0|Add1~29 )) # (!\mem3|filt0|del[1][17]~q  & ((!\mem3|filt0|Add1~29 ) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]))))

	.dataa(\mem3|filt0|del[1][17]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~29 ),
	.combout(\mem3|filt0|Add1~30_combout ),
	.cout(\mem3|filt0|Add1~31 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~30 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
fiftyfivenm_lcell_comb \mem3|filt0|Add1~32 (
// Equation(s):
// \mem3|filt0|Add1~32_combout  = ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] $ (\mem3|filt0|del[1][18]~q  $ (!\mem3|filt0|Add1~31 )))) # (GND)
// \mem3|filt0|Add1~33  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & ((\mem3|filt0|del[1][18]~q ) # (!\mem3|filt0|Add1~31 ))) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & (\mem3|filt0|del[1][18]~q  & 
// !\mem3|filt0|Add1~31 )))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]),
	.datab(\mem3|filt0|del[1][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~31 ),
	.combout(\mem3|filt0|Add1~32_combout ),
	.cout(\mem3|filt0|Add1~33 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~32 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N8
fiftyfivenm_lcell_comb \mem3|filt0|regq[0]~24 (
// Equation(s):
// \mem3|filt0|regq[0]~24_combout  = (\mem3|filt0|Add2~0_combout  & (\mem3|filt0|Add1~0_combout  $ (VCC))) # (!\mem3|filt0|Add2~0_combout  & (\mem3|filt0|Add1~0_combout  & VCC))
// \mem3|filt0|regq[0]~25  = CARRY((\mem3|filt0|Add2~0_combout  & \mem3|filt0|Add1~0_combout ))

	.dataa(\mem3|filt0|Add2~0_combout ),
	.datab(\mem3|filt0|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem3|filt0|regq[0]~24_combout ),
	.cout(\mem3|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \mem3|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \mem3|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N10
fiftyfivenm_lcell_comb \mem3|filt0|regq[1]~26 (
// Equation(s):
// \mem3|filt0|regq[1]~26_combout  = (\mem3|filt0|Add2~2_combout  & ((\mem3|filt0|Add1~2_combout  & (\mem3|filt0|regq[0]~25  & VCC)) # (!\mem3|filt0|Add1~2_combout  & (!\mem3|filt0|regq[0]~25 )))) # (!\mem3|filt0|Add2~2_combout  & 
// ((\mem3|filt0|Add1~2_combout  & (!\mem3|filt0|regq[0]~25 )) # (!\mem3|filt0|Add1~2_combout  & ((\mem3|filt0|regq[0]~25 ) # (GND)))))
// \mem3|filt0|regq[1]~27  = CARRY((\mem3|filt0|Add2~2_combout  & (!\mem3|filt0|Add1~2_combout  & !\mem3|filt0|regq[0]~25 )) # (!\mem3|filt0|Add2~2_combout  & ((!\mem3|filt0|regq[0]~25 ) # (!\mem3|filt0|Add1~2_combout ))))

	.dataa(\mem3|filt0|Add2~2_combout ),
	.datab(\mem3|filt0|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[0]~25 ),
	.combout(\mem3|filt0|regq[1]~26_combout ),
	.cout(\mem3|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \mem3|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
fiftyfivenm_lcell_comb \mem3|filt0|regq[2]~28 (
// Equation(s):
// \mem3|filt0|regq[2]~28_combout  = ((\mem3|filt0|Add2~4_combout  $ (\mem3|filt0|Add1~4_combout  $ (!\mem3|filt0|regq[1]~27 )))) # (GND)
// \mem3|filt0|regq[2]~29  = CARRY((\mem3|filt0|Add2~4_combout  & ((\mem3|filt0|Add1~4_combout ) # (!\mem3|filt0|regq[1]~27 ))) # (!\mem3|filt0|Add2~4_combout  & (\mem3|filt0|Add1~4_combout  & !\mem3|filt0|regq[1]~27 )))

	.dataa(\mem3|filt0|Add2~4_combout ),
	.datab(\mem3|filt0|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[1]~27 ),
	.combout(\mem3|filt0|regq[2]~28_combout ),
	.cout(\mem3|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \mem3|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N14
fiftyfivenm_lcell_comb \mem3|filt0|regq[3]~30 (
// Equation(s):
// \mem3|filt0|regq[3]~30_combout  = (\mem3|filt0|Add2~6_combout  & ((\mem3|filt0|Add1~6_combout  & (\mem3|filt0|regq[2]~29  & VCC)) # (!\mem3|filt0|Add1~6_combout  & (!\mem3|filt0|regq[2]~29 )))) # (!\mem3|filt0|Add2~6_combout  & 
// ((\mem3|filt0|Add1~6_combout  & (!\mem3|filt0|regq[2]~29 )) # (!\mem3|filt0|Add1~6_combout  & ((\mem3|filt0|regq[2]~29 ) # (GND)))))
// \mem3|filt0|regq[3]~31  = CARRY((\mem3|filt0|Add2~6_combout  & (!\mem3|filt0|Add1~6_combout  & !\mem3|filt0|regq[2]~29 )) # (!\mem3|filt0|Add2~6_combout  & ((!\mem3|filt0|regq[2]~29 ) # (!\mem3|filt0|Add1~6_combout ))))

	.dataa(\mem3|filt0|Add2~6_combout ),
	.datab(\mem3|filt0|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[2]~29 ),
	.combout(\mem3|filt0|regq[3]~30_combout ),
	.cout(\mem3|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \mem3|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N16
fiftyfivenm_lcell_comb \mem3|filt0|regq[4]~32 (
// Equation(s):
// \mem3|filt0|regq[4]~32_combout  = ((\mem3|filt0|Add1~8_combout  $ (\mem3|filt0|Add2~8_combout  $ (!\mem3|filt0|regq[3]~31 )))) # (GND)
// \mem3|filt0|regq[4]~33  = CARRY((\mem3|filt0|Add1~8_combout  & ((\mem3|filt0|Add2~8_combout ) # (!\mem3|filt0|regq[3]~31 ))) # (!\mem3|filt0|Add1~8_combout  & (\mem3|filt0|Add2~8_combout  & !\mem3|filt0|regq[3]~31 )))

	.dataa(\mem3|filt0|Add1~8_combout ),
	.datab(\mem3|filt0|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[3]~31 ),
	.combout(\mem3|filt0|regq[4]~32_combout ),
	.cout(\mem3|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \mem3|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N18
fiftyfivenm_lcell_comb \mem3|filt0|regq[5]~34 (
// Equation(s):
// \mem3|filt0|regq[5]~34_combout  = (\mem3|filt0|Add1~10_combout  & ((\mem3|filt0|Add2~10_combout  & (\mem3|filt0|regq[4]~33  & VCC)) # (!\mem3|filt0|Add2~10_combout  & (!\mem3|filt0|regq[4]~33 )))) # (!\mem3|filt0|Add1~10_combout  & 
// ((\mem3|filt0|Add2~10_combout  & (!\mem3|filt0|regq[4]~33 )) # (!\mem3|filt0|Add2~10_combout  & ((\mem3|filt0|regq[4]~33 ) # (GND)))))
// \mem3|filt0|regq[5]~35  = CARRY((\mem3|filt0|Add1~10_combout  & (!\mem3|filt0|Add2~10_combout  & !\mem3|filt0|regq[4]~33 )) # (!\mem3|filt0|Add1~10_combout  & ((!\mem3|filt0|regq[4]~33 ) # (!\mem3|filt0|Add2~10_combout ))))

	.dataa(\mem3|filt0|Add1~10_combout ),
	.datab(\mem3|filt0|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[4]~33 ),
	.combout(\mem3|filt0|regq[5]~34_combout ),
	.cout(\mem3|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \mem3|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
fiftyfivenm_lcell_comb \mem3|filt0|regq[6]~36 (
// Equation(s):
// \mem3|filt0|regq[6]~36_combout  = ((\mem3|filt0|Add1~12_combout  $ (\mem3|filt0|Add2~12_combout  $ (!\mem3|filt0|regq[5]~35 )))) # (GND)
// \mem3|filt0|regq[6]~37  = CARRY((\mem3|filt0|Add1~12_combout  & ((\mem3|filt0|Add2~12_combout ) # (!\mem3|filt0|regq[5]~35 ))) # (!\mem3|filt0|Add1~12_combout  & (\mem3|filt0|Add2~12_combout  & !\mem3|filt0|regq[5]~35 )))

	.dataa(\mem3|filt0|Add1~12_combout ),
	.datab(\mem3|filt0|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[5]~35 ),
	.combout(\mem3|filt0|regq[6]~36_combout ),
	.cout(\mem3|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \mem3|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
fiftyfivenm_lcell_comb \mem3|filt0|regq[7]~38 (
// Equation(s):
// \mem3|filt0|regq[7]~38_combout  = (\mem3|filt0|Add1~14_combout  & ((\mem3|filt0|Add2~14_combout  & (\mem3|filt0|regq[6]~37  & VCC)) # (!\mem3|filt0|Add2~14_combout  & (!\mem3|filt0|regq[6]~37 )))) # (!\mem3|filt0|Add1~14_combout  & 
// ((\mem3|filt0|Add2~14_combout  & (!\mem3|filt0|regq[6]~37 )) # (!\mem3|filt0|Add2~14_combout  & ((\mem3|filt0|regq[6]~37 ) # (GND)))))
// \mem3|filt0|regq[7]~39  = CARRY((\mem3|filt0|Add1~14_combout  & (!\mem3|filt0|Add2~14_combout  & !\mem3|filt0|regq[6]~37 )) # (!\mem3|filt0|Add1~14_combout  & ((!\mem3|filt0|regq[6]~37 ) # (!\mem3|filt0|Add2~14_combout ))))

	.dataa(\mem3|filt0|Add1~14_combout ),
	.datab(\mem3|filt0|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[6]~37 ),
	.combout(\mem3|filt0|regq[7]~38_combout ),
	.cout(\mem3|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \mem3|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N24
fiftyfivenm_lcell_comb \mem3|filt0|regq[8]~40 (
// Equation(s):
// \mem3|filt0|regq[8]~40_combout  = ((\mem3|filt0|Add2~16_combout  $ (\mem3|filt0|Add1~16_combout  $ (!\mem3|filt0|regq[7]~39 )))) # (GND)
// \mem3|filt0|regq[8]~41  = CARRY((\mem3|filt0|Add2~16_combout  & ((\mem3|filt0|Add1~16_combout ) # (!\mem3|filt0|regq[7]~39 ))) # (!\mem3|filt0|Add2~16_combout  & (\mem3|filt0|Add1~16_combout  & !\mem3|filt0|regq[7]~39 )))

	.dataa(\mem3|filt0|Add2~16_combout ),
	.datab(\mem3|filt0|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[7]~39 ),
	.combout(\mem3|filt0|regq[8]~40_combout ),
	.cout(\mem3|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \mem3|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
fiftyfivenm_lcell_comb \mem3|filt0|regq[9]~42 (
// Equation(s):
// \mem3|filt0|regq[9]~42_combout  = (\mem3|filt0|Add1~18_combout  & ((\mem3|filt0|Add2~18_combout  & (\mem3|filt0|regq[8]~41  & VCC)) # (!\mem3|filt0|Add2~18_combout  & (!\mem3|filt0|regq[8]~41 )))) # (!\mem3|filt0|Add1~18_combout  & 
// ((\mem3|filt0|Add2~18_combout  & (!\mem3|filt0|regq[8]~41 )) # (!\mem3|filt0|Add2~18_combout  & ((\mem3|filt0|regq[8]~41 ) # (GND)))))
// \mem3|filt0|regq[9]~43  = CARRY((\mem3|filt0|Add1~18_combout  & (!\mem3|filt0|Add2~18_combout  & !\mem3|filt0|regq[8]~41 )) # (!\mem3|filt0|Add1~18_combout  & ((!\mem3|filt0|regq[8]~41 ) # (!\mem3|filt0|Add2~18_combout ))))

	.dataa(\mem3|filt0|Add1~18_combout ),
	.datab(\mem3|filt0|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[8]~41 ),
	.combout(\mem3|filt0|regq[9]~42_combout ),
	.cout(\mem3|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \mem3|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N28
fiftyfivenm_lcell_comb \mem3|filt0|regq[10]~44 (
// Equation(s):
// \mem3|filt0|regq[10]~44_combout  = ((\mem3|filt0|Add1~20_combout  $ (\mem3|filt0|Add2~20_combout  $ (!\mem3|filt0|regq[9]~43 )))) # (GND)
// \mem3|filt0|regq[10]~45  = CARRY((\mem3|filt0|Add1~20_combout  & ((\mem3|filt0|Add2~20_combout ) # (!\mem3|filt0|regq[9]~43 ))) # (!\mem3|filt0|Add1~20_combout  & (\mem3|filt0|Add2~20_combout  & !\mem3|filt0|regq[9]~43 )))

	.dataa(\mem3|filt0|Add1~20_combout ),
	.datab(\mem3|filt0|Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[9]~43 ),
	.combout(\mem3|filt0|regq[10]~44_combout ),
	.cout(\mem3|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \mem3|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N30
fiftyfivenm_lcell_comb \mem3|filt0|regq[11]~46 (
// Equation(s):
// \mem3|filt0|regq[11]~46_combout  = (\mem3|filt0|Add2~22_combout  & ((\mem3|filt0|Add1~22_combout  & (\mem3|filt0|regq[10]~45  & VCC)) # (!\mem3|filt0|Add1~22_combout  & (!\mem3|filt0|regq[10]~45 )))) # (!\mem3|filt0|Add2~22_combout  & 
// ((\mem3|filt0|Add1~22_combout  & (!\mem3|filt0|regq[10]~45 )) # (!\mem3|filt0|Add1~22_combout  & ((\mem3|filt0|regq[10]~45 ) # (GND)))))
// \mem3|filt0|regq[11]~47  = CARRY((\mem3|filt0|Add2~22_combout  & (!\mem3|filt0|Add1~22_combout  & !\mem3|filt0|regq[10]~45 )) # (!\mem3|filt0|Add2~22_combout  & ((!\mem3|filt0|regq[10]~45 ) # (!\mem3|filt0|Add1~22_combout ))))

	.dataa(\mem3|filt0|Add2~22_combout ),
	.datab(\mem3|filt0|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[10]~45 ),
	.combout(\mem3|filt0|regq[11]~46_combout ),
	.cout(\mem3|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \mem3|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
fiftyfivenm_lcell_comb \mem3|filt0|regq[12]~48 (
// Equation(s):
// \mem3|filt0|regq[12]~48_combout  = ((\mem3|filt0|Add2~24_combout  $ (\mem3|filt0|Add1~24_combout  $ (!\mem3|filt0|regq[11]~47 )))) # (GND)
// \mem3|filt0|regq[12]~49  = CARRY((\mem3|filt0|Add2~24_combout  & ((\mem3|filt0|Add1~24_combout ) # (!\mem3|filt0|regq[11]~47 ))) # (!\mem3|filt0|Add2~24_combout  & (\mem3|filt0|Add1~24_combout  & !\mem3|filt0|regq[11]~47 )))

	.dataa(\mem3|filt0|Add2~24_combout ),
	.datab(\mem3|filt0|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[11]~47 ),
	.combout(\mem3|filt0|regq[12]~48_combout ),
	.cout(\mem3|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \mem3|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
fiftyfivenm_lcell_comb \mem3|filt0|regq[13]~50 (
// Equation(s):
// \mem3|filt0|regq[13]~50_combout  = (\mem3|filt0|Add1~26_combout  & ((\mem3|filt0|Add2~26_combout  & (\mem3|filt0|regq[12]~49  & VCC)) # (!\mem3|filt0|Add2~26_combout  & (!\mem3|filt0|regq[12]~49 )))) # (!\mem3|filt0|Add1~26_combout  & 
// ((\mem3|filt0|Add2~26_combout  & (!\mem3|filt0|regq[12]~49 )) # (!\mem3|filt0|Add2~26_combout  & ((\mem3|filt0|regq[12]~49 ) # (GND)))))
// \mem3|filt0|regq[13]~51  = CARRY((\mem3|filt0|Add1~26_combout  & (!\mem3|filt0|Add2~26_combout  & !\mem3|filt0|regq[12]~49 )) # (!\mem3|filt0|Add1~26_combout  & ((!\mem3|filt0|regq[12]~49 ) # (!\mem3|filt0|Add2~26_combout ))))

	.dataa(\mem3|filt0|Add1~26_combout ),
	.datab(\mem3|filt0|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[12]~49 ),
	.combout(\mem3|filt0|regq[13]~50_combout ),
	.cout(\mem3|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \mem3|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
fiftyfivenm_lcell_comb \mem3|filt0|regq[14]~52 (
// Equation(s):
// \mem3|filt0|regq[14]~52_combout  = ((\mem3|filt0|Add1~28_combout  $ (\mem3|filt0|Add2~28_combout  $ (!\mem3|filt0|regq[13]~51 )))) # (GND)
// \mem3|filt0|regq[14]~53  = CARRY((\mem3|filt0|Add1~28_combout  & ((\mem3|filt0|Add2~28_combout ) # (!\mem3|filt0|regq[13]~51 ))) # (!\mem3|filt0|Add1~28_combout  & (\mem3|filt0|Add2~28_combout  & !\mem3|filt0|regq[13]~51 )))

	.dataa(\mem3|filt0|Add1~28_combout ),
	.datab(\mem3|filt0|Add2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[13]~51 ),
	.combout(\mem3|filt0|regq[14]~52_combout ),
	.cout(\mem3|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \mem3|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
fiftyfivenm_lcell_comb \mem3|filt0|regq[15]~54 (
// Equation(s):
// \mem3|filt0|regq[15]~54_combout  = (\mem3|filt0|Add2~30_combout  & ((\mem3|filt0|Add1~30_combout  & (\mem3|filt0|regq[14]~53  & VCC)) # (!\mem3|filt0|Add1~30_combout  & (!\mem3|filt0|regq[14]~53 )))) # (!\mem3|filt0|Add2~30_combout  & 
// ((\mem3|filt0|Add1~30_combout  & (!\mem3|filt0|regq[14]~53 )) # (!\mem3|filt0|Add1~30_combout  & ((\mem3|filt0|regq[14]~53 ) # (GND)))))
// \mem3|filt0|regq[15]~55  = CARRY((\mem3|filt0|Add2~30_combout  & (!\mem3|filt0|Add1~30_combout  & !\mem3|filt0|regq[14]~53 )) # (!\mem3|filt0|Add2~30_combout  & ((!\mem3|filt0|regq[14]~53 ) # (!\mem3|filt0|Add1~30_combout ))))

	.dataa(\mem3|filt0|Add2~30_combout ),
	.datab(\mem3|filt0|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[14]~53 ),
	.combout(\mem3|filt0|regq[15]~54_combout ),
	.cout(\mem3|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \mem3|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
fiftyfivenm_lcell_comb \mem3|filt0|regq[16]~56 (
// Equation(s):
// \mem3|filt0|regq[16]~56_combout  = ((\mem3|filt0|Add2~32_combout  $ (\mem3|filt0|Add1~32_combout  $ (!\mem3|filt0|regq[15]~55 )))) # (GND)
// \mem3|filt0|regq[16]~57  = CARRY((\mem3|filt0|Add2~32_combout  & ((\mem3|filt0|Add1~32_combout ) # (!\mem3|filt0|regq[15]~55 ))) # (!\mem3|filt0|Add2~32_combout  & (\mem3|filt0|Add1~32_combout  & !\mem3|filt0|regq[15]~55 )))

	.dataa(\mem3|filt0|Add2~32_combout ),
	.datab(\mem3|filt0|Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[15]~55 ),
	.combout(\mem3|filt0|regq[16]~56_combout ),
	.cout(\mem3|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \mem3|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
fiftyfivenm_lcell_comb \mem3|filt0|Add2~34 (
// Equation(s):
// \mem3|filt0|Add2~34_combout  = (\mem3|filt0|del[2][19]~q  & ((\mem3|filt0|del[3][19]~q  & (\mem3|filt0|Add2~33  & VCC)) # (!\mem3|filt0|del[3][19]~q  & (!\mem3|filt0|Add2~33 )))) # (!\mem3|filt0|del[2][19]~q  & ((\mem3|filt0|del[3][19]~q  & 
// (!\mem3|filt0|Add2~33 )) # (!\mem3|filt0|del[3][19]~q  & ((\mem3|filt0|Add2~33 ) # (GND)))))
// \mem3|filt0|Add2~35  = CARRY((\mem3|filt0|del[2][19]~q  & (!\mem3|filt0|del[3][19]~q  & !\mem3|filt0|Add2~33 )) # (!\mem3|filt0|del[2][19]~q  & ((!\mem3|filt0|Add2~33 ) # (!\mem3|filt0|del[3][19]~q ))))

	.dataa(\mem3|filt0|del[2][19]~q ),
	.datab(\mem3|filt0|del[3][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~33 ),
	.combout(\mem3|filt0|Add2~34_combout ),
	.cout(\mem3|filt0|Add2~35 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~34 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
fiftyfivenm_lcell_comb \mem3|filt0|Add1~34 (
// Equation(s):
// \mem3|filt0|Add1~34_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & ((\mem3|filt0|del[1][19]~q  & (\mem3|filt0|Add1~33  & VCC)) # (!\mem3|filt0|del[1][19]~q  & (!\mem3|filt0|Add1~33 )))) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & ((\mem3|filt0|del[1][19]~q  & (!\mem3|filt0|Add1~33 )) # (!\mem3|filt0|del[1][19]~q  & ((\mem3|filt0|Add1~33 ) # (GND)))))
// \mem3|filt0|Add1~35  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & (!\mem3|filt0|del[1][19]~q  & !\mem3|filt0|Add1~33 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & ((!\mem3|filt0|Add1~33 ) # 
// (!\mem3|filt0|del[1][19]~q ))))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]),
	.datab(\mem3|filt0|del[1][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~33 ),
	.combout(\mem3|filt0|Add1~34_combout ),
	.cout(\mem3|filt0|Add1~35 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~34 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
fiftyfivenm_lcell_comb \mem3|filt0|regq[17]~58 (
// Equation(s):
// \mem3|filt0|regq[17]~58_combout  = (\mem3|filt0|Add2~34_combout  & ((\mem3|filt0|Add1~34_combout  & (\mem3|filt0|regq[16]~57  & VCC)) # (!\mem3|filt0|Add1~34_combout  & (!\mem3|filt0|regq[16]~57 )))) # (!\mem3|filt0|Add2~34_combout  & 
// ((\mem3|filt0|Add1~34_combout  & (!\mem3|filt0|regq[16]~57 )) # (!\mem3|filt0|Add1~34_combout  & ((\mem3|filt0|regq[16]~57 ) # (GND)))))
// \mem3|filt0|regq[17]~59  = CARRY((\mem3|filt0|Add2~34_combout  & (!\mem3|filt0|Add1~34_combout  & !\mem3|filt0|regq[16]~57 )) # (!\mem3|filt0|Add2~34_combout  & ((!\mem3|filt0|regq[16]~57 ) # (!\mem3|filt0|Add1~34_combout ))))

	.dataa(\mem3|filt0|Add2~34_combout ),
	.datab(\mem3|filt0|Add1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[16]~57 ),
	.combout(\mem3|filt0|regq[17]~58_combout ),
	.cout(\mem3|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \mem3|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y24_N0
fiftyfivenm_mac_mult \mem3|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem3|filt0|regq[17]~58_combout ,\mem3|filt0|regq[16]~56_combout ,\mem3|filt0|regq[15]~54_combout ,\mem3|filt0|regq[14]~52_combout ,\mem3|filt0|regq[13]~50_combout ,\mem3|filt0|regq[12]~48_combout ,\mem3|filt0|regq[11]~46_combout ,\mem3|filt0|regq[10]~44_combout ,
\mem3|filt0|regq[9]~42_combout ,\mem3|filt0|regq[8]~40_combout ,\mem3|filt0|regq[7]~38_combout ,\mem3|filt0|regq[6]~36_combout ,\mem3|filt0|regq[5]~34_combout ,\mem3|filt0|regq[4]~32_combout ,\mem3|filt0|regq[3]~30_combout ,\mem3|filt0|regq[2]~28_combout ,
\mem3|filt0|regq[1]~26_combout ,\mem3|filt0|regq[0]~24_combout }),
	.datab({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem3|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \mem3|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem3|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem3|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem3|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem3|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y24_N2
fiftyfivenm_mac_out \mem3|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem3|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\mem3|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\mem3|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\mem3|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\mem3|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\mem3|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\mem3|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\mem3|Mult1|auto_generated|mac_mult1~dataout ,\mem3|Mult1|auto_generated|mac_mult1~4 ,\mem3|Mult1|auto_generated|mac_mult1~3 ,\mem3|Mult1|auto_generated|mac_mult1~2 ,\mem3|Mult1|auto_generated|mac_mult1~1 ,\mem3|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem3|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem3|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N14
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~0_combout  = (\mem3|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem3|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem3|Mult1|auto_generated|mac_out4~dataout  & 
// VCC))
// \mem3|Mult1|auto_generated|op_1~1  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT18  & \mem3|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem3|Mult1|auto_generated|op_1~0_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem3|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N16
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~2_combout  = (\mem3|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT1  & (\mem3|Mult1|auto_generated|op_1~1  & VCC)) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// (!\mem3|Mult1|auto_generated|op_1~1 )))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\mem3|Mult1|auto_generated|op_1~1 )) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((\mem3|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \mem3|Mult1|auto_generated|op_1~3  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT1  & !\mem3|Mult1|auto_generated|op_1~1 )) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((!\mem3|Mult1|auto_generated|op_1~1 ) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~1 ),
	.combout(\mem3|Mult1|auto_generated|op_1~2_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem3|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N18
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~4_combout  = ((\mem3|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\mem3|Mult1|auto_generated|mac_out4~DATAOUT2  $ (!\mem3|Mult1|auto_generated|op_1~3 )))) # (GND)
// \mem3|Mult1|auto_generated|op_1~5  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT2 ) # (!\mem3|Mult1|auto_generated|op_1~3 ))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\mem3|Mult1|auto_generated|mac_out4~DATAOUT2  & !\mem3|Mult1|auto_generated|op_1~3 )))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~3 ),
	.combout(\mem3|Mult1|auto_generated|op_1~4_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem3|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N20
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~6_combout  = (\mem3|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT3  & (\mem3|Mult1|auto_generated|op_1~5  & VCC)) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// (!\mem3|Mult1|auto_generated|op_1~5 )))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\mem3|Mult1|auto_generated|op_1~5 )) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((\mem3|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \mem3|Mult1|auto_generated|op_1~7  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT3  & !\mem3|Mult1|auto_generated|op_1~5 )) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\mem3|Mult1|auto_generated|op_1~5 ) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~5 ),
	.combout(\mem3|Mult1|auto_generated|op_1~6_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem3|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N22
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~8_combout  = ((\mem3|Mult1|auto_generated|mac_out2~DATAOUT22  $ (\mem3|Mult1|auto_generated|mac_out4~DATAOUT4  $ (!\mem3|Mult1|auto_generated|op_1~7 )))) # (GND)
// \mem3|Mult1|auto_generated|op_1~9  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT22  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT4 ) # (!\mem3|Mult1|auto_generated|op_1~7 ))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT22  & 
// (\mem3|Mult1|auto_generated|mac_out4~DATAOUT4  & !\mem3|Mult1|auto_generated|op_1~7 )))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~7 ),
	.combout(\mem3|Mult1|auto_generated|op_1~8_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem3|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N24
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~10_combout  = (\mem3|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT5  & (\mem3|Mult1|auto_generated|op_1~9  & VCC)) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// (!\mem3|Mult1|auto_generated|op_1~9 )))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\mem3|Mult1|auto_generated|op_1~9 )) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((\mem3|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \mem3|Mult1|auto_generated|op_1~11  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT5  & !\mem3|Mult1|auto_generated|op_1~9 )) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\mem3|Mult1|auto_generated|op_1~9 ) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~9 ),
	.combout(\mem3|Mult1|auto_generated|op_1~10_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem3|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N26
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~12_combout  = ((\mem3|Mult1|auto_generated|mac_out2~DATAOUT24  $ (\mem3|Mult1|auto_generated|mac_out4~DATAOUT6  $ (!\mem3|Mult1|auto_generated|op_1~11 )))) # (GND)
// \mem3|Mult1|auto_generated|op_1~13  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT24  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT6 ) # (!\mem3|Mult1|auto_generated|op_1~11 ))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT24  & 
// (\mem3|Mult1|auto_generated|mac_out4~DATAOUT6  & !\mem3|Mult1|auto_generated|op_1~11 )))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~11 ),
	.combout(\mem3|Mult1|auto_generated|op_1~12_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem3|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N28
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~14_combout  = (\mem3|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT7  & (\mem3|Mult1|auto_generated|op_1~13  & VCC)) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// (!\mem3|Mult1|auto_generated|op_1~13 )))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\mem3|Mult1|auto_generated|op_1~13 )) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((\mem3|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \mem3|Mult1|auto_generated|op_1~15  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT7  & !\mem3|Mult1|auto_generated|op_1~13 )) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((!\mem3|Mult1|auto_generated|op_1~13 ) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~13 ),
	.combout(\mem3|Mult1|auto_generated|op_1~14_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem3|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N30
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~16_combout  = ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT8  $ (\mem3|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\mem3|Mult1|auto_generated|op_1~15 )))) # (GND)
// \mem3|Mult1|auto_generated|op_1~17  = CARRY((\mem3|Mult1|auto_generated|mac_out4~DATAOUT8  & ((\mem3|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\mem3|Mult1|auto_generated|op_1~15 ))) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT8  & 
// (\mem3|Mult1|auto_generated|mac_out2~DATAOUT26  & !\mem3|Mult1|auto_generated|op_1~15 )))

	.dataa(\mem3|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\mem3|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~15 ),
	.combout(\mem3|Mult1|auto_generated|op_1~16_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem3|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N0
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~18_combout  = (\mem3|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\mem3|Mult1|auto_generated|mac_out2~DATAOUT27  & (\mem3|Mult1|auto_generated|op_1~17  & VCC)) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// (!\mem3|Mult1|auto_generated|op_1~17 )))) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\mem3|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\mem3|Mult1|auto_generated|op_1~17 )) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((\mem3|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \mem3|Mult1|auto_generated|op_1~19  = CARRY((\mem3|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT27  & !\mem3|Mult1|auto_generated|op_1~17 )) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((!\mem3|Mult1|auto_generated|op_1~17 ) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\mem3|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\mem3|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~17 ),
	.combout(\mem3|Mult1|auto_generated|op_1~18_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem3|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~20_combout  = ((\mem3|Mult1|auto_generated|mac_out2~DATAOUT28  $ (\mem3|Mult1|auto_generated|mac_out4~DATAOUT10  $ (!\mem3|Mult1|auto_generated|op_1~19 )))) # (GND)
// \mem3|Mult1|auto_generated|op_1~21  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT28  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT10 ) # (!\mem3|Mult1|auto_generated|op_1~19 ))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT28  & 
// (\mem3|Mult1|auto_generated|mac_out4~DATAOUT10  & !\mem3|Mult1|auto_generated|op_1~19 )))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~19 ),
	.combout(\mem3|Mult1|auto_generated|op_1~20_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem3|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N4
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~22_combout  = (\mem3|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT11  & (\mem3|Mult1|auto_generated|op_1~21  & VCC)) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT11  & 
// (!\mem3|Mult1|auto_generated|op_1~21 )))) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\mem3|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\mem3|Mult1|auto_generated|op_1~21 )) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT11  & 
// ((\mem3|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \mem3|Mult1|auto_generated|op_1~23  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT11  & !\mem3|Mult1|auto_generated|op_1~21 )) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((!\mem3|Mult1|auto_generated|op_1~21 ) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\mem3|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~21 ),
	.combout(\mem3|Mult1|auto_generated|op_1~22_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem3|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N8
fiftyfivenm_lcell_comb \mem3|d~6 (
// Equation(s):
// \mem3|d~6_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~22_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~22_combout ))

	.dataa(\mem3|Mult0|auto_generated|op_1~22_combout ),
	.datab(gnd),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\mem3|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~6 .lut_mask = 16'hFA0A;
defparam \mem3|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N9
dffeas \mem3|d[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[17] .is_wysiwyg = "true";
defparam \mem3|d[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [17],\mem3|d [16]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
fiftyfivenm_lcell_comb \mem3|filt0|del~72 (
// Equation(s):
// \mem3|filt0|del~72_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~72_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~72 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N21
dffeas \mem3|filt0|del[0][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][17] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
fiftyfivenm_lcell_comb \mem3|filt0|del~6 (
// Equation(s):
// \mem3|filt0|del~6_combout  = (\mem3|filt0|del[0][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[0][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~6 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N3
dffeas \mem3|filt0|del[1][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][17] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
fiftyfivenm_lcell_comb \mem3|filt0|del~34 (
// Equation(s):
// \mem3|filt0|del~34_combout  = (\mem3|filt0|del[1][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~34 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N27
dffeas \mem3|filt0|del[2][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][17] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N2
fiftyfivenm_lcell_comb \mem3|d~7 (
// Equation(s):
// \mem3|d~7_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~20_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~20_combout ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|op_1~20_combout ),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\mem3|d~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~7 .lut_mask = 16'hFC0C;
defparam \mem3|d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N3
dffeas \mem3|d[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[16] .is_wysiwyg = "true";
defparam \mem3|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
fiftyfivenm_lcell_comb \mem3|filt0|del~73 (
// Equation(s):
// \mem3|filt0|del~73_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~73_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~73 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N23
dffeas \mem3|filt0|del[0][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][16] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
fiftyfivenm_lcell_comb \mem3|filt0|del~7 (
// Equation(s):
// \mem3|filt0|del~7_combout  = (\mem3|filt0|del[0][16]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~7 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N3
dffeas \mem3|filt0|del[1][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][16] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
fiftyfivenm_lcell_comb \mem3|d~8 (
// Equation(s):
// \mem3|d~8_combout  = (\mem3|KP_state.010~q  & (\mem3|Mult1|auto_generated|op_1~18_combout )) # (!\mem3|KP_state.010~q  & ((\mem3|Mult0|auto_generated|op_1~18_combout )))

	.dataa(\mem3|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem3|Mult1|auto_generated|op_1~18_combout ),
	.datad(\mem3|Mult0|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\mem3|d~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~8 .lut_mask = 16'hF5A0;
defparam \mem3|d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N21
dffeas \mem3|d[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[15] .is_wysiwyg = "true";
defparam \mem3|d[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [15],\mem3|d [14]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
fiftyfivenm_lcell_comb \mem3|filt0|del~74 (
// Equation(s):
// \mem3|filt0|del~74_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~74_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~74 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N13
dffeas \mem3|filt0|del[0][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][15] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
fiftyfivenm_lcell_comb \mem3|filt0|del~8 (
// Equation(s):
// \mem3|filt0|del~8_combout  = (\mem3|filt0|del[0][15]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~8 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \mem3|filt0|del[1][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][15] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N6
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~24_combout  = ((\mem3|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\mem3|Mult1|auto_generated|op_2~0_combout  $ (\mem3|Mult1|auto_generated|op_1~23 )))) # (GND)
// \mem3|Mult1|auto_generated|op_1~25  = CARRY((\mem3|Mult1|auto_generated|mac_out2~DATAOUT30  & (\mem3|Mult1|auto_generated|op_2~0_combout  & !\mem3|Mult1|auto_generated|op_1~23 )) # (!\mem3|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// ((\mem3|Mult1|auto_generated|op_2~0_combout ) # (!\mem3|Mult1|auto_generated|op_1~23 ))))

	.dataa(\mem3|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\mem3|Mult1|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~23 ),
	.combout(\mem3|Mult1|auto_generated|op_1~24_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \mem3|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N8
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~26_combout  = (\mem3|Mult1|auto_generated|op_2~2_combout  & (\mem3|Mult1|auto_generated|op_1~25  & VCC)) # (!\mem3|Mult1|auto_generated|op_2~2_combout  & (!\mem3|Mult1|auto_generated|op_1~25 ))
// \mem3|Mult1|auto_generated|op_1~27  = CARRY((!\mem3|Mult1|auto_generated|op_2~2_combout  & !\mem3|Mult1|auto_generated|op_1~25 ))

	.dataa(gnd),
	.datab(\mem3|Mult1|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~25 ),
	.combout(\mem3|Mult1|auto_generated|op_1~26_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~26 .lut_mask = 16'hC303;
defparam \mem3|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
fiftyfivenm_lcell_comb \mem3|d~4 (
// Equation(s):
// \mem3|d~4_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~26_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~26_combout ))

	.dataa(\mem3|Mult0|auto_generated|op_1~26_combout ),
	.datab(gnd),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\mem3|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~4 .lut_mask = 16'hFA0A;
defparam \mem3|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N29
dffeas \mem3|d[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[19] .is_wysiwyg = "true";
defparam \mem3|d[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [19],\mem3|d [18]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
fiftyfivenm_lcell_comb \mem3|filt0|del~71 (
// Equation(s):
// \mem3|filt0|del~71_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~71_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~71 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N27
dffeas \mem3|filt0|del[0][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][18] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
fiftyfivenm_lcell_comb \mem3|filt0|del~5 (
// Equation(s):
// \mem3|filt0|del~5_combout  = (\mem3|filt0|del[0][18]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~5 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N23
dffeas \mem3|filt0|del[1][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][18] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
fiftyfivenm_lcell_comb \mem3|filt0|del~32 (
// Equation(s):
// \mem3|filt0|del~32_combout  = (\mem3|filt0|del[1][18]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[1][18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~32 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N31
dffeas \mem3|filt0|del[2][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][18] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
fiftyfivenm_lcell_comb \mem3|filt0|del~33 (
// Equation(s):
// \mem3|filt0|del~33_combout  = (\RESET_DELAY_n~q  & \mem3|filt0|del[2][18]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|filt0|del[2][18]~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~33 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N31
dffeas \mem3|filt0|del[3][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][18] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N14
fiftyfivenm_lcell_comb \mem3|filt0|Add2~36 (
// Equation(s):
// \mem3|filt0|Add2~36_combout  = ((\mem3|filt0|del[3][20]~q  $ (\mem3|filt0|del[2][20]~q  $ (!\mem3|filt0|Add2~35 )))) # (GND)
// \mem3|filt0|Add2~37  = CARRY((\mem3|filt0|del[3][20]~q  & ((\mem3|filt0|del[2][20]~q ) # (!\mem3|filt0|Add2~35 ))) # (!\mem3|filt0|del[3][20]~q  & (\mem3|filt0|del[2][20]~q  & !\mem3|filt0|Add2~35 )))

	.dataa(\mem3|filt0|del[3][20]~q ),
	.datab(\mem3|filt0|del[2][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~35 ),
	.combout(\mem3|filt0|Add2~36_combout ),
	.cout(\mem3|filt0|Add2~37 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~36 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
fiftyfivenm_lcell_comb \mem3|filt0|Add2~38 (
// Equation(s):
// \mem3|filt0|Add2~38_combout  = (\mem3|filt0|del[3][21]~q  & ((\mem3|filt0|del[2][21]~q  & (\mem3|filt0|Add2~37  & VCC)) # (!\mem3|filt0|del[2][21]~q  & (!\mem3|filt0|Add2~37 )))) # (!\mem3|filt0|del[3][21]~q  & ((\mem3|filt0|del[2][21]~q  & 
// (!\mem3|filt0|Add2~37 )) # (!\mem3|filt0|del[2][21]~q  & ((\mem3|filt0|Add2~37 ) # (GND)))))
// \mem3|filt0|Add2~39  = CARRY((\mem3|filt0|del[3][21]~q  & (!\mem3|filt0|del[2][21]~q  & !\mem3|filt0|Add2~37 )) # (!\mem3|filt0|del[3][21]~q  & ((!\mem3|filt0|Add2~37 ) # (!\mem3|filt0|del[2][21]~q ))))

	.dataa(\mem3|filt0|del[3][21]~q ),
	.datab(\mem3|filt0|del[2][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~37 ),
	.combout(\mem3|filt0|Add2~38_combout ),
	.cout(\mem3|filt0|Add2~39 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~38 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
fiftyfivenm_lcell_comb \mem3|filt0|Add2~40 (
// Equation(s):
// \mem3|filt0|Add2~40_combout  = ((\mem3|filt0|del[3][22]~q  $ (\mem3|filt0|del[2][22]~q  $ (!\mem3|filt0|Add2~39 )))) # (GND)
// \mem3|filt0|Add2~41  = CARRY((\mem3|filt0|del[3][22]~q  & ((\mem3|filt0|del[2][22]~q ) # (!\mem3|filt0|Add2~39 ))) # (!\mem3|filt0|del[3][22]~q  & (\mem3|filt0|del[2][22]~q  & !\mem3|filt0|Add2~39 )))

	.dataa(\mem3|filt0|del[3][22]~q ),
	.datab(\mem3|filt0|del[2][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~39 ),
	.combout(\mem3|filt0|Add2~40_combout ),
	.cout(\mem3|filt0|Add2~41 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~40 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
fiftyfivenm_lcell_comb \mem3|filt0|Add2~42 (
// Equation(s):
// \mem3|filt0|Add2~42_combout  = (\mem3|filt0|del[3][23]~q  & ((\mem3|filt0|del[2][23]~q  & (\mem3|filt0|Add2~41  & VCC)) # (!\mem3|filt0|del[2][23]~q  & (!\mem3|filt0|Add2~41 )))) # (!\mem3|filt0|del[3][23]~q  & ((\mem3|filt0|del[2][23]~q  & 
// (!\mem3|filt0|Add2~41 )) # (!\mem3|filt0|del[2][23]~q  & ((\mem3|filt0|Add2~41 ) # (GND)))))
// \mem3|filt0|Add2~43  = CARRY((\mem3|filt0|del[3][23]~q  & (!\mem3|filt0|del[2][23]~q  & !\mem3|filt0|Add2~41 )) # (!\mem3|filt0|del[3][23]~q  & ((!\mem3|filt0|Add2~41 ) # (!\mem3|filt0|del[2][23]~q ))))

	.dataa(\mem3|filt0|del[3][23]~q ),
	.datab(\mem3|filt0|del[2][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add2~41 ),
	.combout(\mem3|filt0|Add2~42_combout ),
	.cout(\mem3|filt0|Add2~43 ));
// synopsys translate_off
defparam \mem3|filt0|Add2~42 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
fiftyfivenm_lcell_comb \mem3|filt0|Add2~44 (
// Equation(s):
// \mem3|filt0|Add2~44_combout  = \mem3|filt0|del[2][23]~q  $ (\mem3|filt0|Add2~43  $ (!\mem3|filt0|del[3][23]~q ))

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][23]~q ),
	.datac(gnd),
	.datad(\mem3|filt0|del[3][23]~q ),
	.cin(\mem3|filt0|Add2~43 ),
	.combout(\mem3|filt0|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|Add2~44 .lut_mask = 16'h3CC3;
defparam \mem3|filt0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
fiftyfivenm_lcell_comb \mem3|filt0|Add1~38 (
// Equation(s):
// \mem3|filt0|Add1~38_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((\mem3|filt0|del[1][21]~q  & (\mem3|filt0|Add1~37  & VCC)) # (!\mem3|filt0|del[1][21]~q  & (!\mem3|filt0|Add1~37 )))) # 
// (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((\mem3|filt0|del[1][21]~q  & (!\mem3|filt0|Add1~37 )) # (!\mem3|filt0|del[1][21]~q  & ((\mem3|filt0|Add1~37 ) # (GND)))))
// \mem3|filt0|Add1~39  = CARRY((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & (!\mem3|filt0|del[1][21]~q  & !\mem3|filt0|Add1~37 )) # (!\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((!\mem3|filt0|Add1~37 ) # 
// (!\mem3|filt0|del[1][21]~q ))))

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [29]),
	.datab(\mem3|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~37 ),
	.combout(\mem3|filt0|Add1~38_combout ),
	.cout(\mem3|filt0|Add1~39 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~38 .lut_mask = 16'h9617;
defparam \mem3|filt0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
fiftyfivenm_lcell_comb \mem3|filt0|Add1~36 (
// Equation(s):
// \mem3|filt0|Add1~36_combout  = ((\mem3|filt0|del[1][20]~q  $ (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] $ (!\mem3|filt0|Add1~35 )))) # (GND)
// \mem3|filt0|Add1~37  = CARRY((\mem3|filt0|del[1][20]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]) # (!\mem3|filt0|Add1~35 ))) # (!\mem3|filt0|del[1][20]~q  & (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & 
// !\mem3|filt0|Add1~35 )))

	.dataa(\mem3|filt0|del[1][20]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~35 ),
	.combout(\mem3|filt0|Add1~36_combout ),
	.cout(\mem3|filt0|Add1~37 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~36 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N12
fiftyfivenm_lcell_comb \mem3|filt0|regq[18]~60 (
// Equation(s):
// \mem3|filt0|regq[18]~60_combout  = ((\mem3|filt0|Add2~36_combout  $ (\mem3|filt0|Add1~36_combout  $ (!\mem3|filt0|regq[17]~59 )))) # (GND)
// \mem3|filt0|regq[18]~61  = CARRY((\mem3|filt0|Add2~36_combout  & ((\mem3|filt0|Add1~36_combout ) # (!\mem3|filt0|regq[17]~59 ))) # (!\mem3|filt0|Add2~36_combout  & (\mem3|filt0|Add1~36_combout  & !\mem3|filt0|regq[17]~59 )))

	.dataa(\mem3|filt0|Add2~36_combout ),
	.datab(\mem3|filt0|Add1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[17]~59 ),
	.combout(\mem3|filt0|regq[18]~60_combout ),
	.cout(\mem3|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \mem3|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
fiftyfivenm_lcell_comb \mem3|filt0|regq[19]~62 (
// Equation(s):
// \mem3|filt0|regq[19]~62_combout  = (\mem3|filt0|Add2~38_combout  & ((\mem3|filt0|Add1~38_combout  & (\mem3|filt0|regq[18]~61  & VCC)) # (!\mem3|filt0|Add1~38_combout  & (!\mem3|filt0|regq[18]~61 )))) # (!\mem3|filt0|Add2~38_combout  & 
// ((\mem3|filt0|Add1~38_combout  & (!\mem3|filt0|regq[18]~61 )) # (!\mem3|filt0|Add1~38_combout  & ((\mem3|filt0|regq[18]~61 ) # (GND)))))
// \mem3|filt0|regq[19]~63  = CARRY((\mem3|filt0|Add2~38_combout  & (!\mem3|filt0|Add1~38_combout  & !\mem3|filt0|regq[18]~61 )) # (!\mem3|filt0|Add2~38_combout  & ((!\mem3|filt0|regq[18]~61 ) # (!\mem3|filt0|Add1~38_combout ))))

	.dataa(\mem3|filt0|Add2~38_combout ),
	.datab(\mem3|filt0|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[18]~61 ),
	.combout(\mem3|filt0|regq[19]~62_combout ),
	.cout(\mem3|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \mem3|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
fiftyfivenm_lcell_comb \mem3|filt0|regq[20]~64 (
// Equation(s):
// \mem3|filt0|regq[20]~64_combout  = ((\mem3|filt0|Add1~40_combout  $ (\mem3|filt0|Add2~40_combout  $ (!\mem3|filt0|regq[19]~63 )))) # (GND)
// \mem3|filt0|regq[20]~65  = CARRY((\mem3|filt0|Add1~40_combout  & ((\mem3|filt0|Add2~40_combout ) # (!\mem3|filt0|regq[19]~63 ))) # (!\mem3|filt0|Add1~40_combout  & (\mem3|filt0|Add2~40_combout  & !\mem3|filt0|regq[19]~63 )))

	.dataa(\mem3|filt0|Add1~40_combout ),
	.datab(\mem3|filt0|Add2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[19]~63 ),
	.combout(\mem3|filt0|regq[20]~64_combout ),
	.cout(\mem3|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \mem3|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
fiftyfivenm_lcell_comb \mem3|filt0|regq[21]~66 (
// Equation(s):
// \mem3|filt0|regq[21]~66_combout  = (\mem3|filt0|Add1~42_combout  & ((\mem3|filt0|Add2~42_combout  & (\mem3|filt0|regq[20]~65  & VCC)) # (!\mem3|filt0|Add2~42_combout  & (!\mem3|filt0|regq[20]~65 )))) # (!\mem3|filt0|Add1~42_combout  & 
// ((\mem3|filt0|Add2~42_combout  & (!\mem3|filt0|regq[20]~65 )) # (!\mem3|filt0|Add2~42_combout  & ((\mem3|filt0|regq[20]~65 ) # (GND)))))
// \mem3|filt0|regq[21]~67  = CARRY((\mem3|filt0|Add1~42_combout  & (!\mem3|filt0|Add2~42_combout  & !\mem3|filt0|regq[20]~65 )) # (!\mem3|filt0|Add1~42_combout  & ((!\mem3|filt0|regq[20]~65 ) # (!\mem3|filt0|Add2~42_combout ))))

	.dataa(\mem3|filt0|Add1~42_combout ),
	.datab(\mem3|filt0|Add2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[20]~65 ),
	.combout(\mem3|filt0|regq[21]~66_combout ),
	.cout(\mem3|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \mem3|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \mem3|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
fiftyfivenm_lcell_comb \mem3|filt0|regq[22]~68 (
// Equation(s):
// \mem3|filt0|regq[22]~68_combout  = ((\mem3|filt0|Add1~44_combout  $ (\mem3|filt0|Add2~44_combout  $ (!\mem3|filt0|regq[21]~67 )))) # (GND)
// \mem3|filt0|regq[22]~69  = CARRY((\mem3|filt0|Add1~44_combout  & ((\mem3|filt0|Add2~44_combout ) # (!\mem3|filt0|regq[21]~67 ))) # (!\mem3|filt0|Add1~44_combout  & (\mem3|filt0|Add2~44_combout  & !\mem3|filt0|regq[21]~67 )))

	.dataa(\mem3|filt0|Add1~44_combout ),
	.datab(\mem3|filt0|Add2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|regq[21]~67 ),
	.combout(\mem3|filt0|regq[22]~68_combout ),
	.cout(\mem3|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \mem3|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \mem3|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N12
fiftyfivenm_lcell_comb \mem3|d~9 (
// Equation(s):
// \mem3|d~9_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~16_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~16_combout ))

	.dataa(\mem3|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem3|Mult0|auto_generated|op_1~16_combout ),
	.datad(\mem3|Mult1|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\mem3|d~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~9 .lut_mask = 16'hFA50;
defparam \mem3|d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N29
dffeas \mem3|d[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|d~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[14] .is_wysiwyg = "true";
defparam \mem3|d[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
fiftyfivenm_lcell_comb \mem3|filt0|del~75 (
// Equation(s):
// \mem3|filt0|del~75_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~75_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~75 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N31
dffeas \mem3|filt0|del[0][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][14] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
fiftyfivenm_lcell_comb \mem3|filt0|del~9 (
// Equation(s):
// \mem3|filt0|del~9_combout  = (\mem3|filt0|del[0][14]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~9 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N7
dffeas \mem3|filt0|del[1][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][14] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
fiftyfivenm_lcell_comb \mem3|filt0|del~40 (
// Equation(s):
// \mem3|filt0|del~40_combout  = (\mem3|filt0|del[1][14]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[1][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~40 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N19
dffeas \mem3|filt0|del[2][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][14] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
fiftyfivenm_lcell_comb \mem3|filt0|del~41 (
// Equation(s):
// \mem3|filt0|del~41_combout  = (\mem3|filt0|del[2][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|filt0|del[2][14]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~41 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N13
dffeas \mem3|filt0|del[3][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][14] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
fiftyfivenm_lcell_comb \mem3|d~10 (
// Equation(s):
// \mem3|d~10_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~14_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~14_combout ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|op_1~14_combout ),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\mem3|d~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~10 .lut_mask = 16'hFC0C;
defparam \mem3|d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N5
dffeas \mem3|d[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[13] .is_wysiwyg = "true";
defparam \mem3|d[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [13],\mem3|d [12]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
fiftyfivenm_lcell_comb \mem3|filt0|del~76 (
// Equation(s):
// \mem3|filt0|del~76_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~76_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~76 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \mem3|filt0|del[0][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][13] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
fiftyfivenm_lcell_comb \mem3|filt0|del~10 (
// Equation(s):
// \mem3|filt0|del~10_combout  = (\mem3|filt0|del[0][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~10 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N29
dffeas \mem3|filt0|del[1][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][13] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
fiftyfivenm_lcell_comb \mem3|filt0|del~42 (
// Equation(s):
// \mem3|filt0|del~42_combout  = (\mem3|filt0|del[1][13]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][13]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~42 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N5
dffeas \mem3|filt0|del[2][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][13] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N10
fiftyfivenm_lcell_comb \mem3|d~11 (
// Equation(s):
// \mem3|d~11_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~12_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~12_combout ))

	.dataa(\mem3|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem3|Mult0|auto_generated|op_1~12_combout ),
	.datad(\mem3|Mult1|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\mem3|d~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~11 .lut_mask = 16'hFA50;
defparam \mem3|d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N11
dffeas \mem3|d[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[12] .is_wysiwyg = "true";
defparam \mem3|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
fiftyfivenm_lcell_comb \mem3|filt0|del~77 (
// Equation(s):
// \mem3|filt0|del~77_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~77_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~77 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N23
dffeas \mem3|filt0|del[0][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][12] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
fiftyfivenm_lcell_comb \mem3|filt0|del~11 (
// Equation(s):
// \mem3|filt0|del~11_combout  = (\mem3|filt0|del[0][12]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~11 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \mem3|filt0|del[1][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][12] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N12
fiftyfivenm_lcell_comb \mem3|d~12 (
// Equation(s):
// \mem3|d~12_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~10_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|op_1~10_combout ),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\mem3|d~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~12 .lut_mask = 16'hFC0C;
defparam \mem3|d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N13
dffeas \mem3|d[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[11] .is_wysiwyg = "true";
defparam \mem3|d[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [11],\mem3|d [10]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N6
fiftyfivenm_lcell_comb \mem3|d~13 (
// Equation(s):
// \mem3|d~13_combout  = (\mem3|KP_state.010~q  & (\mem3|Mult1|auto_generated|op_1~8_combout )) # (!\mem3|KP_state.010~q  & ((\mem3|Mult0|auto_generated|op_1~8_combout )))

	.dataa(\mem3|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem3|Mult1|auto_generated|op_1~8_combout ),
	.datad(\mem3|Mult0|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\mem3|d~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~13 .lut_mask = 16'hF5A0;
defparam \mem3|d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N7
dffeas \mem3|d[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[10] .is_wysiwyg = "true";
defparam \mem3|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
fiftyfivenm_lcell_comb \mem3|filt0|del~79 (
// Equation(s):
// \mem3|filt0|del~79_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~79_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~79 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N13
dffeas \mem3|filt0|del[0][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][10] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
fiftyfivenm_lcell_comb \mem3|filt0|del~13 (
// Equation(s):
// \mem3|filt0|del~13_combout  = (\mem3|filt0|del[0][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~13 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N7
dffeas \mem3|filt0|del[1][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][10] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
fiftyfivenm_lcell_comb \mem3|filt0|del~48 (
// Equation(s):
// \mem3|filt0|del~48_combout  = (\mem3|filt0|del[1][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[1][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~48_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~48 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N27
dffeas \mem3|filt0|del[2][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][10] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N0
fiftyfivenm_lcell_comb \mem3|d~14 (
// Equation(s):
// \mem3|d~14_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~6_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|op_1~6_combout ),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\mem3|d~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~14 .lut_mask = 16'hFC0C;
defparam \mem3|d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N1
dffeas \mem3|d[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[9] .is_wysiwyg = "true";
defparam \mem3|d[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [9],\mem3|d [8]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
fiftyfivenm_lcell_comb \mem3|filt0|del~80 (
// Equation(s):
// \mem3|filt0|del~80_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~80_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~80 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N13
dffeas \mem3|filt0|del[0][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][9] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
fiftyfivenm_lcell_comb \mem3|filt0|del~14 (
// Equation(s):
// \mem3|filt0|del~14_combout  = (\mem3|filt0|del[0][9]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~14 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N27
dffeas \mem3|filt0|del[1][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][9] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N10
fiftyfivenm_lcell_comb \mem3|d~15 (
// Equation(s):
// \mem3|d~15_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~4_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~4_combout ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|op_1~4_combout ),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\mem3|d~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~15 .lut_mask = 16'hFC0C;
defparam \mem3|d~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N11
dffeas \mem3|d[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[8] .is_wysiwyg = "true";
defparam \mem3|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N8
fiftyfivenm_lcell_comb \mem3|d~16 (
// Equation(s):
// \mem3|d~16_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~2_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|op_1~2_combout ),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\mem3|d~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~16 .lut_mask = 16'hFC0C;
defparam \mem3|d~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N9
dffeas \mem3|d[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[7] .is_wysiwyg = "true";
defparam \mem3|d[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [7],\mem3|d [6]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N2
fiftyfivenm_lcell_comb \mem3|d~17 (
// Equation(s):
// \mem3|d~17_combout  = (\mem3|KP_state.010~q  & (\mem3|Mult1|auto_generated|op_1~0_combout )) # (!\mem3|KP_state.010~q  & ((\mem3|Mult0|auto_generated|op_1~0_combout )))

	.dataa(\mem3|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem3|Mult1|auto_generated|op_1~0_combout ),
	.datad(\mem3|Mult0|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\mem3|d~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~17 .lut_mask = 16'hF5A0;
defparam \mem3|d~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N17
dffeas \mem3|d[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|d~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[6] .is_wysiwyg = "true";
defparam \mem3|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
fiftyfivenm_lcell_comb \mem3|d~18 (
// Equation(s):
// \mem3|d~18_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|w212w [17]))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|w212w [17]))

	.dataa(\mem3|Mult0|auto_generated|w212w [17]),
	.datab(gnd),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|w212w [17]),
	.cin(gnd),
	.combout(\mem3|d~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~18 .lut_mask = 16'hFA0A;
defparam \mem3|d~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N13
dffeas \mem3|d[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[5] .is_wysiwyg = "true";
defparam \mem3|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [5],\mem3|d [4]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
fiftyfivenm_lcell_comb \mem3|filt0|del~84 (
// Equation(s):
// \mem3|filt0|del~84_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~84_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~84 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N11
dffeas \mem3|filt0|del[0][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][5] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
fiftyfivenm_lcell_comb \mem3|filt0|del~18 (
// Equation(s):
// \mem3|filt0|del~18_combout  = (\mem3|filt0|del[0][5]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~18 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N29
dffeas \mem3|filt0|del[1][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][5] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
fiftyfivenm_lcell_comb \mem3|filt0|del~58 (
// Equation(s):
// \mem3|filt0|del~58_combout  = (\mem3|filt0|del[1][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~58_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~58 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N13
dffeas \mem3|filt0|del[2][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][5] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N10
fiftyfivenm_lcell_comb \mem3|d~19 (
// Equation(s):
// \mem3|d~19_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|w212w [16]))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|w212w [16]))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|w212w [16]),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|w212w [16]),
	.cin(gnd),
	.combout(\mem3|d~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~19 .lut_mask = 16'hFC0C;
defparam \mem3|d~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N11
dffeas \mem3|d[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[4] .is_wysiwyg = "true";
defparam \mem3|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
fiftyfivenm_lcell_comb \mem3|filt0|del~85 (
// Equation(s):
// \mem3|filt0|del~85_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & \RESET_DELAY_n~q )

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~85_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~85 .lut_mask = 16'hA0A0;
defparam \mem3|filt0|del~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N5
dffeas \mem3|filt0|del[0][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][4] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
fiftyfivenm_lcell_comb \mem3|filt0|del~19 (
// Equation(s):
// \mem3|filt0|del~19_combout  = (\mem3|filt0|del[0][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[0][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~19 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N25
dffeas \mem3|filt0|del[1][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][4] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
fiftyfivenm_lcell_comb \mem3|filt0|del~60 (
// Equation(s):
// \mem3|filt0|del~60_combout  = (\mem3|filt0|del[1][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~60_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~60 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N15
dffeas \mem3|filt0|del[2][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][4] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
fiftyfivenm_lcell_comb \mem3|d~20 (
// Equation(s):
// \mem3|d~20_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|w212w [15]))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|w212w [15]))

	.dataa(\mem3|Mult0|auto_generated|w212w [15]),
	.datab(gnd),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|w212w [15]),
	.cin(gnd),
	.combout(\mem3|d~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~20 .lut_mask = 16'hFA0A;
defparam \mem3|d~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N1
dffeas \mem3|d[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|d~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[3] .is_wysiwyg = "true";
defparam \mem3|d[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [3],\mem3|d [2]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
fiftyfivenm_lcell_comb \mem3|filt0|del~86 (
// Equation(s):
// \mem3|filt0|del~86_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~86_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~86 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N17
dffeas \mem3|filt0|del[0][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][3] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
fiftyfivenm_lcell_comb \mem3|filt0|del~20 (
// Equation(s):
// \mem3|filt0|del~20_combout  = (\mem3|filt0|del[0][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[0][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~20 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N15
dffeas \mem3|filt0|del[1][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][3] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N4
fiftyfivenm_lcell_comb \mem3|filt0|del~62 (
// Equation(s):
// \mem3|filt0|del~62_combout  = (\mem3|filt0|del[1][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][3]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~62_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~62 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N5
dffeas \mem3|filt0|del[2][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][3] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
fiftyfivenm_lcell_comb \mem3|d~21 (
// Equation(s):
// \mem3|d~21_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|w212w [14]))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|w212w [14]))

	.dataa(\mem3|Mult0|auto_generated|w212w [14]),
	.datab(gnd),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|w212w [14]),
	.cin(gnd),
	.combout(\mem3|d~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~21 .lut_mask = 16'hFA0A;
defparam \mem3|d~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N7
dffeas \mem3|d[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[2] .is_wysiwyg = "true";
defparam \mem3|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
fiftyfivenm_lcell_comb \mem3|filt0|del~87 (
// Equation(s):
// \mem3|filt0|del~87_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~87_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~87 .lut_mask = 16'hC0C0;
defparam \mem3|filt0|del~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N7
dffeas \mem3|filt0|del[0][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][2] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
fiftyfivenm_lcell_comb \mem3|filt0|del~21 (
// Equation(s):
// \mem3|filt0|del~21_combout  = (\mem3|filt0|del[0][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[0][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~21 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N3
dffeas \mem3|filt0|del[1][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][2] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
fiftyfivenm_lcell_comb \mem3|filt0|del~64 (
// Equation(s):
// \mem3|filt0|del~64_combout  = (\mem3|filt0|del[1][2]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][2]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~64_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~64 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N21
dffeas \mem3|filt0|del[2][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][2] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
fiftyfivenm_lcell_comb \mem3|d~5 (
// Equation(s):
// \mem3|d~5_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~24_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~24_combout ))

	.dataa(\mem3|Mult0|auto_generated|op_1~24_combout ),
	.datab(\mem3|Mult1|auto_generated|op_1~24_combout ),
	.datac(\mem3|KP_state.010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~5 .lut_mask = 16'hCACA;
defparam \mem3|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N31
dffeas \mem3|d[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[18] .is_wysiwyg = "true";
defparam \mem3|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
fiftyfivenm_lcell_comb \mem3|filt0|Add1~40 (
// Equation(s):
// \mem3|filt0|Add1~40_combout  = ((\mem3|filt0|del[1][22]~q  $ (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] $ (!\mem3|filt0|Add1~39 )))) # (GND)
// \mem3|filt0|Add1~41  = CARRY((\mem3|filt0|del[1][22]~q  & ((\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]) # (!\mem3|filt0|Add1~39 ))) # (!\mem3|filt0|del[1][22]~q  & (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & 
// !\mem3|filt0|Add1~39 )))

	.dataa(\mem3|filt0|del[1][22]~q ),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|filt0|Add1~39 ),
	.combout(\mem3|filt0|Add1~40_combout ),
	.cout(\mem3|filt0|Add1~41 ));
// synopsys translate_off
defparam \mem3|filt0|Add1~40 .lut_mask = 16'h698E;
defparam \mem3|filt0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_2~4_combout  = (\mem3|Mult1|auto_generated|mac_out4~DATAOUT14  & (\mem3|Mult1|auto_generated|op_2~3  $ (GND))) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\mem3|Mult1|auto_generated|op_2~3  & VCC))
// \mem3|Mult1|auto_generated|op_2~5  = CARRY((\mem3|Mult1|auto_generated|mac_out4~DATAOUT14  & !\mem3|Mult1|auto_generated|op_2~3 ))

	.dataa(\mem3|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_2~3 ),
	.combout(\mem3|Mult1|auto_generated|op_2~4_combout ),
	.cout(\mem3|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_2~4 .lut_mask = 16'hA50A;
defparam \mem3|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_2~6_combout  = (\mem3|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\mem3|Mult1|auto_generated|op_2~5 )) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\mem3|Mult1|auto_generated|op_2~5 ) # (GND)))
// \mem3|Mult1|auto_generated|op_2~7  = CARRY((!\mem3|Mult1|auto_generated|op_2~5 ) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\mem3|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_2~5 ),
	.combout(\mem3|Mult1|auto_generated|op_2~6_combout ),
	.cout(\mem3|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \mem3|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N26
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_2~8_combout  = (\mem3|Mult1|auto_generated|mac_out4~DATAOUT16  & (\mem3|Mult1|auto_generated|op_2~7  $ (GND))) # (!\mem3|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\mem3|Mult1|auto_generated|op_2~7  & VCC))
// \mem3|Mult1|auto_generated|op_2~9  = CARRY((\mem3|Mult1|auto_generated|mac_out4~DATAOUT16  & !\mem3|Mult1|auto_generated|op_2~7 ))

	.dataa(\mem3|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_2~7 ),
	.combout(\mem3|Mult1|auto_generated|op_2~8_combout ),
	.cout(\mem3|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \mem3|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_2~10_combout  = \mem3|Mult1|auto_generated|op_2~9  $ (\mem3|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\mem3|Mult1|auto_generated|op_2~9 ),
	.combout(\mem3|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \mem3|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N10
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~28_combout  = (\mem3|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\mem3|Mult1|auto_generated|op_1~27 ))) # (!\mem3|Mult1|auto_generated|op_2~4_combout  & (\mem3|Mult1|auto_generated|op_1~27  $ (GND)))
// \mem3|Mult1|auto_generated|op_1~29  = CARRY((\mem3|Mult1|auto_generated|op_2~4_combout ) # (!\mem3|Mult1|auto_generated|op_1~27 ))

	.dataa(\mem3|Mult1|auto_generated|op_2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~27 ),
	.combout(\mem3|Mult1|auto_generated|op_1~28_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~28 .lut_mask = 16'h5AAF;
defparam \mem3|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N12
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~30_combout  = (\mem3|Mult1|auto_generated|op_2~6_combout  & (\mem3|Mult1|auto_generated|op_1~29  & VCC)) # (!\mem3|Mult1|auto_generated|op_2~6_combout  & (!\mem3|Mult1|auto_generated|op_1~29 ))
// \mem3|Mult1|auto_generated|op_1~31  = CARRY((!\mem3|Mult1|auto_generated|op_2~6_combout  & !\mem3|Mult1|auto_generated|op_1~29 ))

	.dataa(gnd),
	.datab(\mem3|Mult1|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~29 ),
	.combout(\mem3|Mult1|auto_generated|op_1~30_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~30 .lut_mask = 16'hC303;
defparam \mem3|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N14
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~32_combout  = (\mem3|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\mem3|Mult1|auto_generated|op_1~31 ))) # (!\mem3|Mult1|auto_generated|op_2~8_combout  & (\mem3|Mult1|auto_generated|op_1~31  $ (GND)))
// \mem3|Mult1|auto_generated|op_1~33  = CARRY((\mem3|Mult1|auto_generated|op_2~8_combout ) # (!\mem3|Mult1|auto_generated|op_1~31 ))

	.dataa(\mem3|Mult1|auto_generated|op_2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem3|Mult1|auto_generated|op_1~31 ),
	.combout(\mem3|Mult1|auto_generated|op_1~32_combout ),
	.cout(\mem3|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~32 .lut_mask = 16'h5AAF;
defparam \mem3|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N16
fiftyfivenm_lcell_comb \mem3|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \mem3|Mult1|auto_generated|op_1~34_combout  = \mem3|Mult1|auto_generated|op_1~33  $ (!\mem3|Mult1|auto_generated|op_2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|Mult1|auto_generated|op_2~10_combout ),
	.cin(\mem3|Mult1|auto_generated|op_1~33 ),
	.combout(\mem3|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|Mult1|auto_generated|op_1~34 .lut_mask = 16'hF00F;
defparam \mem3|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N28
fiftyfivenm_lcell_comb \mem3|d~0 (
// Equation(s):
// \mem3|d~0_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~34_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~34_combout ))

	.dataa(\mem3|Mult0|auto_generated|op_1~34_combout ),
	.datab(gnd),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~34_combout ),
	.cin(gnd),
	.combout(\mem3|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~0 .lut_mask = 16'hFA0A;
defparam \mem3|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N29
dffeas \mem3|d[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[23] .is_wysiwyg = "true";
defparam \mem3|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y22_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [23],\mem3|d [22]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
fiftyfivenm_lcell_comb \mem3|filt0|del~67 (
// Equation(s):
// \mem3|filt0|del~67_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & \RESET_DELAY_n~q )

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~67_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~67 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N21
dffeas \mem3|filt0|del[0][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][22] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
fiftyfivenm_lcell_comb \mem3|filt0|del~1 (
// Equation(s):
// \mem3|filt0|del~1_combout  = (\mem3|filt0|del[0][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[0][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~1 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N1
dffeas \mem3|filt0|del[1][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][22] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
fiftyfivenm_lcell_comb \mem3|d~2 (
// Equation(s):
// \mem3|d~2_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~30_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~30_combout ))

	.dataa(gnd),
	.datab(\mem3|Mult0|auto_generated|op_1~30_combout ),
	.datac(\mem3|KP_state.010~q ),
	.datad(\mem3|Mult1|auto_generated|op_1~30_combout ),
	.cin(gnd),
	.combout(\mem3|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~2 .lut_mask = 16'hFC0C;
defparam \mem3|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N13
dffeas \mem3|d[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[21] .is_wysiwyg = "true";
defparam \mem3|d[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem3|d [21],\mem3|d [20]}),
	.portaaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem3|wr_ptr [11],\mem3|wr_ptr [10],\mem3|wr_ptr [9],\mem3|wr_ptr [8],\mem3|wr_ptr [7],\mem3|wr_ptr [6],\mem3|wr_ptr [5],\mem3|wr_ptr [4],\mem3|wr_ptr [3],\mem3|wr_ptr [2],\mem3|wr_ptr [1],\mem3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "KP_main:mem3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 8192;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \mem3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
fiftyfivenm_lcell_comb \mem3|filt0|del~68 (
// Equation(s):
// \mem3|filt0|del~68_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & \RESET_DELAY_n~q )

	.dataa(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~68_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~68 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N23
dffeas \mem3|filt0|del[0][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][21] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
fiftyfivenm_lcell_comb \mem3|filt0|del~2 (
// Equation(s):
// \mem3|filt0|del~2_combout  = (\mem3|filt0|del[0][21]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~2 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N1
dffeas \mem3|filt0|del[1][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][21] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
fiftyfivenm_lcell_comb \mem3|filt0|del~26 (
// Equation(s):
// \mem3|filt0|del~26_combout  = (\mem3|filt0|del[1][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~26 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N25
dffeas \mem3|filt0|del[2][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][21] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
fiftyfivenm_lcell_comb \mem3|filt0|del~27 (
// Equation(s):
// \mem3|filt0|del~27_combout  = (\RESET_DELAY_n~q  & \mem3|filt0|del[2][21]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\mem3|filt0|del[2][21]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|del~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~27 .lut_mask = 16'hA0A0;
defparam \mem3|filt0|del~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N25
dffeas \mem3|filt0|del[3][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][21] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
fiftyfivenm_lcell_comb \mem3|d~3 (
// Equation(s):
// \mem3|d~3_combout  = (\mem3|KP_state.010~q  & (\mem3|Mult1|auto_generated|op_1~28_combout )) # (!\mem3|KP_state.010~q  & ((\mem3|Mult0|auto_generated|op_1~28_combout )))

	.dataa(\mem3|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem3|Mult1|auto_generated|op_1~28_combout ),
	.datad(\mem3|Mult0|auto_generated|op_1~28_combout ),
	.cin(gnd),
	.combout(\mem3|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~3 .lut_mask = 16'hF5A0;
defparam \mem3|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N19
dffeas \mem3|d[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[20] .is_wysiwyg = "true";
defparam \mem3|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
fiftyfivenm_lcell_comb \mem3|filt0|del~69 (
// Equation(s):
// \mem3|filt0|del~69_combout  = (\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~69_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~69 .lut_mask = 16'hF000;
defparam \mem3|filt0|del~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N27
dffeas \mem3|filt0|del[0][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[0][20] .is_wysiwyg = "true";
defparam \mem3|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
fiftyfivenm_lcell_comb \mem3|filt0|del~3 (
// Equation(s):
// \mem3|filt0|del~3_combout  = (\mem3|filt0|del[0][20]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[0][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~3 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N27
dffeas \mem3|filt0|del[1][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[1][20] .is_wysiwyg = "true";
defparam \mem3|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
fiftyfivenm_lcell_comb \mem3|filt0|del~28 (
// Equation(s):
// \mem3|filt0|del~28_combout  = (\mem3|filt0|del[1][20]~q  & \RESET_DELAY_n~q )

	.dataa(\mem3|filt0|del[1][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~28 .lut_mask = 16'hAA00;
defparam \mem3|filt0|del~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N21
dffeas \mem3|filt0|del[2][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[2][20] .is_wysiwyg = "true";
defparam \mem3|filt0|del[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
fiftyfivenm_lcell_comb \mem3|filt0|del~29 (
// Equation(s):
// \mem3|filt0|del~29_combout  = (\mem3|filt0|del[2][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem3|filt0|del[2][20]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem3|filt0|del~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|del~29 .lut_mask = 16'hCC00;
defparam \mem3|filt0|del~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N15
dffeas \mem3|filt0|del[3][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|del~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|del[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|del[3][20] .is_wysiwyg = "true";
defparam \mem3|filt0|del[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N26
fiftyfivenm_lcell_comb \mem3|d~1 (
// Equation(s):
// \mem3|d~1_combout  = (\mem3|KP_state.010~q  & ((\mem3|Mult1|auto_generated|op_1~32_combout ))) # (!\mem3|KP_state.010~q  & (\mem3|Mult0|auto_generated|op_1~32_combout ))

	.dataa(\mem3|KP_state.010~q ),
	.datab(\mem3|Mult0|auto_generated|op_1~32_combout ),
	.datac(\mem3|Mult1|auto_generated|op_1~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|d~1 .lut_mask = 16'hE4E4;
defparam \mem3|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N27
dffeas \mem3|d[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|d[22] .is_wysiwyg = "true";
defparam \mem3|d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
fiftyfivenm_lcell_comb \mem3|filt0|Add1~46 (
// Equation(s):
// \mem3|filt0|Add1~46_combout  = \mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] $ (\mem3|filt0|Add1~45  $ (\mem3|filt0|del[1][23]~q ))

	.dataa(gnd),
	.datab(\mem3|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(\mem3|filt0|del[1][23]~q ),
	.cin(\mem3|filt0|Add1~45 ),
	.combout(\mem3|filt0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|Add1~46 .lut_mask = 16'hC33C;
defparam \mem3|filt0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
fiftyfivenm_lcell_comb \mem3|filt0|regq[23]~70 (
// Equation(s):
// \mem3|filt0|regq[23]~70_combout  = \mem3|filt0|Add1~46_combout  $ (\mem3|filt0|regq[22]~69  $ (\mem3|filt0|Add2~44_combout ))

	.dataa(\mem3|filt0|Add1~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|filt0|Add2~44_combout ),
	.cin(\mem3|filt0|regq[22]~69 ),
	.combout(\mem3|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[23]~70 .lut_mask = 16'hA55A;
defparam \mem3|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
fiftyfivenm_lcell_comb \mem3|filt0|regq[23]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[23]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[23]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|filt0|regq[23]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|regq[23]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[23]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \mem3|filt0|regq[23]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N13
dffeas \mem3|filt0|regq[23]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[23]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N2
fiftyfivenm_lcell_comb \mem4|count[0]~12 (
// Equation(s):
// \mem4|count[0]~12_combout  = \mem4|count [0] $ (VCC)
// \mem4|count[0]~13  = CARRY(\mem4|count [0])

	.dataa(gnd),
	.datab(\mem4|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem4|count[0]~12_combout ),
	.cout(\mem4|count[0]~13 ));
// synopsys translate_off
defparam \mem4|count[0]~12 .lut_mask = 16'h33CC;
defparam \mem4|count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N8
fiftyfivenm_io_ibuf \KEY[4]~input (
	.i(KEY[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[4]~input_o ));
// synopsys translate_off
defparam \KEY[4]~input .bus_hold = "false";
defparam \KEY[4]~input .listen_to_nsleep_signal = "false";
defparam \KEY[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N30
fiftyfivenm_lcell_comb \mem4|trig_sync_0~0 (
// Equation(s):
// \mem4|trig_sync_0~0_combout  = !\KEY[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|trig_sync_0~0 .lut_mask = 16'h0F0F;
defparam \mem4|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N31
dffeas \mem4|trig_sync_0 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|trig_sync_0 .is_wysiwyg = "true";
defparam \mem4|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N20
fiftyfivenm_lcell_comb \mem4|trig_sync_1~feeder (
// Equation(s):
// \mem4|trig_sync_1~feeder_combout  = \mem4|trig_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|trig_sync_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|trig_sync_1~feeder .lut_mask = 16'hF0F0;
defparam \mem4|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N21
dffeas \mem4|trig_sync_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|trig_sync_1 .is_wysiwyg = "true";
defparam \mem4|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N12
fiftyfivenm_lcell_comb \mem4|trig_cnt~1 (
// Equation(s):
// \mem4|trig_cnt~1_combout  = (!\mem4|trig_cnt [0] & (\mem4|trig_now~q  $ (\mem4|trig_sync_1~q )))

	.dataa(\mem4|trig_now~q ),
	.datab(\mem4|trig_sync_1~q ),
	.datac(\mem4|trig_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|trig_cnt~1 .lut_mask = 16'h0606;
defparam \mem4|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N13
dffeas \mem4|trig_cnt[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|trig_cnt[0] .is_wysiwyg = "true";
defparam \mem4|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N18
fiftyfivenm_lcell_comb \mem4|trig_cnt~0 (
// Equation(s):
// \mem4|trig_cnt~0_combout  = (\mem4|trig_now~q  & (!\mem4|trig_sync_1~q  & (\mem4|trig_cnt [1] $ (\mem4|trig_cnt [0])))) # (!\mem4|trig_now~q  & (\mem4|trig_sync_1~q  & (\mem4|trig_cnt [1] $ (\mem4|trig_cnt [0]))))

	.dataa(\mem4|trig_now~q ),
	.datab(\mem4|trig_sync_1~q ),
	.datac(\mem4|trig_cnt [1]),
	.datad(\mem4|trig_cnt [0]),
	.cin(gnd),
	.combout(\mem4|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|trig_cnt~0 .lut_mask = 16'h0660;
defparam \mem4|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N19
dffeas \mem4|trig_cnt[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|trig_cnt[1] .is_wysiwyg = "true";
defparam \mem4|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N10
fiftyfivenm_lcell_comb \mem4|trig_now~0 (
// Equation(s):
// \mem4|trig_now~0_combout  = (\mem4|trig_cnt [0] & ((\mem4|trig_cnt [1] & (\mem4|trig_sync_1~q )) # (!\mem4|trig_cnt [1] & ((\mem4|trig_now~q ))))) # (!\mem4|trig_cnt [0] & (((\mem4|trig_now~q ))))

	.dataa(\mem4|trig_cnt [0]),
	.datab(\mem4|trig_sync_1~q ),
	.datac(\mem4|trig_now~q ),
	.datad(\mem4|trig_cnt [1]),
	.cin(gnd),
	.combout(\mem4|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|trig_now~0 .lut_mask = 16'hD8F0;
defparam \mem4|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N11
dffeas \mem4|trig_now (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|trig_now .is_wysiwyg = "true";
defparam \mem4|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N4
fiftyfivenm_lcell_comb \mem4|trig_pulse~0 (
// Equation(s):
// \mem4|trig_pulse~0_combout  = (!\mem4|trig_now~q  & (\mem4|trig_sync_1~q  & (\mem4|trig_cnt [0] & \mem4|trig_cnt [1])))

	.dataa(\mem4|trig_now~q ),
	.datab(\mem4|trig_sync_1~q ),
	.datac(\mem4|trig_cnt [0]),
	.datad(\mem4|trig_cnt [1]),
	.cin(gnd),
	.combout(\mem4|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|trig_pulse~0 .lut_mask = 16'h4000;
defparam \mem4|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N22
fiftyfivenm_lcell_comb \mem4|LessThan1~0 (
// Equation(s):
// \mem4|LessThan1~0_combout  = (\mem4|count [2] & (\mem4|count [1] & (\mem4|count [0] & \mem4|count [3])))

	.dataa(\mem4|count [2]),
	.datab(\mem4|count [1]),
	.datac(\mem4|count [0]),
	.datad(\mem4|count [3]),
	.cin(gnd),
	.combout(\mem4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|LessThan1~0 .lut_mask = 16'h8000;
defparam \mem4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N4
fiftyfivenm_lcell_comb \mem4|LessThan1~1 (
// Equation(s):
// \mem4|LessThan1~1_combout  = (\mem4|LessThan1~0_combout  & (\mem4|count [5] & (\mem4|count [4] & \mem4|count [6])))

	.dataa(\mem4|LessThan1~0_combout ),
	.datab(\mem4|count [5]),
	.datac(\mem4|count [4]),
	.datad(\mem4|count [6]),
	.cin(gnd),
	.combout(\mem4|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|LessThan1~1 .lut_mask = 16'h8000;
defparam \mem4|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N28
fiftyfivenm_lcell_comb \mem4|LessThan1~2 (
// Equation(s):
// \mem4|LessThan1~2_combout  = (\mem4|count [8]) # ((\mem4|count [9]) # ((\mem4|count [10]) # (\mem4|count [7])))

	.dataa(\mem4|count [8]),
	.datab(\mem4|count [9]),
	.datac(\mem4|count [10]),
	.datad(\mem4|count [7]),
	.cin(gnd),
	.combout(\mem4|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|LessThan1~2 .lut_mask = 16'hFFFE;
defparam \mem4|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N14
fiftyfivenm_lcell_comb \mem4|LessThan1~3 (
// Equation(s):
// \mem4|LessThan1~3_combout  = (\mem4|count [11]) # (\mem4|LessThan1~2_combout )

	.dataa(\mem4|count [11]),
	.datab(gnd),
	.datac(\mem4|LessThan1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|LessThan1~3 .lut_mask = 16'hFAFA;
defparam \mem4|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N16
fiftyfivenm_lcell_comb \mem4|KP_state~13 (
// Equation(s):
// \mem4|KP_state~13_combout  = (\mem4|KP_state.001~q  & (!\mem4|LessThan1~1_combout  & (!\mem4|LessThan1~3_combout  & !\mem4|KP_state.010~q ))) # (!\mem4|KP_state.001~q  & (((\mem4|KP_state.010~q ))))

	.dataa(\mem4|LessThan1~1_combout ),
	.datab(\mem4|KP_state.001~q ),
	.datac(\mem4|LessThan1~3_combout ),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|KP_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|KP_state~13 .lut_mask = 16'h3304;
defparam \mem4|KP_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N26
fiftyfivenm_lcell_comb \mem4|KP_state~14 (
// Equation(s):
// \mem4|KP_state~14_combout  = (\mem4|trig_pulse~0_combout ) # (\mem4|KP_state.001~q )

	.dataa(gnd),
	.datab(\mem4|trig_pulse~0_combout ),
	.datac(gnd),
	.datad(\mem4|KP_state.001~q ),
	.cin(gnd),
	.combout(\mem4|KP_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|KP_state~14 .lut_mask = 16'hFFCC;
defparam \mem4|KP_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N28
fiftyfivenm_lcell_comb \mem4|KP_state~15 (
// Equation(s):
// \mem4|KP_state~15_combout  = (\mem4|KP_state~13_combout  & (\mem4|KP_state.000~q  & (\mem4|KP_state~14_combout  & \RESET_DELAY_n~q )))

	.dataa(\mem4|KP_state~13_combout ),
	.datab(\mem4|KP_state.000~q ),
	.datac(\mem4|KP_state~14_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|KP_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|KP_state~15 .lut_mask = 16'h8000;
defparam \mem4|KP_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y15_N29
dffeas \mem4|KP_state.001 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|KP_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|KP_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|KP_state.001 .is_wysiwyg = "true";
defparam \mem4|KP_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N12
fiftyfivenm_lcell_comb \mem4|KP_state~16 (
// Equation(s):
// \mem4|KP_state~16_combout  = (\mem4|KP_state.000~q  & ((!\mem4|KP_state.001~q ))) # (!\mem4|KP_state.000~q  & ((\mem4|KP_state.001~q ) # (!\mem4|trig_pulse~0_combout )))

	.dataa(gnd),
	.datab(\mem4|trig_pulse~0_combout ),
	.datac(\mem4|KP_state.000~q ),
	.datad(\mem4|KP_state.001~q ),
	.cin(gnd),
	.combout(\mem4|KP_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|KP_state~16 .lut_mask = 16'h0FF3;
defparam \mem4|KP_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N18
fiftyfivenm_lcell_comb \mem4|KP_state~17 (
// Equation(s):
// \mem4|KP_state~17_combout  = (\RESET_DELAY_n~q  & ((\mem4|KP_state~16_combout  & (\mem4|KP_state.010~q  & \mem4|KP_state.000~q )) # (!\mem4|KP_state~16_combout  & (!\mem4|KP_state.010~q ))))

	.dataa(\mem4|KP_state~16_combout ),
	.datab(\mem4|KP_state.010~q ),
	.datac(\mem4|KP_state.000~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|KP_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|KP_state~17 .lut_mask = 16'h9100;
defparam \mem4|KP_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y15_N19
dffeas \mem4|KP_state.000 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|KP_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|KP_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|KP_state.000 .is_wysiwyg = "true";
defparam \mem4|KP_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N30
fiftyfivenm_lcell_comb \mem4|count[5]~15 (
// Equation(s):
// \mem4|count[5]~15_combout  = (\mem4|KP_state.010~q ) # (!\mem4|KP_state.000~q )

	.dataa(gnd),
	.datab(\mem4|KP_state.000~q ),
	.datac(\mem4|KP_state.010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|count[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|count[5]~15 .lut_mask = 16'hF3F3;
defparam \mem4|count[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N8
fiftyfivenm_lcell_comb \mem4|count[5]~14 (
// Equation(s):
// \mem4|count[5]~14_combout  = (\mem4|LessThan1~1_combout  & ((\mem4|KP_state.001~q ) # ((\mem4|KP_state.010~q )))) # (!\mem4|LessThan1~1_combout  & (\mem4|LessThan1~3_combout  & ((\mem4|KP_state.001~q ) # (\mem4|KP_state.010~q ))))

	.dataa(\mem4|LessThan1~1_combout ),
	.datab(\mem4|KP_state.001~q ),
	.datac(\mem4|LessThan1~3_combout ),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|count[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|count[5]~14 .lut_mask = 16'hFAC8;
defparam \mem4|count[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N30
fiftyfivenm_lcell_comb \mem4|count[5]~16 (
// Equation(s):
// \mem4|count[5]~16_combout  = (\mem4|count[5]~14_combout ) # (((\mem4|count[5]~15_combout  & \mem4|trig_pulse~0_combout )) # (!\RESET_DELAY_n~q ))

	.dataa(\mem4|count[5]~15_combout ),
	.datab(\mem4|count[5]~14_combout ),
	.datac(\RESET_DELAY_n~q ),
	.datad(\mem4|trig_pulse~0_combout ),
	.cin(gnd),
	.combout(\mem4|count[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|count[5]~16 .lut_mask = 16'hEFCF;
defparam \mem4|count[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y8_N3
dffeas \mem4|count[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[0] .is_wysiwyg = "true";
defparam \mem4|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N4
fiftyfivenm_lcell_comb \mem4|count[1]~17 (
// Equation(s):
// \mem4|count[1]~17_combout  = (\mem4|count [1] & (!\mem4|count[0]~13 )) # (!\mem4|count [1] & ((\mem4|count[0]~13 ) # (GND)))
// \mem4|count[1]~18  = CARRY((!\mem4|count[0]~13 ) # (!\mem4|count [1]))

	.dataa(gnd),
	.datab(\mem4|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[0]~13 ),
	.combout(\mem4|count[1]~17_combout ),
	.cout(\mem4|count[1]~18 ));
// synopsys translate_off
defparam \mem4|count[1]~17 .lut_mask = 16'h3C3F;
defparam \mem4|count[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N5
dffeas \mem4|count[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[1] .is_wysiwyg = "true";
defparam \mem4|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N6
fiftyfivenm_lcell_comb \mem4|count[2]~19 (
// Equation(s):
// \mem4|count[2]~19_combout  = (\mem4|count [2] & (\mem4|count[1]~18  $ (GND))) # (!\mem4|count [2] & (!\mem4|count[1]~18  & VCC))
// \mem4|count[2]~20  = CARRY((\mem4|count [2] & !\mem4|count[1]~18 ))

	.dataa(\mem4|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[1]~18 ),
	.combout(\mem4|count[2]~19_combout ),
	.cout(\mem4|count[2]~20 ));
// synopsys translate_off
defparam \mem4|count[2]~19 .lut_mask = 16'hA50A;
defparam \mem4|count[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N7
dffeas \mem4|count[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[2] .is_wysiwyg = "true";
defparam \mem4|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N8
fiftyfivenm_lcell_comb \mem4|count[3]~21 (
// Equation(s):
// \mem4|count[3]~21_combout  = (\mem4|count [3] & (!\mem4|count[2]~20 )) # (!\mem4|count [3] & ((\mem4|count[2]~20 ) # (GND)))
// \mem4|count[3]~22  = CARRY((!\mem4|count[2]~20 ) # (!\mem4|count [3]))

	.dataa(gnd),
	.datab(\mem4|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[2]~20 ),
	.combout(\mem4|count[3]~21_combout ),
	.cout(\mem4|count[3]~22 ));
// synopsys translate_off
defparam \mem4|count[3]~21 .lut_mask = 16'h3C3F;
defparam \mem4|count[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N9
dffeas \mem4|count[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[3] .is_wysiwyg = "true";
defparam \mem4|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N10
fiftyfivenm_lcell_comb \mem4|count[4]~23 (
// Equation(s):
// \mem4|count[4]~23_combout  = (\mem4|count [4] & (\mem4|count[3]~22  $ (GND))) # (!\mem4|count [4] & (!\mem4|count[3]~22  & VCC))
// \mem4|count[4]~24  = CARRY((\mem4|count [4] & !\mem4|count[3]~22 ))

	.dataa(\mem4|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[3]~22 ),
	.combout(\mem4|count[4]~23_combout ),
	.cout(\mem4|count[4]~24 ));
// synopsys translate_off
defparam \mem4|count[4]~23 .lut_mask = 16'hA50A;
defparam \mem4|count[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N11
dffeas \mem4|count[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[4] .is_wysiwyg = "true";
defparam \mem4|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N12
fiftyfivenm_lcell_comb \mem4|count[5]~25 (
// Equation(s):
// \mem4|count[5]~25_combout  = (\mem4|count [5] & (!\mem4|count[4]~24 )) # (!\mem4|count [5] & ((\mem4|count[4]~24 ) # (GND)))
// \mem4|count[5]~26  = CARRY((!\mem4|count[4]~24 ) # (!\mem4|count [5]))

	.dataa(\mem4|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[4]~24 ),
	.combout(\mem4|count[5]~25_combout ),
	.cout(\mem4|count[5]~26 ));
// synopsys translate_off
defparam \mem4|count[5]~25 .lut_mask = 16'h5A5F;
defparam \mem4|count[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N13
dffeas \mem4|count[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[5] .is_wysiwyg = "true";
defparam \mem4|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N14
fiftyfivenm_lcell_comb \mem4|count[6]~27 (
// Equation(s):
// \mem4|count[6]~27_combout  = (\mem4|count [6] & (\mem4|count[5]~26  $ (GND))) # (!\mem4|count [6] & (!\mem4|count[5]~26  & VCC))
// \mem4|count[6]~28  = CARRY((\mem4|count [6] & !\mem4|count[5]~26 ))

	.dataa(gnd),
	.datab(\mem4|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[5]~26 ),
	.combout(\mem4|count[6]~27_combout ),
	.cout(\mem4|count[6]~28 ));
// synopsys translate_off
defparam \mem4|count[6]~27 .lut_mask = 16'hC30C;
defparam \mem4|count[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N15
dffeas \mem4|count[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[6] .is_wysiwyg = "true";
defparam \mem4|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N16
fiftyfivenm_lcell_comb \mem4|count[7]~29 (
// Equation(s):
// \mem4|count[7]~29_combout  = (\mem4|count [7] & (!\mem4|count[6]~28 )) # (!\mem4|count [7] & ((\mem4|count[6]~28 ) # (GND)))
// \mem4|count[7]~30  = CARRY((!\mem4|count[6]~28 ) # (!\mem4|count [7]))

	.dataa(gnd),
	.datab(\mem4|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[6]~28 ),
	.combout(\mem4|count[7]~29_combout ),
	.cout(\mem4|count[7]~30 ));
// synopsys translate_off
defparam \mem4|count[7]~29 .lut_mask = 16'h3C3F;
defparam \mem4|count[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N17
dffeas \mem4|count[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[7] .is_wysiwyg = "true";
defparam \mem4|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N18
fiftyfivenm_lcell_comb \mem4|count[8]~31 (
// Equation(s):
// \mem4|count[8]~31_combout  = (\mem4|count [8] & (\mem4|count[7]~30  $ (GND))) # (!\mem4|count [8] & (!\mem4|count[7]~30  & VCC))
// \mem4|count[8]~32  = CARRY((\mem4|count [8] & !\mem4|count[7]~30 ))

	.dataa(\mem4|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[7]~30 ),
	.combout(\mem4|count[8]~31_combout ),
	.cout(\mem4|count[8]~32 ));
// synopsys translate_off
defparam \mem4|count[8]~31 .lut_mask = 16'hA50A;
defparam \mem4|count[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N19
dffeas \mem4|count[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[8] .is_wysiwyg = "true";
defparam \mem4|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N20
fiftyfivenm_lcell_comb \mem4|count[9]~33 (
// Equation(s):
// \mem4|count[9]~33_combout  = (\mem4|count [9] & (!\mem4|count[8]~32 )) # (!\mem4|count [9] & ((\mem4|count[8]~32 ) # (GND)))
// \mem4|count[9]~34  = CARRY((!\mem4|count[8]~32 ) # (!\mem4|count [9]))

	.dataa(gnd),
	.datab(\mem4|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[8]~32 ),
	.combout(\mem4|count[9]~33_combout ),
	.cout(\mem4|count[9]~34 ));
// synopsys translate_off
defparam \mem4|count[9]~33 .lut_mask = 16'h3C3F;
defparam \mem4|count[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N21
dffeas \mem4|count[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[9] .is_wysiwyg = "true";
defparam \mem4|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N22
fiftyfivenm_lcell_comb \mem4|count[10]~35 (
// Equation(s):
// \mem4|count[10]~35_combout  = (\mem4|count [10] & (\mem4|count[9]~34  $ (GND))) # (!\mem4|count [10] & (!\mem4|count[9]~34  & VCC))
// \mem4|count[10]~36  = CARRY((\mem4|count [10] & !\mem4|count[9]~34 ))

	.dataa(\mem4|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|count[9]~34 ),
	.combout(\mem4|count[10]~35_combout ),
	.cout(\mem4|count[10]~36 ));
// synopsys translate_off
defparam \mem4|count[10]~35 .lut_mask = 16'hA50A;
defparam \mem4|count[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N23
dffeas \mem4|count[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[10] .is_wysiwyg = "true";
defparam \mem4|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N24
fiftyfivenm_lcell_comb \mem4|count[11]~37 (
// Equation(s):
// \mem4|count[11]~37_combout  = \mem4|count [11] $ (\mem4|count[10]~36 )

	.dataa(gnd),
	.datab(\mem4|count [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem4|count[10]~36 ),
	.combout(\mem4|count[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|count[11]~37 .lut_mask = 16'h3C3C;
defparam \mem4|count[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y8_N25
dffeas \mem4|count[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|count[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mem4|count[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|count[11] .is_wysiwyg = "true";
defparam \mem4|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N6
fiftyfivenm_lcell_comb \mem4|KP_state~18 (
// Equation(s):
// \mem4|KP_state~18_combout  = (\mem4|count [11]) # ((\mem4|LessThan1~2_combout ) # (\mem4|LessThan1~1_combout ))

	.dataa(\mem4|count [11]),
	.datab(gnd),
	.datac(\mem4|LessThan1~2_combout ),
	.datad(\mem4|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\mem4|KP_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|KP_state~18 .lut_mask = 16'hFFFA;
defparam \mem4|KP_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N20
fiftyfivenm_lcell_comb \mem4|KP_state~11 (
// Equation(s):
// \mem4|KP_state~11_combout  = (\mem4|trig_pulse~0_combout  & (!\mem4|KP_state.010~q  & (\mem4|KP_state.000~q  $ (!\mem4|KP_state.001~q )))) # (!\mem4|trig_pulse~0_combout  & (\mem4|KP_state.000~q  & (\mem4|KP_state.010~q  $ (\mem4|KP_state.001~q ))))

	.dataa(\mem4|trig_pulse~0_combout ),
	.datab(\mem4|KP_state.000~q ),
	.datac(\mem4|KP_state.010~q ),
	.datad(\mem4|KP_state.001~q ),
	.cin(gnd),
	.combout(\mem4|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|KP_state~11 .lut_mask = 16'h0C42;
defparam \mem4|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N22
fiftyfivenm_lcell_comb \mem4|KP_state~12 (
// Equation(s):
// \mem4|KP_state~12_combout  = (\mem4|KP_state~11_combout  & (\RESET_DELAY_n~q  & ((\mem4|KP_state~18_combout ) # (!\mem4|KP_state.001~q ))))

	.dataa(\mem4|KP_state~18_combout ),
	.datab(\mem4|KP_state.001~q ),
	.datac(\mem4|KP_state~11_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|KP_state~12 .lut_mask = 16'hB000;
defparam \mem4|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y15_N23
dffeas \mem4|KP_state.010 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|KP_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|KP_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|KP_state.010 .is_wysiwyg = "true";
defparam \mem4|KP_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N24
fiftyfivenm_lcell_comb \mem4|rden~0 (
// Equation(s):
// \mem4|rden~0_combout  = (\mem4|KP_state.010~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|KP_state.010~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|rden~0 .lut_mask = 16'hCC00;
defparam \mem4|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y15_N25
dffeas \mem4|rden (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|rden .is_wysiwyg = "true";
defparam \mem4|rden .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y15_N11
dffeas \mem4|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|rden~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N10
fiftyfivenm_lcell_comb \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\mem4|rden~q ) # (\mem4|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(\mem4|rden~q ),
	.datab(gnd),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFAFA;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N30
fiftyfivenm_lcell_comb \noise|out24hold_4[0]~feeder (
// Equation(s):
// \noise|out24hold_4[0]~feeder_combout  = \noise|out24ref_4 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[0]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N31
dffeas \noise|out24hold_4[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[0] .is_wysiwyg = "true";
defparam \noise|out24hold_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N6
fiftyfivenm_lcell_comb \noise|out24hold_4[1]~feeder (
// Equation(s):
// \noise|out24hold_4[1]~feeder_combout  = \noise|out24ref_4 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[1]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N7
dffeas \noise|out24hold_4[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[1] .is_wysiwyg = "true";
defparam \noise|out24hold_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N26
fiftyfivenm_lcell_comb \noise|out24hold_4[2]~feeder (
// Equation(s):
// \noise|out24hold_4[2]~feeder_combout  = \noise|out24ref_4 [2]

	.dataa(\noise|out24ref_4 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[2]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N27
dffeas \noise|out24hold_4[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[2] .is_wysiwyg = "true";
defparam \noise|out24hold_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N14
fiftyfivenm_lcell_comb \noise|out24hold_4[3]~feeder (
// Equation(s):
// \noise|out24hold_4[3]~feeder_combout  = \noise|out24ref_4 [3]

	.dataa(\noise|out24ref_4 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[3]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y6_N15
dffeas \noise|out24hold_4[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[3] .is_wysiwyg = "true";
defparam \noise|out24hold_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N18
fiftyfivenm_lcell_comb \noise|out24hold_4[4]~feeder (
// Equation(s):
// \noise|out24hold_4[4]~feeder_combout  = \noise|out24ref_4 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[4]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_4[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N19
dffeas \noise|out24hold_4[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[4] .is_wysiwyg = "true";
defparam \noise|out24hold_4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N24
fiftyfivenm_lcell_comb \noise|out24hold_4[5]~feeder (
// Equation(s):
// \noise|out24hold_4[5]~feeder_combout  = \noise|out24ref_4 [5]

	.dataa(\noise|out24ref_4 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[5]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N25
dffeas \noise|out24hold_4[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[5] .is_wysiwyg = "true";
defparam \noise|out24hold_4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N14
fiftyfivenm_lcell_comb \noise|out24hold_4[6]~feeder (
// Equation(s):
// \noise|out24hold_4[6]~feeder_combout  = \noise|out24ref_4 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[6]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_4[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y5_N15
dffeas \noise|out24hold_4[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[6] .is_wysiwyg = "true";
defparam \noise|out24hold_4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N12
fiftyfivenm_lcell_comb \noise|out24hold_4[7]~feeder (
// Equation(s):
// \noise|out24hold_4[7]~feeder_combout  = \noise|out24ref_4 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [7]),
	.cin(gnd),
	.combout(\noise|out24hold_4[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[7]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_4[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N13
dffeas \noise|out24hold_4[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[7] .is_wysiwyg = "true";
defparam \noise|out24hold_4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N6
fiftyfivenm_lcell_comb \noise|out24hold_4[8]~feeder (
// Equation(s):
// \noise|out24hold_4[8]~feeder_combout  = \noise|out24ref_4 [8]

	.dataa(\noise|out24ref_4 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[8]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N7
dffeas \noise|out24hold_4[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[8] .is_wysiwyg = "true";
defparam \noise|out24hold_4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N0
fiftyfivenm_lcell_comb \noise|out24hold_4[9]~feeder (
// Equation(s):
// \noise|out24hold_4[9]~feeder_combout  = \noise|out24ref_4 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [9]),
	.cin(gnd),
	.combout(\noise|out24hold_4[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[9]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24hold_4[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N1
dffeas \noise|out24hold_4[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[9] .is_wysiwyg = "true";
defparam \noise|out24hold_4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N0
fiftyfivenm_lcell_comb \noise|out24hold_4[10]~feeder (
// Equation(s):
// \noise|out24hold_4[10]~feeder_combout  = \noise|out24ref_4 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[10]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N1
dffeas \noise|out24hold_4[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[10] .is_wysiwyg = "true";
defparam \noise|out24hold_4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N4
fiftyfivenm_lcell_comb \noise|out24hold_4[11]~feeder (
// Equation(s):
// \noise|out24hold_4[11]~feeder_combout  = \noise|out24ref_4 [11]

	.dataa(\noise|out24ref_4 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[11]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y5_N5
dffeas \noise|out24hold_4[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[11] .is_wysiwyg = "true";
defparam \noise|out24hold_4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N20
fiftyfivenm_lcell_comb \noise|out24hold_4[12]~feeder (
// Equation(s):
// \noise|out24hold_4[12]~feeder_combout  = \noise|out24ref_4 [12]

	.dataa(gnd),
	.datab(\noise|out24ref_4 [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[12]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y7_N21
dffeas \noise|out24hold_4[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[12] .is_wysiwyg = "true";
defparam \noise|out24hold_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N22
fiftyfivenm_lcell_comb \noise|out24hold_4[13]~feeder (
// Equation(s):
// \noise|out24hold_4[13]~feeder_combout  = \noise|out24ref_4 [13]

	.dataa(gnd),
	.datab(\noise|out24ref_4 [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[13]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_4[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N23
dffeas \noise|out24hold_4[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[13] .is_wysiwyg = "true";
defparam \noise|out24hold_4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N26
fiftyfivenm_lcell_comb \noise|out24hold_4[14]~feeder (
// Equation(s):
// \noise|out24hold_4[14]~feeder_combout  = \noise|out24ref_4 [14]

	.dataa(\noise|out24ref_4 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[14]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y8_N27
dffeas \noise|out24hold_4[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[14] .is_wysiwyg = "true";
defparam \noise|out24hold_4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N6
fiftyfivenm_lcell_comb \noise|out24hold_4[15]~feeder (
// Equation(s):
// \noise|out24hold_4[15]~feeder_combout  = \noise|out24ref_4 [15]

	.dataa(\noise|out24ref_4 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[15]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y5_N7
dffeas \noise|out24hold_4[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[15] .is_wysiwyg = "true";
defparam \noise|out24hold_4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N0
fiftyfivenm_lcell_comb \noise|out24hold_4[16]~feeder (
// Equation(s):
// \noise|out24hold_4[16]~feeder_combout  = \noise|out24ref_4 [16]

	.dataa(\noise|out24ref_4 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[16]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N1
dffeas \noise|out24hold_4[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[16] .is_wysiwyg = "true";
defparam \noise|out24hold_4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N12
fiftyfivenm_lcell_comb \noise|out24hold_4[17]~feeder (
// Equation(s):
// \noise|out24hold_4[17]~feeder_combout  = \noise|out24ref_4 [17]

	.dataa(\noise|out24ref_4 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[17]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y7_N13
dffeas \noise|out24hold_4[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[17] .is_wysiwyg = "true";
defparam \noise|out24hold_4[17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y13_N0
fiftyfivenm_mac_mult \mem4|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\noise|out24hold_4 [17],\noise|out24hold_4 [16],\noise|out24hold_4 [15],\noise|out24hold_4 [14],\noise|out24hold_4 [13],\noise|out24hold_4 [12],\noise|out24hold_4 [11],\noise|out24hold_4 [10],\noise|out24hold_4 [9],\noise|out24hold_4 [8],\noise|out24hold_4 [7],\noise|out24hold_4 [6],\noise|out24hold_4 [5],
\noise|out24hold_4 [4],\noise|out24hold_4 [3],\noise|out24hold_4 [2],\noise|out24hold_4 [1],\noise|out24hold_4 [0]}),
	.datab({gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem4|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \mem4|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem4|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem4|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem4|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem4|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y13_N2
fiftyfivenm_mac_out \mem4|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem4|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\mem4|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\mem4|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\mem4|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\mem4|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\mem4|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\mem4|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\mem4|Mult0|auto_generated|mac_mult1~dataout ,\mem4|Mult0|auto_generated|mac_mult1~4 ,\mem4|Mult0|auto_generated|mac_mult1~3 ,\mem4|Mult0|auto_generated|mac_mult1~2 ,\mem4|Mult0|auto_generated|mac_mult1~1 ,\mem4|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem4|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem4|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N20
fiftyfivenm_lcell_comb \mem4|wr_ptr[0]~feeder (
// Equation(s):
// \mem4|wr_ptr[0]~feeder_combout  = \mem4|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|wr_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[0]~feeder .lut_mask = 16'hF0F0;
defparam \mem4|wr_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N21
dffeas \mem4|wr_ptr[0] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[0] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N2
fiftyfivenm_lcell_comb \mem4|wr_ptr[1]~feeder (
// Equation(s):
// \mem4|wr_ptr[1]~feeder_combout  = \mem4|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[1]~feeder .lut_mask = 16'hF0F0;
defparam \mem4|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N3
dffeas \mem4|wr_ptr[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[1] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N28
fiftyfivenm_lcell_comb \mem4|wr_ptr[2]~feeder (
// Equation(s):
// \mem4|wr_ptr[2]~feeder_combout  = \mem4|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|count [2]),
	.cin(gnd),
	.combout(\mem4|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \mem4|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N29
dffeas \mem4|wr_ptr[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[2] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N10
fiftyfivenm_lcell_comb \mem4|wr_ptr[3]~feeder (
// Equation(s):
// \mem4|wr_ptr[3]~feeder_combout  = \mem4|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[3]~feeder .lut_mask = 16'hF0F0;
defparam \mem4|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N11
dffeas \mem4|wr_ptr[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[3] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N0
fiftyfivenm_lcell_comb \mem4|wr_ptr[4]~feeder (
// Equation(s):
// \mem4|wr_ptr[4]~feeder_combout  = \mem4|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|count [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[4]~feeder .lut_mask = 16'hF0F0;
defparam \mem4|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N1
dffeas \mem4|wr_ptr[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[4] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N6
fiftyfivenm_lcell_comb \mem4|wr_ptr[5]~feeder (
// Equation(s):
// \mem4|wr_ptr[5]~feeder_combout  = \mem4|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|count [5]),
	.cin(gnd),
	.combout(\mem4|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[5]~feeder .lut_mask = 16'hFF00;
defparam \mem4|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N7
dffeas \mem4|wr_ptr[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[5] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N8
fiftyfivenm_lcell_comb \mem4|wr_ptr[6]~feeder (
// Equation(s):
// \mem4|wr_ptr[6]~feeder_combout  = \mem4|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|count [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[6]~feeder .lut_mask = 16'hF0F0;
defparam \mem4|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N9
dffeas \mem4|wr_ptr[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[6] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N14
fiftyfivenm_lcell_comb \mem4|wr_ptr[7]~feeder (
// Equation(s):
// \mem4|wr_ptr[7]~feeder_combout  = \mem4|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|count [7]),
	.cin(gnd),
	.combout(\mem4|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \mem4|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N15
dffeas \mem4|wr_ptr[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[7] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N24
fiftyfivenm_lcell_comb \mem4|wr_ptr[8]~feeder (
// Equation(s):
// \mem4|wr_ptr[8]~feeder_combout  = \mem4|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|count [8]),
	.cin(gnd),
	.combout(\mem4|wr_ptr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[8]~feeder .lut_mask = 16'hFF00;
defparam \mem4|wr_ptr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y15_N25
dffeas \mem4|wr_ptr[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[8] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N24
fiftyfivenm_lcell_comb \mem4|wr_ptr[9]~feeder (
// Equation(s):
// \mem4|wr_ptr[9]~feeder_combout  = \mem4|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|count [9]),
	.cin(gnd),
	.combout(\mem4|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[9]~feeder .lut_mask = 16'hFF00;
defparam \mem4|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N25
dffeas \mem4|wr_ptr[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[9] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N16
fiftyfivenm_lcell_comb \mem4|wr_ptr[10]~feeder (
// Equation(s):
// \mem4|wr_ptr[10]~feeder_combout  = \mem4|count [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|count [10]),
	.cin(gnd),
	.combout(\mem4|wr_ptr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[10]~feeder .lut_mask = 16'hFF00;
defparam \mem4|wr_ptr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y16_N17
dffeas \mem4|wr_ptr[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[10] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N0
fiftyfivenm_lcell_comb \mem4|wr_ptr[11]~feeder (
// Equation(s):
// \mem4|wr_ptr[11]~feeder_combout  = \mem4|count [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|count [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|wr_ptr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|wr_ptr[11]~feeder .lut_mask = 16'hF0F0;
defparam \mem4|wr_ptr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y15_N1
dffeas \mem4|wr_ptr[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|wr_ptr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|wr_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|wr_ptr[11] .is_wysiwyg = "true";
defparam \mem4|wr_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N4
fiftyfivenm_lcell_comb \noise|out24hold_4[18]~feeder (
// Equation(s):
// \noise|out24hold_4[18]~feeder_combout  = \noise|out24ref_4 [18]

	.dataa(gnd),
	.datab(\noise|out24ref_4 [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[18]~feeder .lut_mask = 16'hCCCC;
defparam \noise|out24hold_4[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y6_N5
dffeas \noise|out24hold_4[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[18] .is_wysiwyg = "true";
defparam \noise|out24hold_4[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N27
dffeas \noise|out24hold_4[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[19] .is_wysiwyg = "true";
defparam \noise|out24hold_4[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N20
fiftyfivenm_lcell_comb \noise|out24hold_4[20]~feeder (
// Equation(s):
// \noise|out24hold_4[20]~feeder_combout  = \noise|out24ref_4 [20]

	.dataa(\noise|out24ref_4 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[20]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N21
dffeas \noise|out24hold_4[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[20] .is_wysiwyg = "true";
defparam \noise|out24hold_4[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N16
fiftyfivenm_lcell_comb \noise|out24hold_4[21]~feeder (
// Equation(s):
// \noise|out24hold_4[21]~feeder_combout  = \noise|out24ref_4 [21]

	.dataa(\noise|out24ref_4 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[21]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y6_N17
dffeas \noise|out24hold_4[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[21] .is_wysiwyg = "true";
defparam \noise|out24hold_4[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y6_N28
fiftyfivenm_lcell_comb \noise|out24hold_4[22]~feeder (
// Equation(s):
// \noise|out24hold_4[22]~feeder_combout  = \noise|out24ref_4 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[22]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24hold_4[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y6_N29
dffeas \noise|out24hold_4[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[22] .is_wysiwyg = "true";
defparam \noise|out24hold_4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N6
fiftyfivenm_lcell_comb \noise|out24hold_4[23]~feeder (
// Equation(s):
// \noise|out24hold_4[23]~feeder_combout  = \noise|out24ref_4 [23]

	.dataa(\noise|out24ref_4 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24hold_4[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24hold_4[23]~feeder .lut_mask = 16'hAAAA;
defparam \noise|out24hold_4[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y6_N7
dffeas \noise|out24hold_4[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\noise|out24hold_4[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24hold_4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24hold_4[23] .is_wysiwyg = "true";
defparam \noise|out24hold_4[23] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y14_N0
fiftyfivenm_mac_mult \mem4|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\noise|out24hold_4 [23],\noise|out24hold_4 [22],\noise|out24hold_4 [21],\noise|out24hold_4 [20],\noise|out24hold_4 [19],\noise|out24hold_4 [18],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem4|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem4|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem4|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \mem4|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem4|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem4|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y14_N2
fiftyfivenm_mac_out \mem4|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem4|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\mem4|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT9 ,
\mem4|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\mem4|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\mem4|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\mem4|Mult0|auto_generated|mac_mult3~dataout ,\mem4|Mult0|auto_generated|mac_mult3~16 ,
\mem4|Mult0|auto_generated|mac_mult3~15 ,\mem4|Mult0|auto_generated|mac_mult3~14 ,\mem4|Mult0|auto_generated|mac_mult3~13 ,\mem4|Mult0|auto_generated|mac_mult3~12 ,\mem4|Mult0|auto_generated|mac_mult3~11 ,\mem4|Mult0|auto_generated|mac_mult3~10 ,
\mem4|Mult0|auto_generated|mac_mult3~9 ,\mem4|Mult0|auto_generated|mac_mult3~8 ,\mem4|Mult0|auto_generated|mac_mult3~7 ,\mem4|Mult0|auto_generated|mac_mult3~6 ,\mem4|Mult0|auto_generated|mac_mult3~5 ,\mem4|Mult0|auto_generated|mac_mult3~4 ,
\mem4|Mult0|auto_generated|mac_mult3~3 ,\mem4|Mult0|auto_generated|mac_mult3~2 ,\mem4|Mult0|auto_generated|mac_mult3~1 ,\mem4|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem4|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem4|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N14
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~0_combout  = (\mem4|Mult0|auto_generated|mac_out2~DATAOUT18  & (\mem4|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT18  & (\mem4|Mult0|auto_generated|mac_out4~dataout  & 
// VCC))
// \mem4|Mult0|auto_generated|op_1~1  = CARRY((\mem4|Mult0|auto_generated|mac_out2~DATAOUT18  & \mem4|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\mem4|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\mem4|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem4|Mult0|auto_generated|op_1~0_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem4|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N16
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~2_combout  = (\mem4|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT1  & (\mem4|Mult0|auto_generated|op_1~1  & VCC)) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\mem4|Mult0|auto_generated|op_1~1 )))) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\mem4|Mult0|auto_generated|op_1~1 )) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((\mem4|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \mem4|Mult0|auto_generated|op_1~3  = CARRY((\mem4|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT1  & !\mem4|Mult0|auto_generated|op_1~1 )) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((!\mem4|Mult0|auto_generated|op_1~1 ) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\mem4|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\mem4|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~1 ),
	.combout(\mem4|Mult0|auto_generated|op_1~2_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem4|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N0
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_2~0_combout  = \mem4|Mult0|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem4|Mult0|auto_generated|op_2~1  = CARRY(\mem4|Mult0|auto_generated|mac_out4~DATAOUT12 )

	.dataa(\mem4|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem4|Mult0|auto_generated|op_2~0_combout ),
	.cout(\mem4|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_2~0 .lut_mask = 16'h55AA;
defparam \mem4|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N2
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_2~2_combout  = (\mem4|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\mem4|Mult0|auto_generated|op_2~1 )) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\mem4|Mult0|auto_generated|op_2~1 ) # (GND)))
// \mem4|Mult0|auto_generated|op_2~3  = CARRY((!\mem4|Mult0|auto_generated|op_2~1 ) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\mem4|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_2~1 ),
	.combout(\mem4|Mult0|auto_generated|op_2~2_combout ),
	.cout(\mem4|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \mem4|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N4
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_2~4_combout  = (\mem4|Mult0|auto_generated|mac_out4~DATAOUT14  & (\mem4|Mult0|auto_generated|op_2~3  $ (GND))) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT14  & (!\mem4|Mult0|auto_generated|op_2~3  & VCC))
// \mem4|Mult0|auto_generated|op_2~5  = CARRY((\mem4|Mult0|auto_generated|mac_out4~DATAOUT14  & !\mem4|Mult0|auto_generated|op_2~3 ))

	.dataa(gnd),
	.datab(\mem4|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_2~3 ),
	.combout(\mem4|Mult0|auto_generated|op_2~4_combout ),
	.cout(\mem4|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_2~4 .lut_mask = 16'hC30C;
defparam \mem4|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N6
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_2~6_combout  = (\mem4|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\mem4|Mult0|auto_generated|op_2~5 )) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\mem4|Mult0|auto_generated|op_2~5 ) # (GND)))
// \mem4|Mult0|auto_generated|op_2~7  = CARRY((!\mem4|Mult0|auto_generated|op_2~5 ) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\mem4|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_2~5 ),
	.combout(\mem4|Mult0|auto_generated|op_2~6_combout ),
	.cout(\mem4|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \mem4|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N18
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~4_combout  = ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\mem4|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\mem4|Mult0|auto_generated|op_1~3 )))) # (GND)
// \mem4|Mult0|auto_generated|op_1~5  = CARRY((\mem4|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\mem4|Mult0|auto_generated|op_1~3 ))) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (\mem4|Mult0|auto_generated|mac_out4~DATAOUT2  & !\mem4|Mult0|auto_generated|op_1~3 )))

	.dataa(\mem4|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\mem4|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~3 ),
	.combout(\mem4|Mult0|auto_generated|op_1~4_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem4|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N20
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~6_combout  = (\mem4|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT3  & (\mem4|Mult0|auto_generated|op_1~5  & VCC)) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\mem4|Mult0|auto_generated|op_1~5 )))) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\mem4|Mult0|auto_generated|op_1~5 )) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((\mem4|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \mem4|Mult0|auto_generated|op_1~7  = CARRY((\mem4|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT3  & !\mem4|Mult0|auto_generated|op_1~5 )) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((!\mem4|Mult0|auto_generated|op_1~5 ) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\mem4|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\mem4|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~5 ),
	.combout(\mem4|Mult0|auto_generated|op_1~6_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem4|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N22
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~8_combout  = ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\mem4|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\mem4|Mult0|auto_generated|op_1~7 )))) # (GND)
// \mem4|Mult0|auto_generated|op_1~9  = CARRY((\mem4|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\mem4|Mult0|auto_generated|op_1~7 ))) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// (\mem4|Mult0|auto_generated|mac_out4~DATAOUT4  & !\mem4|Mult0|auto_generated|op_1~7 )))

	.dataa(\mem4|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\mem4|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~7 ),
	.combout(\mem4|Mult0|auto_generated|op_1~8_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem4|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N24
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~10_combout  = (\mem4|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT5  & (\mem4|Mult0|auto_generated|op_1~9  & VCC)) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\mem4|Mult0|auto_generated|op_1~9 )))) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\mem4|Mult0|auto_generated|op_1~9 )) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((\mem4|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \mem4|Mult0|auto_generated|op_1~11  = CARRY((\mem4|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT5  & !\mem4|Mult0|auto_generated|op_1~9 )) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((!\mem4|Mult0|auto_generated|op_1~9 ) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\mem4|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\mem4|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~9 ),
	.combout(\mem4|Mult0|auto_generated|op_1~10_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem4|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N26
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~12_combout  = ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\mem4|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\mem4|Mult0|auto_generated|op_1~11 )))) # (GND)
// \mem4|Mult0|auto_generated|op_1~13  = CARRY((\mem4|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\mem4|Mult0|auto_generated|op_1~11 ))) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT6  & 
// (\mem4|Mult0|auto_generated|mac_out2~DATAOUT24  & !\mem4|Mult0|auto_generated|op_1~11 )))

	.dataa(\mem4|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\mem4|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~11 ),
	.combout(\mem4|Mult0|auto_generated|op_1~12_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem4|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N28
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~14_combout  = (\mem4|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT25  & (\mem4|Mult0|auto_generated|op_1~13  & VCC)) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (!\mem4|Mult0|auto_generated|op_1~13 )))) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\mem4|Mult0|auto_generated|op_1~13 )) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((\mem4|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \mem4|Mult0|auto_generated|op_1~15  = CARRY((\mem4|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT25  & !\mem4|Mult0|auto_generated|op_1~13 )) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((!\mem4|Mult0|auto_generated|op_1~13 ) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\mem4|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\mem4|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~13 ),
	.combout(\mem4|Mult0|auto_generated|op_1~14_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem4|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N30
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~16_combout  = ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\mem4|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\mem4|Mult0|auto_generated|op_1~15 )))) # (GND)
// \mem4|Mult0|auto_generated|op_1~17  = CARRY((\mem4|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\mem4|Mult0|auto_generated|op_1~15 ))) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\mem4|Mult0|auto_generated|mac_out2~DATAOUT26  & !\mem4|Mult0|auto_generated|op_1~15 )))

	.dataa(\mem4|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\mem4|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~15 ),
	.combout(\mem4|Mult0|auto_generated|op_1~16_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem4|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N0
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~18_combout  = (\mem4|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT9  & (\mem4|Mult0|auto_generated|op_1~17  & VCC)) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\mem4|Mult0|auto_generated|op_1~17 )))) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\mem4|Mult0|auto_generated|op_1~17 )) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\mem4|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \mem4|Mult0|auto_generated|op_1~19  = CARRY((\mem4|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT9  & !\mem4|Mult0|auto_generated|op_1~17 )) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\mem4|Mult0|auto_generated|op_1~17 ) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\mem4|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\mem4|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~17 ),
	.combout(\mem4|Mult0|auto_generated|op_1~18_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem4|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N2
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~20_combout  = ((\mem4|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\mem4|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\mem4|Mult0|auto_generated|op_1~19 )))) # (GND)
// \mem4|Mult0|auto_generated|op_1~21  = CARRY((\mem4|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\mem4|Mult0|auto_generated|op_1~19 ))) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\mem4|Mult0|auto_generated|mac_out2~DATAOUT28  & !\mem4|Mult0|auto_generated|op_1~19 )))

	.dataa(\mem4|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\mem4|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~19 ),
	.combout(\mem4|Mult0|auto_generated|op_1~20_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem4|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N4
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~22_combout  = (\mem4|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT29  & (\mem4|Mult0|auto_generated|op_1~21  & VCC)) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (!\mem4|Mult0|auto_generated|op_1~21 )))) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\mem4|Mult0|auto_generated|op_1~21 )) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((\mem4|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \mem4|Mult0|auto_generated|op_1~23  = CARRY((\mem4|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT29  & !\mem4|Mult0|auto_generated|op_1~21 )) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((!\mem4|Mult0|auto_generated|op_1~21 ) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\mem4|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\mem4|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~21 ),
	.combout(\mem4|Mult0|auto_generated|op_1~22_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem4|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N6
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~24_combout  = ((\mem4|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\mem4|Mult0|auto_generated|op_2~0_combout  $ (\mem4|Mult0|auto_generated|op_1~23 )))) # (GND)
// \mem4|Mult0|auto_generated|op_1~25  = CARRY((\mem4|Mult0|auto_generated|mac_out2~DATAOUT30  & (\mem4|Mult0|auto_generated|op_2~0_combout  & !\mem4|Mult0|auto_generated|op_1~23 )) # (!\mem4|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// ((\mem4|Mult0|auto_generated|op_2~0_combout ) # (!\mem4|Mult0|auto_generated|op_1~23 ))))

	.dataa(\mem4|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\mem4|Mult0|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~23 ),
	.combout(\mem4|Mult0|auto_generated|op_1~24_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \mem4|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N8
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~26_combout  = (\mem4|Mult0|auto_generated|op_2~2_combout  & (\mem4|Mult0|auto_generated|op_1~25  & VCC)) # (!\mem4|Mult0|auto_generated|op_2~2_combout  & (!\mem4|Mult0|auto_generated|op_1~25 ))
// \mem4|Mult0|auto_generated|op_1~27  = CARRY((!\mem4|Mult0|auto_generated|op_2~2_combout  & !\mem4|Mult0|auto_generated|op_1~25 ))

	.dataa(\mem4|Mult0|auto_generated|op_2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~25 ),
	.combout(\mem4|Mult0|auto_generated|op_1~26_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~26 .lut_mask = 16'hA505;
defparam \mem4|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N10
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~28_combout  = (\mem4|Mult0|auto_generated|op_2~4_combout  & ((GND) # (!\mem4|Mult0|auto_generated|op_1~27 ))) # (!\mem4|Mult0|auto_generated|op_2~4_combout  & (\mem4|Mult0|auto_generated|op_1~27  $ (GND)))
// \mem4|Mult0|auto_generated|op_1~29  = CARRY((\mem4|Mult0|auto_generated|op_2~4_combout ) # (!\mem4|Mult0|auto_generated|op_1~27 ))

	.dataa(gnd),
	.datab(\mem4|Mult0|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~27 ),
	.combout(\mem4|Mult0|auto_generated|op_1~28_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~28 .lut_mask = 16'h3CCF;
defparam \mem4|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N12
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~30_combout  = (\mem4|Mult0|auto_generated|op_2~6_combout  & (\mem4|Mult0|auto_generated|op_1~29  & VCC)) # (!\mem4|Mult0|auto_generated|op_2~6_combout  & (!\mem4|Mult0|auto_generated|op_1~29 ))
// \mem4|Mult0|auto_generated|op_1~31  = CARRY((!\mem4|Mult0|auto_generated|op_2~6_combout  & !\mem4|Mult0|auto_generated|op_1~29 ))

	.dataa(gnd),
	.datab(\mem4|Mult0|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~29 ),
	.combout(\mem4|Mult0|auto_generated|op_1~30_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~30 .lut_mask = 16'hC303;
defparam \mem4|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N8
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_2~8_combout  = (\mem4|Mult0|auto_generated|mac_out4~DATAOUT16  & (\mem4|Mult0|auto_generated|op_2~7  $ (GND))) # (!\mem4|Mult0|auto_generated|mac_out4~DATAOUT16  & (!\mem4|Mult0|auto_generated|op_2~7  & VCC))
// \mem4|Mult0|auto_generated|op_2~9  = CARRY((\mem4|Mult0|auto_generated|mac_out4~DATAOUT16  & !\mem4|Mult0|auto_generated|op_2~7 ))

	.dataa(gnd),
	.datab(\mem4|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_2~7 ),
	.combout(\mem4|Mult0|auto_generated|op_2~8_combout ),
	.cout(\mem4|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_2~8 .lut_mask = 16'hC30C;
defparam \mem4|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N10
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_2~10_combout  = \mem4|Mult0|auto_generated|mac_out4~DATAOUT17  $ (\mem4|Mult0|auto_generated|op_2~9 )

	.dataa(\mem4|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem4|Mult0|auto_generated|op_2~9 ),
	.combout(\mem4|Mult0|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_2~10 .lut_mask = 16'h5A5A;
defparam \mem4|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N14
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~32_combout  = (\mem4|Mult0|auto_generated|op_2~8_combout  & ((GND) # (!\mem4|Mult0|auto_generated|op_1~31 ))) # (!\mem4|Mult0|auto_generated|op_2~8_combout  & (\mem4|Mult0|auto_generated|op_1~31  $ (GND)))
// \mem4|Mult0|auto_generated|op_1~33  = CARRY((\mem4|Mult0|auto_generated|op_2~8_combout ) # (!\mem4|Mult0|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\mem4|Mult0|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult0|auto_generated|op_1~31 ),
	.combout(\mem4|Mult0|auto_generated|op_1~32_combout ),
	.cout(\mem4|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \mem4|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N16
fiftyfivenm_lcell_comb \mem4|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \mem4|Mult0|auto_generated|op_1~34_combout  = \mem4|Mult0|auto_generated|op_1~33  $ (!\mem4|Mult0|auto_generated|op_2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|Mult0|auto_generated|op_2~10_combout ),
	.cin(\mem4|Mult0|auto_generated|op_1~33 ),
	.combout(\mem4|Mult0|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|Mult0|auto_generated|op_1~34 .lut_mask = 16'hF00F;
defparam \mem4|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
fiftyfivenm_lcell_comb \mem4|filt0|del~25 (
// Equation(s):
// \mem4|filt0|del~25_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [29]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~25 .lut_mask = 16'hF000;
defparam \mem4|filt0|del~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N29
dffeas \mem4|filt0|del[0][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][21] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
fiftyfivenm_lcell_comb \mem4|filt0|del~2 (
// Equation(s):
// \mem4|filt0|del~2_combout  = (\mem4|filt0|del[0][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][21]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~2 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N17
dffeas \mem4|filt0|del[1][21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][21] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
fiftyfivenm_lcell_comb \mem4|filt0|del~26 (
// Equation(s):
// \mem4|filt0|del~26_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~26 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N11
dffeas \mem4|filt0|del[0][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][20] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
fiftyfivenm_lcell_comb \mem4|filt0|del~3 (
// Equation(s):
// \mem4|filt0|del~3_combout  = (\mem4|filt0|del[0][20]~q  & \RESET_DELAY_n~q )

	.dataa(\mem4|filt0|del[0][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~3 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N31
dffeas \mem4|filt0|del[1][20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][20] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y21_N0
fiftyfivenm_mac_mult \mem4|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\mem4|filt0|regq[23]~70_combout ,\mem4|filt0|regq[22]~68_combout ,\mem4|filt0|regq[21]~66_combout ,\mem4|filt0|regq[20]~64_combout ,\mem4|filt0|regq[19]~62_combout ,\mem4|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem4|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \mem4|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \mem4|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \mem4|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \mem4|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \mem4|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y21_N2
fiftyfivenm_mac_out \mem4|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem4|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\mem4|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\mem4|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\mem4|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\mem4|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\mem4|Mult1|auto_generated|mac_mult3~dataout ,\mem4|Mult1|auto_generated|mac_mult3~16 ,
\mem4|Mult1|auto_generated|mac_mult3~15 ,\mem4|Mult1|auto_generated|mac_mult3~14 ,\mem4|Mult1|auto_generated|mac_mult3~13 ,\mem4|Mult1|auto_generated|mac_mult3~12 ,\mem4|Mult1|auto_generated|mac_mult3~11 ,\mem4|Mult1|auto_generated|mac_mult3~10 ,
\mem4|Mult1|auto_generated|mac_mult3~9 ,\mem4|Mult1|auto_generated|mac_mult3~8 ,\mem4|Mult1|auto_generated|mac_mult3~7 ,\mem4|Mult1|auto_generated|mac_mult3~6 ,\mem4|Mult1|auto_generated|mac_mult3~5 ,\mem4|Mult1|auto_generated|mac_mult3~4 ,
\mem4|Mult1|auto_generated|mac_mult3~3 ,\mem4|Mult1|auto_generated|mac_mult3~2 ,\mem4|Mult1|auto_generated|mac_mult3~1 ,\mem4|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem4|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \mem4|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N2
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_2~0_combout  = \mem4|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \mem4|Mult1|auto_generated|op_2~1  = CARRY(\mem4|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(gnd),
	.datab(\mem4|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem4|Mult1|auto_generated|op_2~0_combout ),
	.cout(\mem4|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_2~0 .lut_mask = 16'h33CC;
defparam \mem4|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N4
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_2~2_combout  = (\mem4|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\mem4|Mult1|auto_generated|op_2~1 )) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\mem4|Mult1|auto_generated|op_2~1 ) # (GND)))
// \mem4|Mult1|auto_generated|op_2~3  = CARRY((!\mem4|Mult1|auto_generated|op_2~1 ) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_2~1 ),
	.combout(\mem4|Mult1|auto_generated|op_2~2_combout ),
	.cout(\mem4|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_2~2 .lut_mask = 16'h5A5F;
defparam \mem4|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N28
fiftyfivenm_lcell_comb \mem4|filt0|del~29 (
// Equation(s):
// \mem4|filt0|del~29_combout  = (\RESET_DELAY_n~q  & \mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [25])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|filt0|del~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~29 .lut_mask = 16'hC0C0;
defparam \mem4|filt0|del~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y22_N29
dffeas \mem4|filt0|del[0][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][17] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N10
fiftyfivenm_lcell_comb \mem4|filt0|del~6 (
// Equation(s):
// \mem4|filt0|del~6_combout  = (\mem4|filt0|del[0][17]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][17]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~6 .lut_mask = 16'hC0C0;
defparam \mem4|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y22_N11
dffeas \mem4|filt0|del[1][17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][17] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
fiftyfivenm_lcell_comb \mem4|filt0|del~31 (
// Equation(s):
// \mem4|filt0|del~31_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~31 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \mem4|filt0|del[0][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][15] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
fiftyfivenm_lcell_comb \mem4|filt0|del~8 (
// Equation(s):
// \mem4|filt0|del~8_combout  = (\mem4|filt0|del[0][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~8 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \mem4|filt0|del[1][15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][15] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
fiftyfivenm_lcell_comb \mem4|filt0|del~32 (
// Equation(s):
// \mem4|filt0|del~32_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~32_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~32 .lut_mask = 16'hF000;
defparam \mem4|filt0|del~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N19
dffeas \mem4|filt0|del[0][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][14] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
fiftyfivenm_lcell_comb \mem4|filt0|del~9 (
// Equation(s):
// \mem4|filt0|del~9_combout  = (\mem4|filt0|del[0][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][14]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~9 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N3
dffeas \mem4|filt0|del[1][14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][14] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
fiftyfivenm_lcell_comb \mem4|filt0|del~33 (
// Equation(s):
// \mem4|filt0|del~33_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~33_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~33 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N27
dffeas \mem4|filt0|del[0][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][13] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
fiftyfivenm_lcell_comb \mem4|filt0|del~10 (
// Equation(s):
// \mem4|filt0|del~10_combout  = (\mem4|filt0|del[0][13]~q  & \RESET_DELAY_n~q )

	.dataa(\mem4|filt0|del[0][13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~10 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \mem4|filt0|del[1][13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][13] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
fiftyfivenm_lcell_comb \mem4|filt0|del~34 (
// Equation(s):
// \mem4|filt0|del~34_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~34 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N19
dffeas \mem4|filt0|del[0][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][12] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
fiftyfivenm_lcell_comb \mem4|filt0|del~11 (
// Equation(s):
// \mem4|filt0|del~11_combout  = (\mem4|filt0|del[0][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][12]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~11 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N21
dffeas \mem4|filt0|del[1][12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][12] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N0
fiftyfivenm_lcell_comb \mem4|filt0|del~35 (
// Equation(s):
// \mem4|filt0|del~35_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & \RESET_DELAY_n~q )

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~35_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~35 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N1
dffeas \mem4|filt0|del[0][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][11] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N4
fiftyfivenm_lcell_comb \mem4|filt0|del~12 (
// Equation(s):
// \mem4|filt0|del~12_combout  = (\mem4|filt0|del[0][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][11]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~12 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N5
dffeas \mem4|filt0|del[1][11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][11] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N6
fiftyfivenm_lcell_comb \mem4|filt0|del~36 (
// Equation(s):
// \mem4|filt0|del~36_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~36 .lut_mask = 16'hF000;
defparam \mem4|filt0|del~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N7
dffeas \mem4|filt0|del[0][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][10] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N2
fiftyfivenm_lcell_comb \mem4|filt0|del~13 (
// Equation(s):
// \mem4|filt0|del~13_combout  = (\mem4|filt0|del[0][10]~q  & \RESET_DELAY_n~q )

	.dataa(\mem4|filt0|del[0][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~13 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N3
dffeas \mem4|filt0|del[1][10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][10] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
fiftyfivenm_lcell_comb \mem4|filt0|del~37 (
// Equation(s):
// \mem4|filt0|del~37_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & \RESET_DELAY_n~q )

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~37_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~37 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \mem4|filt0|del[0][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][9] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
fiftyfivenm_lcell_comb \mem4|filt0|del~14 (
// Equation(s):
// \mem4|filt0|del~14_combout  = (\mem4|filt0|del[0][9]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][9]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~14 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N25
dffeas \mem4|filt0|del[1][9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][9] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
fiftyfivenm_lcell_comb \mem4|filt0|del~44 (
// Equation(s):
// \mem4|filt0|del~44_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~44_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~44 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N7
dffeas \mem4|filt0|del[0][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][2] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
fiftyfivenm_lcell_comb \mem4|filt0|del~21 (
// Equation(s):
// \mem4|filt0|del~21_combout  = (\mem4|filt0|del[0][2]~q  & \RESET_DELAY_n~q )

	.dataa(\mem4|filt0|del[0][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~21 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N11
dffeas \mem4|filt0|del[1][2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][2] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N18
fiftyfivenm_lcell_comb \mem4|filt0|del~45 (
// Equation(s):
// \mem4|filt0|del~45_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|filt0|del~45_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~45 .lut_mask = 16'hC0C0;
defparam \mem4|filt0|del~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N19
dffeas \mem4|filt0|del[0][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][1] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
fiftyfivenm_lcell_comb \mem4|filt0|del~22 (
// Equation(s):
// \mem4|filt0|del~22_combout  = (\mem4|filt0|del[0][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][1]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~22 .lut_mask = 16'hC0C0;
defparam \mem4|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N17
dffeas \mem4|filt0|del[1][1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][1] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N8
fiftyfivenm_lcell_comb \mem4|filt0|regq[0]~24 (
// Equation(s):
// \mem4|filt0|regq[0]~24_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] & (\mem4|filt0|del[1][1]~q  $ (VCC))) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] & (\mem4|filt0|del[1][1]~q  & VCC))
// \mem4|filt0|regq[0]~25  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] & \mem4|filt0|del[1][1]~q ))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9]),
	.datab(\mem4|filt0|del[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem4|filt0|regq[0]~24_combout ),
	.cout(\mem4|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \mem4|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \mem4|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N10
fiftyfivenm_lcell_comb \mem4|filt0|regq[1]~26 (
// Equation(s):
// \mem4|filt0|regq[1]~26_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & ((\mem4|filt0|del[1][2]~q  & (\mem4|filt0|regq[0]~25  & VCC)) # (!\mem4|filt0|del[1][2]~q  & (!\mem4|filt0|regq[0]~25 )))) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & ((\mem4|filt0|del[1][2]~q  & (!\mem4|filt0|regq[0]~25 )) # (!\mem4|filt0|del[1][2]~q  & ((\mem4|filt0|regq[0]~25 ) # (GND)))))
// \mem4|filt0|regq[1]~27  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & (!\mem4|filt0|del[1][2]~q  & !\mem4|filt0|regq[0]~25 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] & ((!\mem4|filt0|regq[0]~25 ) 
// # (!\mem4|filt0|del[1][2]~q ))))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.datab(\mem4|filt0|del[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[0]~25 ),
	.combout(\mem4|filt0|regq[1]~26_combout ),
	.cout(\mem4|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \mem4|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N12
fiftyfivenm_lcell_comb \mem4|filt0|regq[2]~28 (
// Equation(s):
// \mem4|filt0|regq[2]~28_combout  = ((\mem4|filt0|del[1][3]~q  $ (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] $ (!\mem4|filt0|regq[1]~27 )))) # (GND)
// \mem4|filt0|regq[2]~29  = CARRY((\mem4|filt0|del[1][3]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]) # (!\mem4|filt0|regq[1]~27 ))) # (!\mem4|filt0|del[1][3]~q  & (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] 
// & !\mem4|filt0|regq[1]~27 )))

	.dataa(\mem4|filt0|del[1][3]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[1]~27 ),
	.combout(\mem4|filt0|regq[2]~28_combout ),
	.cout(\mem4|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \mem4|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N14
fiftyfivenm_lcell_comb \mem4|filt0|regq[3]~30 (
// Equation(s):
// \mem4|filt0|regq[3]~30_combout  = (\mem4|filt0|del[1][4]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & (\mem4|filt0|regq[2]~29  & VCC)) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & 
// (!\mem4|filt0|regq[2]~29 )))) # (!\mem4|filt0|del[1][4]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & (!\mem4|filt0|regq[2]~29 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & ((\mem4|filt0|regq[2]~29 ) 
// # (GND)))))
// \mem4|filt0|regq[3]~31  = CARRY((\mem4|filt0|del[1][4]~q  & (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & !\mem4|filt0|regq[2]~29 )) # (!\mem4|filt0|del[1][4]~q  & ((!\mem4|filt0|regq[2]~29 ) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]))))

	.dataa(\mem4|filt0|del[1][4]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[2]~29 ),
	.combout(\mem4|filt0|regq[3]~30_combout ),
	.cout(\mem4|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \mem4|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N16
fiftyfivenm_lcell_comb \mem4|filt0|regq[4]~32 (
// Equation(s):
// \mem4|filt0|regq[4]~32_combout  = ((\mem4|filt0|del[1][5]~q  $ (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] $ (!\mem4|filt0|regq[3]~31 )))) # (GND)
// \mem4|filt0|regq[4]~33  = CARRY((\mem4|filt0|del[1][5]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]) # (!\mem4|filt0|regq[3]~31 ))) # (!\mem4|filt0|del[1][5]~q  & (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] 
// & !\mem4|filt0|regq[3]~31 )))

	.dataa(\mem4|filt0|del[1][5]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[3]~31 ),
	.combout(\mem4|filt0|regq[4]~32_combout ),
	.cout(\mem4|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \mem4|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N18
fiftyfivenm_lcell_comb \mem4|filt0|regq[5]~34 (
// Equation(s):
// \mem4|filt0|regq[5]~34_combout  = (\mem4|filt0|del[1][6]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & (\mem4|filt0|regq[4]~33  & VCC)) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & 
// (!\mem4|filt0|regq[4]~33 )))) # (!\mem4|filt0|del[1][6]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & (!\mem4|filt0|regq[4]~33 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & ((\mem4|filt0|regq[4]~33 ) 
// # (GND)))))
// \mem4|filt0|regq[5]~35  = CARRY((\mem4|filt0|del[1][6]~q  & (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & !\mem4|filt0|regq[4]~33 )) # (!\mem4|filt0|del[1][6]~q  & ((!\mem4|filt0|regq[4]~33 ) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]))))

	.dataa(\mem4|filt0|del[1][6]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[4]~33 ),
	.combout(\mem4|filt0|regq[5]~34_combout ),
	.cout(\mem4|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \mem4|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N20
fiftyfivenm_lcell_comb \mem4|filt0|regq[6]~36 (
// Equation(s):
// \mem4|filt0|regq[6]~36_combout  = ((\mem4|filt0|del[1][7]~q  $ (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] $ (!\mem4|filt0|regq[5]~35 )))) # (GND)
// \mem4|filt0|regq[6]~37  = CARRY((\mem4|filt0|del[1][7]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]) # (!\mem4|filt0|regq[5]~35 ))) # (!\mem4|filt0|del[1][7]~q  & (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] 
// & !\mem4|filt0|regq[5]~35 )))

	.dataa(\mem4|filt0|del[1][7]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[5]~35 ),
	.combout(\mem4|filt0|regq[6]~36_combout ),
	.cout(\mem4|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \mem4|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N22
fiftyfivenm_lcell_comb \mem4|filt0|regq[7]~38 (
// Equation(s):
// \mem4|filt0|regq[7]~38_combout  = (\mem4|filt0|del[1][8]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & (\mem4|filt0|regq[6]~37  & VCC)) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & 
// (!\mem4|filt0|regq[6]~37 )))) # (!\mem4|filt0|del[1][8]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & (!\mem4|filt0|regq[6]~37 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & ((\mem4|filt0|regq[6]~37 ) 
// # (GND)))))
// \mem4|filt0|regq[7]~39  = CARRY((\mem4|filt0|del[1][8]~q  & (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & !\mem4|filt0|regq[6]~37 )) # (!\mem4|filt0|del[1][8]~q  & ((!\mem4|filt0|regq[6]~37 ) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]))))

	.dataa(\mem4|filt0|del[1][8]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[6]~37 ),
	.combout(\mem4|filt0|regq[7]~38_combout ),
	.cout(\mem4|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \mem4|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N24
fiftyfivenm_lcell_comb \mem4|filt0|regq[8]~40 (
// Equation(s):
// \mem4|filt0|regq[8]~40_combout  = ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] $ (\mem4|filt0|del[1][9]~q  $ (!\mem4|filt0|regq[7]~39 )))) # (GND)
// \mem4|filt0|regq[8]~41  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & ((\mem4|filt0|del[1][9]~q ) # (!\mem4|filt0|regq[7]~39 ))) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & (\mem4|filt0|del[1][9]~q  
// & !\mem4|filt0|regq[7]~39 )))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datab(\mem4|filt0|del[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[7]~39 ),
	.combout(\mem4|filt0|regq[8]~40_combout ),
	.cout(\mem4|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \mem4|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N26
fiftyfivenm_lcell_comb \mem4|filt0|regq[9]~42 (
// Equation(s):
// \mem4|filt0|regq[9]~42_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & ((\mem4|filt0|del[1][10]~q  & (\mem4|filt0|regq[8]~41  & VCC)) # (!\mem4|filt0|del[1][10]~q  & (!\mem4|filt0|regq[8]~41 )))) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & ((\mem4|filt0|del[1][10]~q  & (!\mem4|filt0|regq[8]~41 )) # (!\mem4|filt0|del[1][10]~q  & ((\mem4|filt0|regq[8]~41 ) # (GND)))))
// \mem4|filt0|regq[9]~43  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & (!\mem4|filt0|del[1][10]~q  & !\mem4|filt0|regq[8]~41 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] & ((!\mem4|filt0|regq[8]~41 ) 
// # (!\mem4|filt0|del[1][10]~q ))))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datab(\mem4|filt0|del[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[8]~41 ),
	.combout(\mem4|filt0|regq[9]~42_combout ),
	.cout(\mem4|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \mem4|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N28
fiftyfivenm_lcell_comb \mem4|filt0|regq[10]~44 (
// Equation(s):
// \mem4|filt0|regq[10]~44_combout  = ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] $ (\mem4|filt0|del[1][11]~q  $ (!\mem4|filt0|regq[9]~43 )))) # (GND)
// \mem4|filt0|regq[10]~45  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & ((\mem4|filt0|del[1][11]~q ) # (!\mem4|filt0|regq[9]~43 ))) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] & 
// (\mem4|filt0|del[1][11]~q  & !\mem4|filt0|regq[9]~43 )))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.datab(\mem4|filt0|del[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[9]~43 ),
	.combout(\mem4|filt0|regq[10]~44_combout ),
	.cout(\mem4|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \mem4|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N30
fiftyfivenm_lcell_comb \mem4|filt0|regq[11]~46 (
// Equation(s):
// \mem4|filt0|regq[11]~46_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & ((\mem4|filt0|del[1][12]~q  & (\mem4|filt0|regq[10]~45  & VCC)) # (!\mem4|filt0|del[1][12]~q  & (!\mem4|filt0|regq[10]~45 )))) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & ((\mem4|filt0|del[1][12]~q  & (!\mem4|filt0|regq[10]~45 )) # (!\mem4|filt0|del[1][12]~q  & ((\mem4|filt0|regq[10]~45 ) # (GND)))))
// \mem4|filt0|regq[11]~47  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & (!\mem4|filt0|del[1][12]~q  & !\mem4|filt0|regq[10]~45 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] & 
// ((!\mem4|filt0|regq[10]~45 ) # (!\mem4|filt0|del[1][12]~q ))))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datab(\mem4|filt0|del[1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[10]~45 ),
	.combout(\mem4|filt0|regq[11]~46_combout ),
	.cout(\mem4|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \mem4|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N0
fiftyfivenm_lcell_comb \mem4|filt0|regq[12]~48 (
// Equation(s):
// \mem4|filt0|regq[12]~48_combout  = ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] $ (\mem4|filt0|del[1][13]~q  $ (!\mem4|filt0|regq[11]~47 )))) # (GND)
// \mem4|filt0|regq[12]~49  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & ((\mem4|filt0|del[1][13]~q ) # (!\mem4|filt0|regq[11]~47 ))) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] & 
// (\mem4|filt0|del[1][13]~q  & !\mem4|filt0|regq[11]~47 )))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.datab(\mem4|filt0|del[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[11]~47 ),
	.combout(\mem4|filt0|regq[12]~48_combout ),
	.cout(\mem4|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \mem4|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
fiftyfivenm_lcell_comb \mem4|filt0|regq[13]~50 (
// Equation(s):
// \mem4|filt0|regq[13]~50_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & ((\mem4|filt0|del[1][14]~q  & (\mem4|filt0|regq[12]~49  & VCC)) # (!\mem4|filt0|del[1][14]~q  & (!\mem4|filt0|regq[12]~49 )))) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & ((\mem4|filt0|del[1][14]~q  & (!\mem4|filt0|regq[12]~49 )) # (!\mem4|filt0|del[1][14]~q  & ((\mem4|filt0|regq[12]~49 ) # (GND)))))
// \mem4|filt0|regq[13]~51  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & (!\mem4|filt0|del[1][14]~q  & !\mem4|filt0|regq[12]~49 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] & 
// ((!\mem4|filt0|regq[12]~49 ) # (!\mem4|filt0|del[1][14]~q ))))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.datab(\mem4|filt0|del[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[12]~49 ),
	.combout(\mem4|filt0|regq[13]~50_combout ),
	.cout(\mem4|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \mem4|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N4
fiftyfivenm_lcell_comb \mem4|filt0|regq[14]~52 (
// Equation(s):
// \mem4|filt0|regq[14]~52_combout  = ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] $ (\mem4|filt0|del[1][15]~q  $ (!\mem4|filt0|regq[13]~51 )))) # (GND)
// \mem4|filt0|regq[14]~53  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & ((\mem4|filt0|del[1][15]~q ) # (!\mem4|filt0|regq[13]~51 ))) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & 
// (\mem4|filt0|del[1][15]~q  & !\mem4|filt0|regq[13]~51 )))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datab(\mem4|filt0|del[1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[13]~51 ),
	.combout(\mem4|filt0|regq[14]~52_combout ),
	.cout(\mem4|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \mem4|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
fiftyfivenm_lcell_comb \mem4|filt0|regq[15]~54 (
// Equation(s):
// \mem4|filt0|regq[15]~54_combout  = (\mem4|filt0|del[1][16]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & (\mem4|filt0|regq[14]~53  & VCC)) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & 
// (!\mem4|filt0|regq[14]~53 )))) # (!\mem4|filt0|del[1][16]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & (!\mem4|filt0|regq[14]~53 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & 
// ((\mem4|filt0|regq[14]~53 ) # (GND)))))
// \mem4|filt0|regq[15]~55  = CARRY((\mem4|filt0|del[1][16]~q  & (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & !\mem4|filt0|regq[14]~53 )) # (!\mem4|filt0|del[1][16]~q  & ((!\mem4|filt0|regq[14]~53 ) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]))))

	.dataa(\mem4|filt0|del[1][16]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[14]~53 ),
	.combout(\mem4|filt0|regq[15]~54_combout ),
	.cout(\mem4|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \mem4|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
fiftyfivenm_lcell_comb \mem4|filt0|regq[16]~56 (
// Equation(s):
// \mem4|filt0|regq[16]~56_combout  = ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] $ (\mem4|filt0|del[1][17]~q  $ (!\mem4|filt0|regq[15]~55 )))) # (GND)
// \mem4|filt0|regq[16]~57  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & ((\mem4|filt0|del[1][17]~q ) # (!\mem4|filt0|regq[15]~55 ))) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [25] & 
// (\mem4|filt0|del[1][17]~q  & !\mem4|filt0|regq[15]~55 )))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [25]),
	.datab(\mem4|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[15]~55 ),
	.combout(\mem4|filt0|regq[16]~56_combout ),
	.cout(\mem4|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \mem4|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
fiftyfivenm_lcell_comb \mem4|filt0|regq[17]~58 (
// Equation(s):
// \mem4|filt0|regq[17]~58_combout  = (\mem4|filt0|del[1][18]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & (\mem4|filt0|regq[16]~57  & VCC)) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & 
// (!\mem4|filt0|regq[16]~57 )))) # (!\mem4|filt0|del[1][18]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & (!\mem4|filt0|regq[16]~57 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & 
// ((\mem4|filt0|regq[16]~57 ) # (GND)))))
// \mem4|filt0|regq[17]~59  = CARRY((\mem4|filt0|del[1][18]~q  & (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & !\mem4|filt0|regq[16]~57 )) # (!\mem4|filt0|del[1][18]~q  & ((!\mem4|filt0|regq[16]~57 ) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]))))

	.dataa(\mem4|filt0|del[1][18]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[16]~57 ),
	.combout(\mem4|filt0|regq[17]~58_combout ),
	.cout(\mem4|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \mem4|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y25_N0
fiftyfivenm_mac_mult \mem4|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem4|filt0|regq[17]~58_combout ,\mem4|filt0|regq[16]~56_combout ,\mem4|filt0|regq[15]~54_combout ,\mem4|filt0|regq[14]~52_combout ,\mem4|filt0|regq[13]~50_combout ,\mem4|filt0|regq[12]~48_combout ,\mem4|filt0|regq[11]~46_combout ,\mem4|filt0|regq[10]~44_combout ,
\mem4|filt0|regq[9]~42_combout ,\mem4|filt0|regq[8]~40_combout ,\mem4|filt0|regq[7]~38_combout ,\mem4|filt0|regq[6]~36_combout ,\mem4|filt0|regq[5]~34_combout ,\mem4|filt0|regq[4]~32_combout ,\mem4|filt0|regq[3]~30_combout ,\mem4|filt0|regq[2]~28_combout ,
\mem4|filt0|regq[1]~26_combout ,\mem4|filt0|regq[0]~24_combout }),
	.datab({gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem4|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \mem4|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \mem4|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \mem4|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \mem4|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mem4|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y25_N2
fiftyfivenm_mac_out \mem4|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem4|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\mem4|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\mem4|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\mem4|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\mem4|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\mem4|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\mem4|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\mem4|Mult1|auto_generated|mac_mult1~dataout ,\mem4|Mult1|auto_generated|mac_mult1~4 ,\mem4|Mult1|auto_generated|mac_mult1~3 ,\mem4|Mult1|auto_generated|mac_mult1~2 ,\mem4|Mult1|auto_generated|mac_mult1~1 ,\mem4|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mem4|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \mem4|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~0_combout  = (\mem4|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem4|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT18  & (\mem4|Mult1|auto_generated|mac_out4~dataout  & 
// VCC))
// \mem4|Mult1|auto_generated|op_1~1  = CARRY((\mem4|Mult1|auto_generated|mac_out2~DATAOUT18  & \mem4|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\mem4|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\mem4|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem4|Mult1|auto_generated|op_1~0_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \mem4|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N16
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~2_combout  = (\mem4|Mult1|auto_generated|mac_out4~DATAOUT1  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT19  & (\mem4|Mult1|auto_generated|op_1~1  & VCC)) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// (!\mem4|Mult1|auto_generated|op_1~1 )))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT1  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\mem4|Mult1|auto_generated|op_1~1 )) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((\mem4|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \mem4|Mult1|auto_generated|op_1~3  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT19  & !\mem4|Mult1|auto_generated|op_1~1 )) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((!\mem4|Mult1|auto_generated|op_1~1 ) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\mem4|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~1 ),
	.combout(\mem4|Mult1|auto_generated|op_1~2_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \mem4|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N18
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~4_combout  = ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\mem4|Mult1|auto_generated|mac_out4~DATAOUT2  $ (!\mem4|Mult1|auto_generated|op_1~3 )))) # (GND)
// \mem4|Mult1|auto_generated|op_1~5  = CARRY((\mem4|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\mem4|Mult1|auto_generated|mac_out4~DATAOUT2 ) # (!\mem4|Mult1|auto_generated|op_1~3 ))) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\mem4|Mult1|auto_generated|mac_out4~DATAOUT2  & !\mem4|Mult1|auto_generated|op_1~3 )))

	.dataa(\mem4|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\mem4|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~3 ),
	.combout(\mem4|Mult1|auto_generated|op_1~4_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \mem4|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N20
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~6_combout  = (\mem4|Mult1|auto_generated|mac_out4~DATAOUT3  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT21  & (\mem4|Mult1|auto_generated|op_1~5  & VCC)) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// (!\mem4|Mult1|auto_generated|op_1~5 )))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT3  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\mem4|Mult1|auto_generated|op_1~5 )) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((\mem4|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \mem4|Mult1|auto_generated|op_1~7  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT21  & !\mem4|Mult1|auto_generated|op_1~5 )) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((!\mem4|Mult1|auto_generated|op_1~5 ) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\mem4|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~5 ),
	.combout(\mem4|Mult1|auto_generated|op_1~6_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \mem4|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N22
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~8_combout  = ((\mem4|Mult1|auto_generated|mac_out4~DATAOUT4  $ (\mem4|Mult1|auto_generated|mac_out2~DATAOUT22  $ (!\mem4|Mult1|auto_generated|op_1~7 )))) # (GND)
// \mem4|Mult1|auto_generated|op_1~9  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT4  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT22 ) # (!\mem4|Mult1|auto_generated|op_1~7 ))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT4  & 
// (\mem4|Mult1|auto_generated|mac_out2~DATAOUT22  & !\mem4|Mult1|auto_generated|op_1~7 )))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\mem4|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~7 ),
	.combout(\mem4|Mult1|auto_generated|op_1~8_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \mem4|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N24
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~10_combout  = (\mem4|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\mem4|Mult1|auto_generated|mac_out4~DATAOUT5  & (\mem4|Mult1|auto_generated|op_1~9  & VCC)) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// (!\mem4|Mult1|auto_generated|op_1~9 )))) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\mem4|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\mem4|Mult1|auto_generated|op_1~9 )) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((\mem4|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \mem4|Mult1|auto_generated|op_1~11  = CARRY((\mem4|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT5  & !\mem4|Mult1|auto_generated|op_1~9 )) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\mem4|Mult1|auto_generated|op_1~9 ) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\mem4|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\mem4|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~9 ),
	.combout(\mem4|Mult1|auto_generated|op_1~10_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \mem4|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N26
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~12_combout  = ((\mem4|Mult1|auto_generated|mac_out4~DATAOUT6  $ (\mem4|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\mem4|Mult1|auto_generated|op_1~11 )))) # (GND)
// \mem4|Mult1|auto_generated|op_1~13  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT6  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\mem4|Mult1|auto_generated|op_1~11 ))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT6  & 
// (\mem4|Mult1|auto_generated|mac_out2~DATAOUT24  & !\mem4|Mult1|auto_generated|op_1~11 )))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\mem4|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~11 ),
	.combout(\mem4|Mult1|auto_generated|op_1~12_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \mem4|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N28
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~14_combout  = (\mem4|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT25  & (\mem4|Mult1|auto_generated|op_1~13  & VCC)) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// (!\mem4|Mult1|auto_generated|op_1~13 )))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\mem4|Mult1|auto_generated|op_1~13 )) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((\mem4|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \mem4|Mult1|auto_generated|op_1~15  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT25  & !\mem4|Mult1|auto_generated|op_1~13 )) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((!\mem4|Mult1|auto_generated|op_1~13 ) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\mem4|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~13 ),
	.combout(\mem4|Mult1|auto_generated|op_1~14_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \mem4|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N30
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~16_combout  = ((\mem4|Mult1|auto_generated|mac_out4~DATAOUT8  $ (\mem4|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\mem4|Mult1|auto_generated|op_1~15 )))) # (GND)
// \mem4|Mult1|auto_generated|op_1~17  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT8  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\mem4|Mult1|auto_generated|op_1~15 ))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT8  & 
// (\mem4|Mult1|auto_generated|mac_out2~DATAOUT26  & !\mem4|Mult1|auto_generated|op_1~15 )))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\mem4|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~15 ),
	.combout(\mem4|Mult1|auto_generated|op_1~16_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \mem4|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N0
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~18_combout  = (\mem4|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT27  & (\mem4|Mult1|auto_generated|op_1~17  & VCC)) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// (!\mem4|Mult1|auto_generated|op_1~17 )))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\mem4|Mult1|auto_generated|op_1~17 )) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((\mem4|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \mem4|Mult1|auto_generated|op_1~19  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT27  & !\mem4|Mult1|auto_generated|op_1~17 )) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((!\mem4|Mult1|auto_generated|op_1~17 ) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\mem4|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~17 ),
	.combout(\mem4|Mult1|auto_generated|op_1~18_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \mem4|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N2
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~20_combout  = ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT28  $ (\mem4|Mult1|auto_generated|mac_out4~DATAOUT10  $ (!\mem4|Mult1|auto_generated|op_1~19 )))) # (GND)
// \mem4|Mult1|auto_generated|op_1~21  = CARRY((\mem4|Mult1|auto_generated|mac_out2~DATAOUT28  & ((\mem4|Mult1|auto_generated|mac_out4~DATAOUT10 ) # (!\mem4|Mult1|auto_generated|op_1~19 ))) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT28  & 
// (\mem4|Mult1|auto_generated|mac_out4~DATAOUT10  & !\mem4|Mult1|auto_generated|op_1~19 )))

	.dataa(\mem4|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\mem4|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~19 ),
	.combout(\mem4|Mult1|auto_generated|op_1~20_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \mem4|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N4
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~22_combout  = (\mem4|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT29  & (\mem4|Mult1|auto_generated|op_1~21  & VCC)) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// (!\mem4|Mult1|auto_generated|op_1~21 )))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\mem4|Mult1|auto_generated|op_1~21 )) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((\mem4|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \mem4|Mult1|auto_generated|op_1~23  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT29  & !\mem4|Mult1|auto_generated|op_1~21 )) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT11  & 
// ((!\mem4|Mult1|auto_generated|op_1~21 ) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\mem4|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~21 ),
	.combout(\mem4|Mult1|auto_generated|op_1~22_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \mem4|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N28
fiftyfivenm_lcell_comb \mem4|d~6 (
// Equation(s):
// \mem4|d~6_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~22_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~22_combout ))

	.dataa(\mem4|Mult0|auto_generated|op_1~22_combout ),
	.datab(gnd),
	.datac(\mem4|Mult1|auto_generated|op_1~22_combout ),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~6 .lut_mask = 16'hF0AA;
defparam \mem4|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N29
dffeas \mem4|d[17] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[17] .is_wysiwyg = "true";
defparam \mem4|d[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [17],\mem4|d [16]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N26
fiftyfivenm_lcell_comb \mem4|d~7 (
// Equation(s):
// \mem4|d~7_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~20_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~20_combout ))

	.dataa(\mem4|Mult0|auto_generated|op_1~20_combout ),
	.datab(gnd),
	.datac(\mem4|Mult1|auto_generated|op_1~20_combout ),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~7 .lut_mask = 16'hF0AA;
defparam \mem4|d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N27
dffeas \mem4|d[16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[16] .is_wysiwyg = "true";
defparam \mem4|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
fiftyfivenm_lcell_comb \mem4|filt0|del~30 (
// Equation(s):
// \mem4|filt0|del~30_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [24]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~30 .lut_mask = 16'hF000;
defparam \mem4|filt0|del~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N19
dffeas \mem4|filt0|del[0][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][16] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
fiftyfivenm_lcell_comb \mem4|filt0|del~7 (
// Equation(s):
// \mem4|filt0|del~7_combout  = (\mem4|filt0|del[0][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][16]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~7 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N1
dffeas \mem4|filt0|del[1][16] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][16] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N0
fiftyfivenm_lcell_comb \mem4|d~8 (
// Equation(s):
// \mem4|d~8_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|op_1~18_combout )) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|op_1~18_combout )))

	.dataa(\mem4|Mult1|auto_generated|op_1~18_combout ),
	.datab(\mem4|Mult0|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~8 .lut_mask = 16'hAACC;
defparam \mem4|d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N1
dffeas \mem4|d[15] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[15] .is_wysiwyg = "true";
defparam \mem4|d[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [15],\mem4|d [14]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N4
fiftyfivenm_lcell_comb \mem4|d~9 (
// Equation(s):
// \mem4|d~9_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~16_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~16_combout ))

	.dataa(\mem4|Mult0|auto_generated|op_1~16_combout ),
	.datab(\mem4|KP_state.010~q ),
	.datac(gnd),
	.datad(\mem4|Mult1|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\mem4|d~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~9 .lut_mask = 16'hEE22;
defparam \mem4|d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N5
dffeas \mem4|d[14] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[14] .is_wysiwyg = "true";
defparam \mem4|d[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N22
fiftyfivenm_lcell_comb \mem4|d~10 (
// Equation(s):
// \mem4|d~10_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~14_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~14_combout ))

	.dataa(gnd),
	.datab(\mem4|KP_state.010~q ),
	.datac(\mem4|Mult0|auto_generated|op_1~14_combout ),
	.datad(\mem4|Mult1|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\mem4|d~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~10 .lut_mask = 16'hFC30;
defparam \mem4|d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N23
dffeas \mem4|d[13] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[13] .is_wysiwyg = "true";
defparam \mem4|d[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [13],\mem4|d [12]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N12
fiftyfivenm_lcell_comb \mem4|d~11 (
// Equation(s):
// \mem4|d~11_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~12_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~12_combout ))

	.dataa(gnd),
	.datab(\mem4|KP_state.010~q ),
	.datac(\mem4|Mult0|auto_generated|op_1~12_combout ),
	.datad(\mem4|Mult1|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\mem4|d~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~11 .lut_mask = 16'hFC30;
defparam \mem4|d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N13
dffeas \mem4|d[12] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[12] .is_wysiwyg = "true";
defparam \mem4|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N30
fiftyfivenm_lcell_comb \mem4|d~12 (
// Equation(s):
// \mem4|d~12_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|op_1~10_combout )) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|op_1~10_combout )))

	.dataa(\mem4|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem4|Mult1|auto_generated|op_1~10_combout ),
	.datad(\mem4|Mult0|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\mem4|d~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~12 .lut_mask = 16'hF5A0;
defparam \mem4|d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N31
dffeas \mem4|d[11] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[11] .is_wysiwyg = "true";
defparam \mem4|d[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [11],\mem4|d [10]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N20
fiftyfivenm_lcell_comb \mem4|d~13 (
// Equation(s):
// \mem4|d~13_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|op_1~8_combout )) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|op_1~8_combout )))

	.dataa(gnd),
	.datab(\mem4|Mult1|auto_generated|op_1~8_combout ),
	.datac(\mem4|Mult0|auto_generated|op_1~8_combout ),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~13 .lut_mask = 16'hCCF0;
defparam \mem4|d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N21
dffeas \mem4|d[10] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[10] .is_wysiwyg = "true";
defparam \mem4|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N18
fiftyfivenm_lcell_comb \mem4|d~14 (
// Equation(s):
// \mem4|d~14_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~6_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~6_combout ))

	.dataa(\mem4|Mult0|auto_generated|op_1~6_combout ),
	.datab(\mem4|Mult1|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~14 .lut_mask = 16'hCCAA;
defparam \mem4|d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N19
dffeas \mem4|d[9] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[9] .is_wysiwyg = "true";
defparam \mem4|d[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [9],\mem4|d [8]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N24
fiftyfivenm_lcell_comb \mem4|d~15 (
// Equation(s):
// \mem4|d~15_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|op_1~4_combout )) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|op_1~4_combout )))

	.dataa(\mem4|KP_state.010~q ),
	.datab(\mem4|Mult1|auto_generated|op_1~4_combout ),
	.datac(\mem4|Mult0|auto_generated|op_1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|d~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~15 .lut_mask = 16'hD8D8;
defparam \mem4|d~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N25
dffeas \mem4|d[8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[8] .is_wysiwyg = "true";
defparam \mem4|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
fiftyfivenm_lcell_comb \mem4|filt0|del~38 (
// Equation(s):
// \mem4|filt0|del~38_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~38_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~38 .lut_mask = 16'hF000;
defparam \mem4|filt0|del~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N31
dffeas \mem4|filt0|del[0][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][8] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
fiftyfivenm_lcell_comb \mem4|filt0|del~15 (
// Equation(s):
// \mem4|filt0|del~15_combout  = (\mem4|filt0|del[0][8]~q  & \RESET_DELAY_n~q )

	.dataa(\mem4|filt0|del[0][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~15 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N15
dffeas \mem4|filt0|del[1][8] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][8] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N6
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~24_combout  = ((\mem4|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\mem4|Mult1|auto_generated|op_2~0_combout  $ (\mem4|Mult1|auto_generated|op_1~23 )))) # (GND)
// \mem4|Mult1|auto_generated|op_1~25  = CARRY((\mem4|Mult1|auto_generated|mac_out2~DATAOUT30  & (\mem4|Mult1|auto_generated|op_2~0_combout  & !\mem4|Mult1|auto_generated|op_1~23 )) # (!\mem4|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// ((\mem4|Mult1|auto_generated|op_2~0_combout ) # (!\mem4|Mult1|auto_generated|op_1~23 ))))

	.dataa(\mem4|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\mem4|Mult1|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~23 ),
	.combout(\mem4|Mult1|auto_generated|op_1~24_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \mem4|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N8
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~26_combout  = (\mem4|Mult1|auto_generated|op_2~2_combout  & (\mem4|Mult1|auto_generated|op_1~25  & VCC)) # (!\mem4|Mult1|auto_generated|op_2~2_combout  & (!\mem4|Mult1|auto_generated|op_1~25 ))
// \mem4|Mult1|auto_generated|op_1~27  = CARRY((!\mem4|Mult1|auto_generated|op_2~2_combout  & !\mem4|Mult1|auto_generated|op_1~25 ))

	.dataa(gnd),
	.datab(\mem4|Mult1|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~25 ),
	.combout(\mem4|Mult1|auto_generated|op_1~26_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~26 .lut_mask = 16'hC303;
defparam \mem4|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N8
fiftyfivenm_lcell_comb \mem4|d~4 (
// Equation(s):
// \mem4|d~4_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|op_1~26_combout )) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|op_1~26_combout )))

	.dataa(\mem4|Mult1|auto_generated|op_1~26_combout ),
	.datab(gnd),
	.datac(\mem4|Mult0|auto_generated|op_1~26_combout ),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~4 .lut_mask = 16'hAAF0;
defparam \mem4|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N9
dffeas \mem4|d[19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[19] .is_wysiwyg = "true";
defparam \mem4|d[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [19],\mem4|d [18]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
fiftyfivenm_lcell_comb \mem4|filt0|del~28 (
// Equation(s):
// \mem4|filt0|del~28_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~28 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N23
dffeas \mem4|filt0|del[0][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][18] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
fiftyfivenm_lcell_comb \mem4|filt0|del~5 (
// Equation(s):
// \mem4|filt0|del~5_combout  = (\mem4|filt0|del[0][18]~q  & \RESET_DELAY_n~q )

	.dataa(\mem4|filt0|del[0][18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~5 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N15
dffeas \mem4|filt0|del[1][18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][18] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
fiftyfivenm_lcell_comb \mem4|filt0|regq[18]~60 (
// Equation(s):
// \mem4|filt0|regq[18]~60_combout  = ((\mem4|filt0|del[1][19]~q  $ (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] $ (!\mem4|filt0|regq[17]~59 )))) # (GND)
// \mem4|filt0|regq[18]~61  = CARRY((\mem4|filt0|del[1][19]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]) # (!\mem4|filt0|regq[17]~59 ))) # (!\mem4|filt0|del[1][19]~q  & (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b 
// [27] & !\mem4|filt0|regq[17]~59 )))

	.dataa(\mem4|filt0|del[1][19]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[17]~59 ),
	.combout(\mem4|filt0|regq[18]~60_combout ),
	.cout(\mem4|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \mem4|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
fiftyfivenm_lcell_comb \mem4|filt0|regq[19]~62 (
// Equation(s):
// \mem4|filt0|regq[19]~62_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & ((\mem4|filt0|del[1][20]~q  & (\mem4|filt0|regq[18]~61  & VCC)) # (!\mem4|filt0|del[1][20]~q  & (!\mem4|filt0|regq[18]~61 )))) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & ((\mem4|filt0|del[1][20]~q  & (!\mem4|filt0|regq[18]~61 )) # (!\mem4|filt0|del[1][20]~q  & ((\mem4|filt0|regq[18]~61 ) # (GND)))))
// \mem4|filt0|regq[19]~63  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & (!\mem4|filt0|del[1][20]~q  & !\mem4|filt0|regq[18]~61 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [28] & 
// ((!\mem4|filt0|regq[18]~61 ) # (!\mem4|filt0|del[1][20]~q ))))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [28]),
	.datab(\mem4|filt0|del[1][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[18]~61 ),
	.combout(\mem4|filt0|regq[19]~62_combout ),
	.cout(\mem4|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \mem4|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
fiftyfivenm_lcell_comb \mem4|filt0|regq[20]~64 (
// Equation(s):
// \mem4|filt0|regq[20]~64_combout  = ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] $ (\mem4|filt0|del[1][21]~q  $ (!\mem4|filt0|regq[19]~63 )))) # (GND)
// \mem4|filt0|regq[20]~65  = CARRY((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & ((\mem4|filt0|del[1][21]~q ) # (!\mem4|filt0|regq[19]~63 ))) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [29] & 
// (\mem4|filt0|del[1][21]~q  & !\mem4|filt0|regq[19]~63 )))

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [29]),
	.datab(\mem4|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[19]~63 ),
	.combout(\mem4|filt0|regq[20]~64_combout ),
	.cout(\mem4|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \mem4|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
fiftyfivenm_lcell_comb \mem4|filt0|regq[21]~66 (
// Equation(s):
// \mem4|filt0|regq[21]~66_combout  = (\mem4|filt0|del[1][22]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & (\mem4|filt0|regq[20]~65  & VCC)) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & 
// (!\mem4|filt0|regq[20]~65 )))) # (!\mem4|filt0|del[1][22]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & (!\mem4|filt0|regq[20]~65 )) # (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & 
// ((\mem4|filt0|regq[20]~65 ) # (GND)))))
// \mem4|filt0|regq[21]~67  = CARRY((\mem4|filt0|del[1][22]~q  & (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & !\mem4|filt0|regq[20]~65 )) # (!\mem4|filt0|del[1][22]~q  & ((!\mem4|filt0|regq[20]~65 ) # 
// (!\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]))))

	.dataa(\mem4|filt0|del[1][22]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[20]~65 ),
	.combout(\mem4|filt0|regq[21]~66_combout ),
	.cout(\mem4|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \mem4|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \mem4|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
fiftyfivenm_lcell_comb \mem4|filt0|regq[22]~68 (
// Equation(s):
// \mem4|filt0|regq[22]~68_combout  = ((\mem4|filt0|del[1][23]~q  $ (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] $ (!\mem4|filt0|regq[21]~67 )))) # (GND)
// \mem4|filt0|regq[22]~69  = CARRY((\mem4|filt0|del[1][23]~q  & ((\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]) # (!\mem4|filt0|regq[21]~67 ))) # (!\mem4|filt0|del[1][23]~q  & (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b 
// [31] & !\mem4|filt0|regq[21]~67 )))

	.dataa(\mem4|filt0|del[1][23]~q ),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|filt0|regq[21]~67 ),
	.combout(\mem4|filt0|regq[22]~68_combout ),
	.cout(\mem4|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \mem4|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \mem4|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N6
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_2~4_combout  = (\mem4|Mult1|auto_generated|mac_out4~DATAOUT14  & (\mem4|Mult1|auto_generated|op_2~3  $ (GND))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\mem4|Mult1|auto_generated|op_2~3  & VCC))
// \mem4|Mult1|auto_generated|op_2~5  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT14  & !\mem4|Mult1|auto_generated|op_2~3 ))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_2~3 ),
	.combout(\mem4|Mult1|auto_generated|op_2~4_combout ),
	.cout(\mem4|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_2~4 .lut_mask = 16'hA50A;
defparam \mem4|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_2~6_combout  = (\mem4|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\mem4|Mult1|auto_generated|op_2~5 )) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\mem4|Mult1|auto_generated|op_2~5 ) # (GND)))
// \mem4|Mult1|auto_generated|op_2~7  = CARRY((!\mem4|Mult1|auto_generated|op_2~5 ) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(gnd),
	.datab(\mem4|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_2~5 ),
	.combout(\mem4|Mult1|auto_generated|op_2~6_combout ),
	.cout(\mem4|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_2~6 .lut_mask = 16'h3C3F;
defparam \mem4|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N10
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_2~8_combout  = (\mem4|Mult1|auto_generated|mac_out4~DATAOUT16  & (\mem4|Mult1|auto_generated|op_2~7  $ (GND))) # (!\mem4|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\mem4|Mult1|auto_generated|op_2~7  & VCC))
// \mem4|Mult1|auto_generated|op_2~9  = CARRY((\mem4|Mult1|auto_generated|mac_out4~DATAOUT16  & !\mem4|Mult1|auto_generated|op_2~7 ))

	.dataa(\mem4|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_2~7 ),
	.combout(\mem4|Mult1|auto_generated|op_2~8_combout ),
	.cout(\mem4|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \mem4|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N12
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_2~10_combout  = \mem4|Mult1|auto_generated|op_2~9  $ (\mem4|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\mem4|Mult1|auto_generated|op_2~9 ),
	.combout(\mem4|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \mem4|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N10
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~28_combout  = (\mem4|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\mem4|Mult1|auto_generated|op_1~27 ))) # (!\mem4|Mult1|auto_generated|op_2~4_combout  & (\mem4|Mult1|auto_generated|op_1~27  $ (GND)))
// \mem4|Mult1|auto_generated|op_1~29  = CARRY((\mem4|Mult1|auto_generated|op_2~4_combout ) # (!\mem4|Mult1|auto_generated|op_1~27 ))

	.dataa(gnd),
	.datab(\mem4|Mult1|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~27 ),
	.combout(\mem4|Mult1|auto_generated|op_1~28_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~28 .lut_mask = 16'h3CCF;
defparam \mem4|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N12
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~30_combout  = (\mem4|Mult1|auto_generated|op_2~6_combout  & (\mem4|Mult1|auto_generated|op_1~29  & VCC)) # (!\mem4|Mult1|auto_generated|op_2~6_combout  & (!\mem4|Mult1|auto_generated|op_1~29 ))
// \mem4|Mult1|auto_generated|op_1~31  = CARRY((!\mem4|Mult1|auto_generated|op_2~6_combout  & !\mem4|Mult1|auto_generated|op_1~29 ))

	.dataa(gnd),
	.datab(\mem4|Mult1|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~29 ),
	.combout(\mem4|Mult1|auto_generated|op_1~30_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~30 .lut_mask = 16'hC303;
defparam \mem4|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N14
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~32_combout  = (\mem4|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\mem4|Mult1|auto_generated|op_1~31 ))) # (!\mem4|Mult1|auto_generated|op_2~8_combout  & (\mem4|Mult1|auto_generated|op_1~31  $ (GND)))
// \mem4|Mult1|auto_generated|op_1~33  = CARRY((\mem4|Mult1|auto_generated|op_2~8_combout ) # (!\mem4|Mult1|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\mem4|Mult1|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem4|Mult1|auto_generated|op_1~31 ),
	.combout(\mem4|Mult1|auto_generated|op_1~32_combout ),
	.cout(\mem4|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \mem4|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
fiftyfivenm_lcell_comb \mem4|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \mem4|Mult1|auto_generated|op_1~34_combout  = \mem4|Mult1|auto_generated|op_1~33  $ (!\mem4|Mult1|auto_generated|op_2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|Mult1|auto_generated|op_2~10_combout ),
	.cin(\mem4|Mult1|auto_generated|op_1~33 ),
	.combout(\mem4|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|Mult1|auto_generated|op_1~34 .lut_mask = 16'hF00F;
defparam \mem4|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N20
fiftyfivenm_lcell_comb \mem4|d~0 (
// Equation(s):
// \mem4|d~0_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~34_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~34_combout ))

	.dataa(\mem4|KP_state.010~q ),
	.datab(\mem4|Mult0|auto_generated|op_1~34_combout ),
	.datac(gnd),
	.datad(\mem4|Mult1|auto_generated|op_1~34_combout ),
	.cin(gnd),
	.combout(\mem4|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~0 .lut_mask = 16'hEE44;
defparam \mem4|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N21
dffeas \mem4|d[23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[23] .is_wysiwyg = "true";
defparam \mem4|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [23],\mem4|d [22]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
fiftyfivenm_lcell_comb \mem4|filt0|del~24 (
// Equation(s):
// \mem4|filt0|del~24_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30] & \RESET_DELAY_n~q )

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~24 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N21
dffeas \mem4|filt0|del[0][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][22] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
fiftyfivenm_lcell_comb \mem4|filt0|del~1 (
// Equation(s):
// \mem4|filt0|del~1_combout  = (\mem4|filt0|del[0][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][22]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~1 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N25
dffeas \mem4|filt0|del[1][22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][22] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N16
fiftyfivenm_lcell_comb \mem4|d~2 (
// Equation(s):
// \mem4|d~2_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~30_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~30_combout ))

	.dataa(gnd),
	.datab(\mem4|Mult0|auto_generated|op_1~30_combout ),
	.datac(\mem4|Mult1|auto_generated|op_1~30_combout ),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~2 .lut_mask = 16'hF0CC;
defparam \mem4|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N17
dffeas \mem4|d[21] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[21] .is_wysiwyg = "true";
defparam \mem4|d[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [21],\mem4|d [20]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N22
fiftyfivenm_lcell_comb \mem4|d~3 (
// Equation(s):
// \mem4|d~3_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|op_1~28_combout )) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|op_1~28_combout )))

	.dataa(\mem4|Mult1|auto_generated|op_1~28_combout ),
	.datab(gnd),
	.datac(\mem4|Mult0|auto_generated|op_1~28_combout ),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~3 .lut_mask = 16'hAAF0;
defparam \mem4|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N23
dffeas \mem4|d[20] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[20] .is_wysiwyg = "true";
defparam \mem4|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N14
fiftyfivenm_lcell_comb \mem4|d~16 (
// Equation(s):
// \mem4|d~16_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~2_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\mem4|KP_state.010~q ),
	.datac(\mem4|Mult0|auto_generated|op_1~2_combout ),
	.datad(\mem4|Mult1|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\mem4|d~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~16 .lut_mask = 16'hFC30;
defparam \mem4|d~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N15
dffeas \mem4|d[7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[7] .is_wysiwyg = "true";
defparam \mem4|d[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [7],\mem4|d [6]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
fiftyfivenm_lcell_comb \mem4|filt0|del~39 (
// Equation(s):
// \mem4|filt0|del~39_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~39_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~39 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N5
dffeas \mem4|filt0|del[0][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][7] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
fiftyfivenm_lcell_comb \mem4|filt0|del~16 (
// Equation(s):
// \mem4|filt0|del~16_combout  = (\mem4|filt0|del[0][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][7]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~16 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N1
dffeas \mem4|filt0|del[1][7] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][7] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N20
fiftyfivenm_lcell_comb \mem4|d~17 (
// Equation(s):
// \mem4|d~17_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|op_1~0_combout ))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|op_1~0_combout ))

	.dataa(gnd),
	.datab(\mem4|KP_state.010~q ),
	.datac(\mem4|Mult0|auto_generated|op_1~0_combout ),
	.datad(\mem4|Mult1|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\mem4|d~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~17 .lut_mask = 16'hFC30;
defparam \mem4|d~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N21
dffeas \mem4|d[6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[6] .is_wysiwyg = "true";
defparam \mem4|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
fiftyfivenm_lcell_comb \mem4|filt0|del~40 (
// Equation(s):
// \mem4|filt0|del~40_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~40_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~40 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N23
dffeas \mem4|filt0|del[0][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][6] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
fiftyfivenm_lcell_comb \mem4|filt0|del~17 (
// Equation(s):
// \mem4|filt0|del~17_combout  = (\mem4|filt0|del[0][6]~q  & \RESET_DELAY_n~q )

	.dataa(\mem4|filt0|del[0][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~17 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N19
dffeas \mem4|filt0|del[1][6] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][6] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N14
fiftyfivenm_lcell_comb \mem4|d~18 (
// Equation(s):
// \mem4|d~18_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|w212w [17])) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|w212w [17])))

	.dataa(gnd),
	.datab(\mem4|Mult1|auto_generated|w212w [17]),
	.datac(\mem4|Mult0|auto_generated|w212w [17]),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~18 .lut_mask = 16'hCCF0;
defparam \mem4|d~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N15
dffeas \mem4|d[5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[5] .is_wysiwyg = "true";
defparam \mem4|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [5],\mem4|d [4]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
fiftyfivenm_lcell_comb \mem4|filt0|del~41 (
// Equation(s):
// \mem4|filt0|del~41_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~41_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~41 .lut_mask = 16'hF000;
defparam \mem4|filt0|del~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N21
dffeas \mem4|filt0|del[0][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][5] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
fiftyfivenm_lcell_comb \mem4|filt0|del~18 (
// Equation(s):
// \mem4|filt0|del~18_combout  = (\mem4|filt0|del[0][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][5]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~18 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N9
dffeas \mem4|filt0|del[1][5] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][5] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N12
fiftyfivenm_lcell_comb \mem4|d~19 (
// Equation(s):
// \mem4|d~19_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|w212w [16]))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|w212w [16]))

	.dataa(gnd),
	.datab(\mem4|Mult0|auto_generated|w212w [16]),
	.datac(\mem4|Mult1|auto_generated|w212w [16]),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~19 .lut_mask = 16'hF0CC;
defparam \mem4|d~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N13
dffeas \mem4|d[4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[4] .is_wysiwyg = "true";
defparam \mem4|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
fiftyfivenm_lcell_comb \mem4|filt0|del~42 (
// Equation(s):
// \mem4|filt0|del~42_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~42_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~42 .lut_mask = 16'hF000;
defparam \mem4|filt0|del~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N3
dffeas \mem4|filt0|del[0][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][4] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
fiftyfivenm_lcell_comb \mem4|filt0|del~19 (
// Equation(s):
// \mem4|filt0|del~19_combout  = (\mem4|filt0|del[0][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][4]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~19 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N27
dffeas \mem4|filt0|del[1][4] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][4] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N2
fiftyfivenm_lcell_comb \mem4|d~20 (
// Equation(s):
// \mem4|d~20_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|w212w [15])) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|w212w [15])))

	.dataa(\mem4|KP_state.010~q ),
	.datab(\mem4|Mult1|auto_generated|w212w [15]),
	.datac(gnd),
	.datad(\mem4|Mult0|auto_generated|w212w [15]),
	.cin(gnd),
	.combout(\mem4|d~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~20 .lut_mask = 16'hDD88;
defparam \mem4|d~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N3
dffeas \mem4|d[3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[3] .is_wysiwyg = "true";
defparam \mem4|d[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\mem4|d [3],\mem4|d [2]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
fiftyfivenm_lcell_comb \mem4|filt0|del~43 (
// Equation(s):
// \mem4|filt0|del~43_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~43_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~43 .lut_mask = 16'hF000;
defparam \mem4|filt0|del~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N13
dffeas \mem4|filt0|del[0][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][3] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
fiftyfivenm_lcell_comb \mem4|filt0|del~20 (
// Equation(s):
// \mem4|filt0|del~20_combout  = (\mem4|filt0|del[0][3]~q  & \RESET_DELAY_n~q )

	.dataa(\mem4|filt0|del[0][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~20 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N17
dffeas \mem4|filt0|del[1][3] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][3] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N4
fiftyfivenm_lcell_comb \mem4|d~21 (
// Equation(s):
// \mem4|d~21_combout  = (\mem4|KP_state.010~q  & ((\mem4|Mult1|auto_generated|w212w [14]))) # (!\mem4|KP_state.010~q  & (\mem4|Mult0|auto_generated|w212w [14]))

	.dataa(\mem4|Mult0|auto_generated|w212w [14]),
	.datab(gnd),
	.datac(\mem4|Mult1|auto_generated|w212w [14]),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~21 .lut_mask = 16'hF0AA;
defparam \mem4|d~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N5
dffeas \mem4|d[2] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[2] .is_wysiwyg = "true";
defparam \mem4|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N6
fiftyfivenm_lcell_comb \mem4|d~22 (
// Equation(s):
// \mem4|d~22_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|w212w [13])) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|w212w [13])))

	.dataa(\mem4|Mult1|auto_generated|w212w [13]),
	.datab(\mem4|Mult0|auto_generated|w212w [13]),
	.datac(gnd),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~22 .lut_mask = 16'hAACC;
defparam \mem4|d~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N7
dffeas \mem4|d[1] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[1] .is_wysiwyg = "true";
defparam \mem4|d[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\mem4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,\mem4|d [1]}),
	.portaaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\mem4|wr_ptr [11],\mem4|wr_ptr [10],\mem4|wr_ptr [9],\mem4|wr_ptr [8],\mem4|wr_ptr [7],\mem4|wr_ptr [6],\mem4|wr_ptr [5],\mem4|wr_ptr [4],\mem4|wr_ptr [3],\mem4|wr_ptr [2],\mem4|wr_ptr [1],\mem4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "KP_main:mem4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_5fr1:auto_generated|ALTSYNCRAM";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear0";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \mem4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N10
fiftyfivenm_lcell_comb \mem4|d~5 (
// Equation(s):
// \mem4|d~5_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|op_1~24_combout )) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|op_1~24_combout )))

	.dataa(\mem4|Mult1|auto_generated|op_1~24_combout ),
	.datab(\mem4|Mult0|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(\mem4|KP_state.010~q ),
	.cin(gnd),
	.combout(\mem4|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~5 .lut_mask = 16'hAACC;
defparam \mem4|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y17_N11
dffeas \mem4|d[18] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[18] .is_wysiwyg = "true";
defparam \mem4|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
fiftyfivenm_lcell_comb \mem4|filt0|del~27 (
// Equation(s):
// \mem4|filt0|del~27_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [27] & \RESET_DELAY_n~q )

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~27 .lut_mask = 16'hAA00;
defparam \mem4|filt0|del~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \mem4|filt0|del[0][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][19] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
fiftyfivenm_lcell_comb \mem4|filt0|del~4 (
// Equation(s):
// \mem4|filt0|del~4_combout  = (\mem4|filt0|del[0][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][19]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\mem4|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~4 .lut_mask = 16'hCC00;
defparam \mem4|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \mem4|filt0|del[1][19] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][19] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N22
fiftyfivenm_lcell_comb \mem4|d~1 (
// Equation(s):
// \mem4|d~1_combout  = (\mem4|KP_state.010~q  & (\mem4|Mult1|auto_generated|op_1~32_combout )) # (!\mem4|KP_state.010~q  & ((\mem4|Mult0|auto_generated|op_1~32_combout )))

	.dataa(\mem4|KP_state.010~q ),
	.datab(gnd),
	.datac(\mem4|Mult1|auto_generated|op_1~32_combout ),
	.datad(\mem4|Mult0|auto_generated|op_1~32_combout ),
	.cin(gnd),
	.combout(\mem4|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|d~1 .lut_mask = 16'hF5A0;
defparam \mem4|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N23
dffeas \mem4|d[22] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|d[22] .is_wysiwyg = "true";
defparam \mem4|d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N18
fiftyfivenm_lcell_comb \mem4|filt0|del~23 (
// Equation(s):
// \mem4|filt0|del~23_combout  = (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [31] & \RESET_DELAY_n~q )

	.dataa(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|filt0|del~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~23 .lut_mask = 16'hA0A0;
defparam \mem4|filt0|del~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y22_N19
dffeas \mem4|filt0|del[0][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[0][23] .is_wysiwyg = "true";
defparam \mem4|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N4
fiftyfivenm_lcell_comb \mem4|filt0|del~0 (
// Equation(s):
// \mem4|filt0|del~0_combout  = (\mem4|filt0|del[0][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\mem4|filt0|del[0][23]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|del~0 .lut_mask = 16'hC0C0;
defparam \mem4|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y22_N5
dffeas \mem4|filt0|del[1][23] (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|del[1][23] .is_wysiwyg = "true";
defparam \mem4|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
fiftyfivenm_lcell_comb \mem4|filt0|regq[23]~70 (
// Equation(s):
// \mem4|filt0|regq[23]~70_combout  = \mem4|filt0|del[1][23]~q  $ (\mem4|filt0|regq[22]~69  $ (\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]))

	.dataa(\mem4|filt0|del[1][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|shift_reg_ram|altsyncram_component|auto_generated|q_b [31]),
	.cin(\mem4|filt0|regq[22]~69 ),
	.combout(\mem4|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|regq[23]~70 .lut_mask = 16'hA55A;
defparam \mem4|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
fiftyfivenm_lcell_comb \mem4|filt0|regq[23]~_Duplicate_1feeder (
// Equation(s):
// \mem4|filt0|regq[23]~_Duplicate_1feeder_combout  = \mem4|filt0|regq[23]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem4|filt0|regq[23]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem4|filt0|regq[23]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|regq[23]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \mem4|filt0|regq[23]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N25
dffeas \mem4|filt0|regq[23]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|regq[23]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
fiftyfivenm_lcell_comb \mem3|filt0|regq[22]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[22]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[22]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|filt0|regq[22]~68_combout ),
	.cin(gnd),
	.combout(\mem3|filt0|regq[22]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[22]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem3|filt0|regq[22]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N3
dffeas \mem3|filt0|regq[22]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[22]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N17
dffeas \mem4|filt0|regq[22]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[22]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
fiftyfivenm_lcell_comb \mem4|filt0|regq[21]~_Duplicate_1feeder (
// Equation(s):
// \mem4|filt0|regq[21]~_Duplicate_1feeder_combout  = \mem4|filt0|regq[21]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|filt0|regq[21]~66_combout ),
	.cin(gnd),
	.combout(\mem4|filt0|regq[21]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|regq[21]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem4|filt0|regq[21]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N31
dffeas \mem4|filt0|regq[21]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|regq[21]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N15
dffeas \mem3|filt0|regq[21]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[21]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \mem4|filt0|regq[20]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[20]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N23
dffeas \mem3|filt0|regq[20]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[20]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N11
dffeas \mem3|filt0|regq[19]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[19]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \mem4|filt0|regq[19]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[19]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
fiftyfivenm_lcell_comb \mem3|filt0|regq[18]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[18]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[18]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|filt0|regq[18]~60_combout ),
	.cin(gnd),
	.combout(\mem3|filt0|regq[18]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[18]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem3|filt0|regq[18]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N25
dffeas \mem3|filt0|regq[18]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[18]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \mem4|filt0|regq[18]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[18]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N7
dffeas \mem3|filt0|regq[17]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[17]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N19
dffeas \mem4|filt0|regq[17]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[17]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
fiftyfivenm_lcell_comb \mem3|filt0|regq[16]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[16]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[16]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|filt0|regq[16]~56_combout ),
	.cin(gnd),
	.combout(\mem3|filt0|regq[16]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[16]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem3|filt0|regq[16]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \mem3|filt0|regq[16]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[16]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N5
dffeas \mem4|filt0|regq[16]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[16]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
fiftyfivenm_lcell_comb \mem4|filt0|regq[15]~_Duplicate_1feeder (
// Equation(s):
// \mem4|filt0|regq[15]~_Duplicate_1feeder_combout  = \mem4|filt0|regq[15]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|filt0|regq[15]~54_combout ),
	.cin(gnd),
	.combout(\mem4|filt0|regq[15]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|regq[15]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem4|filt0|regq[15]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N29
dffeas \mem4|filt0|regq[15]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|regq[15]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N3
dffeas \mem3|filt0|regq[15]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[15]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
fiftyfivenm_lcell_comb \mem3|filt0|regq[14]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[14]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[14]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|filt0|regq[14]~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|regq[14]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[14]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \mem3|filt0|regq[14]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N27
dffeas \mem3|filt0|regq[14]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[14]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N1
dffeas \mem4|filt0|regq[14]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[14]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N31
dffeas \mem3|filt0|regq[13]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[13]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
fiftyfivenm_lcell_comb \mem4|filt0|regq[13]~_Duplicate_1feeder (
// Equation(s):
// \mem4|filt0|regq[13]~_Duplicate_1feeder_combout  = \mem4|filt0|regq[13]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|filt0|regq[13]~50_combout ),
	.cin(gnd),
	.combout(\mem4|filt0|regq[13]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|regq[13]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem4|filt0|regq[13]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N9
dffeas \mem4|filt0|regq[13]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|regq[13]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
fiftyfivenm_lcell_comb \mem3|filt0|regq[12]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[12]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[12]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|filt0|regq[12]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|regq[12]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[12]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \mem3|filt0|regq[12]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N17
dffeas \mem3|filt0|regq[12]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[12]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N29
dffeas \mem4|filt0|regq[12]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[12]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N31
dffeas \mem4|filt0|regq[11]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|regq[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N27
dffeas \mem3|filt0|regq[11]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[11]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
fiftyfivenm_lcell_comb \mem3|filt0|regq[10]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[10]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[10]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|filt0|regq[10]~44_combout ),
	.cin(gnd),
	.combout(\mem3|filt0|regq[10]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[10]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem3|filt0|regq[10]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N7
dffeas \mem3|filt0|regq[10]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[10]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N25
dffeas \mem4|filt0|regq[10]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[10]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N23
dffeas \mem3|filt0|regq[9]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N27
dffeas \mem4|filt0|regq[9]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|regq[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
fiftyfivenm_lcell_comb \mem3|filt0|regq[8]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[8]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[8]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|filt0|regq[8]~40_combout ),
	.cin(gnd),
	.combout(\mem3|filt0|regq[8]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[8]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem3|filt0|regq[8]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N15
dffeas \mem3|filt0|regq[8]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[8]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N21
dffeas \mem4|filt0|regq[8]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[8]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N21
dffeas \mem4|filt0|regq[7]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[7]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N19
dffeas \mem3|filt0|regq[7]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[7]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \mem4|filt0|regq[6]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[6]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
fiftyfivenm_lcell_comb \mem3|filt0|regq[6]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[6]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem3|filt0|regq[6]~36_combout ),
	.cin(gnd),
	.combout(\mem3|filt0|regq[6]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[6]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem3|filt0|regq[6]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \mem3|filt0|regq[6]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N15
dffeas \mem3|filt0|regq[5]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N19
dffeas \mem4|filt0|regq[5]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|regq[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \mem4|filt0|regq[4]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem4|filt0|regq[4]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
fiftyfivenm_lcell_comb \mem3|filt0|regq[4]~_Duplicate_1feeder (
// Equation(s):
// \mem3|filt0|regq[4]~_Duplicate_1feeder_combout  = \mem3|filt0|regq[4]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem3|filt0|regq[4]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem3|filt0|regq[4]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem3|filt0|regq[4]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \mem3|filt0|regq[4]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N3
dffeas \mem3|filt0|regq[4]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem3|filt0|regq[4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N11
dffeas \mem3|filt0|regq[3]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem3|filt0|regq[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem3|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem3|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem3|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
fiftyfivenm_lcell_comb \mem4|filt0|regq[3]~_Duplicate_1feeder (
// Equation(s):
// \mem4|filt0|regq[3]~_Duplicate_1feeder_combout  = \mem4|filt0|regq[3]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|filt0|regq[3]~30_combout ),
	.cin(gnd),
	.combout(\mem4|filt0|regq[3]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem4|filt0|regq[3]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mem4|filt0|regq[3]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N1
dffeas \mem4|filt0|regq[3]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem4|filt0|regq[3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem4|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem4|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem4|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\mem3|filt0|regq[3]~_Duplicate_1_q  & (\mem4|filt0|regq[3]~_Duplicate_1_q  $ (VCC))) # (!\mem3|filt0|regq[3]~_Duplicate_1_q  & (\mem4|filt0|regq[3]~_Duplicate_1_q  & VCC))
// \Add1~1  = CARRY((\mem3|filt0|regq[3]~_Duplicate_1_q  & \mem4|filt0|regq[3]~_Duplicate_1_q ))

	.dataa(\mem3|filt0|regq[3]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\mem4|filt0|regq[4]~_Duplicate_1_q  & ((\mem3|filt0|regq[4]~_Duplicate_1_q  & (\Add1~1  & VCC)) # (!\mem3|filt0|regq[4]~_Duplicate_1_q  & (!\Add1~1 )))) # (!\mem4|filt0|regq[4]~_Duplicate_1_q  & ((\mem3|filt0|regq[4]~_Duplicate_1_q  & 
// (!\Add1~1 )) # (!\mem3|filt0|regq[4]~_Duplicate_1_q  & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((\mem4|filt0|regq[4]~_Duplicate_1_q  & (!\mem3|filt0|regq[4]~_Duplicate_1_q  & !\Add1~1 )) # (!\mem4|filt0|regq[4]~_Duplicate_1_q  & ((!\Add1~1 ) # (!\mem3|filt0|regq[4]~_Duplicate_1_q ))))

	.dataa(\mem4|filt0|regq[4]~_Duplicate_1_q ),
	.datab(\mem3|filt0|regq[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\mem3|filt0|regq[5]~_Duplicate_1_q  $ (\mem4|filt0|regq[5]~_Duplicate_1_q  $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\mem3|filt0|regq[5]~_Duplicate_1_q  & ((\mem4|filt0|regq[5]~_Duplicate_1_q ) # (!\Add1~3 ))) # (!\mem3|filt0|regq[5]~_Duplicate_1_q  & (\mem4|filt0|regq[5]~_Duplicate_1_q  & !\Add1~3 )))

	.dataa(\mem3|filt0|regq[5]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\mem4|filt0|regq[6]~_Duplicate_1_q  & ((\mem3|filt0|regq[6]~_Duplicate_1_q  & (\Add1~5  & VCC)) # (!\mem3|filt0|regq[6]~_Duplicate_1_q  & (!\Add1~5 )))) # (!\mem4|filt0|regq[6]~_Duplicate_1_q  & ((\mem3|filt0|regq[6]~_Duplicate_1_q  & 
// (!\Add1~5 )) # (!\mem3|filt0|regq[6]~_Duplicate_1_q  & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((\mem4|filt0|regq[6]~_Duplicate_1_q  & (!\mem3|filt0|regq[6]~_Duplicate_1_q  & !\Add1~5 )) # (!\mem4|filt0|regq[6]~_Duplicate_1_q  & ((!\Add1~5 ) # (!\mem3|filt0|regq[6]~_Duplicate_1_q ))))

	.dataa(\mem4|filt0|regq[6]~_Duplicate_1_q ),
	.datab(\mem3|filt0|regq[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\mem4|filt0|regq[7]~_Duplicate_1_q  $ (\mem3|filt0|regq[7]~_Duplicate_1_q  $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((\mem4|filt0|regq[7]~_Duplicate_1_q  & ((\mem3|filt0|regq[7]~_Duplicate_1_q ) # (!\Add1~7 ))) # (!\mem4|filt0|regq[7]~_Duplicate_1_q  & (\mem3|filt0|regq[7]~_Duplicate_1_q  & !\Add1~7 )))

	.dataa(\mem4|filt0|regq[7]~_Duplicate_1_q ),
	.datab(\mem3|filt0|regq[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\mem3|filt0|regq[8]~_Duplicate_1_q  & ((\mem4|filt0|regq[8]~_Duplicate_1_q  & (\Add1~9  & VCC)) # (!\mem4|filt0|regq[8]~_Duplicate_1_q  & (!\Add1~9 )))) # (!\mem3|filt0|regq[8]~_Duplicate_1_q  & ((\mem4|filt0|regq[8]~_Duplicate_1_q  & 
// (!\Add1~9 )) # (!\mem4|filt0|regq[8]~_Duplicate_1_q  & ((\Add1~9 ) # (GND)))))
// \Add1~11  = CARRY((\mem3|filt0|regq[8]~_Duplicate_1_q  & (!\mem4|filt0|regq[8]~_Duplicate_1_q  & !\Add1~9 )) # (!\mem3|filt0|regq[8]~_Duplicate_1_q  & ((!\Add1~9 ) # (!\mem4|filt0|regq[8]~_Duplicate_1_q ))))

	.dataa(\mem3|filt0|regq[8]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\mem3|filt0|regq[9]~_Duplicate_1_q  $ (\mem4|filt0|regq[9]~_Duplicate_1_q  $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((\mem3|filt0|regq[9]~_Duplicate_1_q  & ((\mem4|filt0|regq[9]~_Duplicate_1_q ) # (!\Add1~11 ))) # (!\mem3|filt0|regq[9]~_Duplicate_1_q  & (\mem4|filt0|regq[9]~_Duplicate_1_q  & !\Add1~11 )))

	.dataa(\mem3|filt0|regq[9]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
fiftyfivenm_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\mem3|filt0|regq[10]~_Duplicate_1_q  & ((\mem4|filt0|regq[10]~_Duplicate_1_q  & (\Add1~13  & VCC)) # (!\mem4|filt0|regq[10]~_Duplicate_1_q  & (!\Add1~13 )))) # (!\mem3|filt0|regq[10]~_Duplicate_1_q  & 
// ((\mem4|filt0|regq[10]~_Duplicate_1_q  & (!\Add1~13 )) # (!\mem4|filt0|regq[10]~_Duplicate_1_q  & ((\Add1~13 ) # (GND)))))
// \Add1~15  = CARRY((\mem3|filt0|regq[10]~_Duplicate_1_q  & (!\mem4|filt0|regq[10]~_Duplicate_1_q  & !\Add1~13 )) # (!\mem3|filt0|regq[10]~_Duplicate_1_q  & ((!\Add1~13 ) # (!\mem4|filt0|regq[10]~_Duplicate_1_q ))))

	.dataa(\mem3|filt0|regq[10]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
fiftyfivenm_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((\mem4|filt0|regq[11]~_Duplicate_1_q  $ (\mem3|filt0|regq[11]~_Duplicate_1_q  $ (!\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((\mem4|filt0|regq[11]~_Duplicate_1_q  & ((\mem3|filt0|regq[11]~_Duplicate_1_q ) # (!\Add1~15 ))) # (!\mem4|filt0|regq[11]~_Duplicate_1_q  & (\mem3|filt0|regq[11]~_Duplicate_1_q  & !\Add1~15 )))

	.dataa(\mem4|filt0|regq[11]~_Duplicate_1_q ),
	.datab(\mem3|filt0|regq[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
fiftyfivenm_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\mem3|filt0|regq[12]~_Duplicate_1_q  & ((\mem4|filt0|regq[12]~_Duplicate_1_q  & (\Add1~17  & VCC)) # (!\mem4|filt0|regq[12]~_Duplicate_1_q  & (!\Add1~17 )))) # (!\mem3|filt0|regq[12]~_Duplicate_1_q  & 
// ((\mem4|filt0|regq[12]~_Duplicate_1_q  & (!\Add1~17 )) # (!\mem4|filt0|regq[12]~_Duplicate_1_q  & ((\Add1~17 ) # (GND)))))
// \Add1~19  = CARRY((\mem3|filt0|regq[12]~_Duplicate_1_q  & (!\mem4|filt0|regq[12]~_Duplicate_1_q  & !\Add1~17 )) # (!\mem3|filt0|regq[12]~_Duplicate_1_q  & ((!\Add1~17 ) # (!\mem4|filt0|regq[12]~_Duplicate_1_q ))))

	.dataa(\mem3|filt0|regq[12]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h9617;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
fiftyfivenm_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = ((\mem3|filt0|regq[13]~_Duplicate_1_q  $ (\mem4|filt0|regq[13]~_Duplicate_1_q  $ (!\Add1~19 )))) # (GND)
// \Add1~21  = CARRY((\mem3|filt0|regq[13]~_Duplicate_1_q  & ((\mem4|filt0|regq[13]~_Duplicate_1_q ) # (!\Add1~19 ))) # (!\mem3|filt0|regq[13]~_Duplicate_1_q  & (\mem4|filt0|regq[13]~_Duplicate_1_q  & !\Add1~19 )))

	.dataa(\mem3|filt0|regq[13]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h698E;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
fiftyfivenm_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\mem3|filt0|regq[14]~_Duplicate_1_q  & ((\mem4|filt0|regq[14]~_Duplicate_1_q  & (\Add1~21  & VCC)) # (!\mem4|filt0|regq[14]~_Duplicate_1_q  & (!\Add1~21 )))) # (!\mem3|filt0|regq[14]~_Duplicate_1_q  & 
// ((\mem4|filt0|regq[14]~_Duplicate_1_q  & (!\Add1~21 )) # (!\mem4|filt0|regq[14]~_Duplicate_1_q  & ((\Add1~21 ) # (GND)))))
// \Add1~23  = CARRY((\mem3|filt0|regq[14]~_Duplicate_1_q  & (!\mem4|filt0|regq[14]~_Duplicate_1_q  & !\Add1~21 )) # (!\mem3|filt0|regq[14]~_Duplicate_1_q  & ((!\Add1~21 ) # (!\mem4|filt0|regq[14]~_Duplicate_1_q ))))

	.dataa(\mem3|filt0|regq[14]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h9617;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
fiftyfivenm_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((\mem4|filt0|regq[15]~_Duplicate_1_q  $ (\mem3|filt0|regq[15]~_Duplicate_1_q  $ (!\Add1~23 )))) # (GND)
// \Add1~25  = CARRY((\mem4|filt0|regq[15]~_Duplicate_1_q  & ((\mem3|filt0|regq[15]~_Duplicate_1_q ) # (!\Add1~23 ))) # (!\mem4|filt0|regq[15]~_Duplicate_1_q  & (\mem3|filt0|regq[15]~_Duplicate_1_q  & !\Add1~23 )))

	.dataa(\mem4|filt0|regq[15]~_Duplicate_1_q ),
	.datab(\mem3|filt0|regq[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h698E;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
fiftyfivenm_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\mem3|filt0|regq[16]~_Duplicate_1_q  & ((\mem4|filt0|regq[16]~_Duplicate_1_q  & (\Add1~25  & VCC)) # (!\mem4|filt0|regq[16]~_Duplicate_1_q  & (!\Add1~25 )))) # (!\mem3|filt0|regq[16]~_Duplicate_1_q  & 
// ((\mem4|filt0|regq[16]~_Duplicate_1_q  & (!\Add1~25 )) # (!\mem4|filt0|regq[16]~_Duplicate_1_q  & ((\Add1~25 ) # (GND)))))
// \Add1~27  = CARRY((\mem3|filt0|regq[16]~_Duplicate_1_q  & (!\mem4|filt0|regq[16]~_Duplicate_1_q  & !\Add1~25 )) # (!\mem3|filt0|regq[16]~_Duplicate_1_q  & ((!\Add1~25 ) # (!\mem4|filt0|regq[16]~_Duplicate_1_q ))))

	.dataa(\mem3|filt0|regq[16]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h9617;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
fiftyfivenm_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = ((\mem3|filt0|regq[17]~_Duplicate_1_q  $ (\mem4|filt0|regq[17]~_Duplicate_1_q  $ (!\Add1~27 )))) # (GND)
// \Add1~29  = CARRY((\mem3|filt0|regq[17]~_Duplicate_1_q  & ((\mem4|filt0|regq[17]~_Duplicate_1_q ) # (!\Add1~27 ))) # (!\mem3|filt0|regq[17]~_Duplicate_1_q  & (\mem4|filt0|regq[17]~_Duplicate_1_q  & !\Add1~27 )))

	.dataa(\mem3|filt0|regq[17]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[17]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h698E;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
fiftyfivenm_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\mem3|filt0|regq[18]~_Duplicate_1_q  & ((\mem4|filt0|regq[18]~_Duplicate_1_q  & (\Add1~29  & VCC)) # (!\mem4|filt0|regq[18]~_Duplicate_1_q  & (!\Add1~29 )))) # (!\mem3|filt0|regq[18]~_Duplicate_1_q  & 
// ((\mem4|filt0|regq[18]~_Duplicate_1_q  & (!\Add1~29 )) # (!\mem4|filt0|regq[18]~_Duplicate_1_q  & ((\Add1~29 ) # (GND)))))
// \Add1~31  = CARRY((\mem3|filt0|regq[18]~_Duplicate_1_q  & (!\mem4|filt0|regq[18]~_Duplicate_1_q  & !\Add1~29 )) # (!\mem3|filt0|regq[18]~_Duplicate_1_q  & ((!\Add1~29 ) # (!\mem4|filt0|regq[18]~_Duplicate_1_q ))))

	.dataa(\mem3|filt0|regq[18]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[18]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h9617;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
fiftyfivenm_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = ((\mem3|filt0|regq[19]~_Duplicate_1_q  $ (\mem4|filt0|regq[19]~_Duplicate_1_q  $ (!\Add1~31 )))) # (GND)
// \Add1~33  = CARRY((\mem3|filt0|regq[19]~_Duplicate_1_q  & ((\mem4|filt0|regq[19]~_Duplicate_1_q ) # (!\Add1~31 ))) # (!\mem3|filt0|regq[19]~_Duplicate_1_q  & (\mem4|filt0|regq[19]~_Duplicate_1_q  & !\Add1~31 )))

	.dataa(\mem3|filt0|regq[19]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[19]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h698E;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
fiftyfivenm_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (\mem4|filt0|regq[20]~_Duplicate_1_q  & ((\mem3|filt0|regq[20]~_Duplicate_1_q  & (\Add1~33  & VCC)) # (!\mem3|filt0|regq[20]~_Duplicate_1_q  & (!\Add1~33 )))) # (!\mem4|filt0|regq[20]~_Duplicate_1_q  & 
// ((\mem3|filt0|regq[20]~_Duplicate_1_q  & (!\Add1~33 )) # (!\mem3|filt0|regq[20]~_Duplicate_1_q  & ((\Add1~33 ) # (GND)))))
// \Add1~35  = CARRY((\mem4|filt0|regq[20]~_Duplicate_1_q  & (!\mem3|filt0|regq[20]~_Duplicate_1_q  & !\Add1~33 )) # (!\mem4|filt0|regq[20]~_Duplicate_1_q  & ((!\Add1~33 ) # (!\mem3|filt0|regq[20]~_Duplicate_1_q ))))

	.dataa(\mem4|filt0|regq[20]~_Duplicate_1_q ),
	.datab(\mem3|filt0|regq[20]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h9617;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
fiftyfivenm_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = ((\mem4|filt0|regq[21]~_Duplicate_1_q  $ (\mem3|filt0|regq[21]~_Duplicate_1_q  $ (!\Add1~35 )))) # (GND)
// \Add1~37  = CARRY((\mem4|filt0|regq[21]~_Duplicate_1_q  & ((\mem3|filt0|regq[21]~_Duplicate_1_q ) # (!\Add1~35 ))) # (!\mem4|filt0|regq[21]~_Duplicate_1_q  & (\mem3|filt0|regq[21]~_Duplicate_1_q  & !\Add1~35 )))

	.dataa(\mem4|filt0|regq[21]~_Duplicate_1_q ),
	.datab(\mem3|filt0|regq[21]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h698E;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
fiftyfivenm_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (\mem3|filt0|regq[22]~_Duplicate_1_q  & ((\mem4|filt0|regq[22]~_Duplicate_1_q  & (\Add1~37  & VCC)) # (!\mem4|filt0|regq[22]~_Duplicate_1_q  & (!\Add1~37 )))) # (!\mem3|filt0|regq[22]~_Duplicate_1_q  & 
// ((\mem4|filt0|regq[22]~_Duplicate_1_q  & (!\Add1~37 )) # (!\mem4|filt0|regq[22]~_Duplicate_1_q  & ((\Add1~37 ) # (GND)))))
// \Add1~39  = CARRY((\mem3|filt0|regq[22]~_Duplicate_1_q  & (!\mem4|filt0|regq[22]~_Duplicate_1_q  & !\Add1~37 )) # (!\mem3|filt0|regq[22]~_Duplicate_1_q  & ((!\Add1~37 ) # (!\mem4|filt0|regq[22]~_Duplicate_1_q ))))

	.dataa(\mem3|filt0|regq[22]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[22]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h9617;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
fiftyfivenm_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = ((\mem3|filt0|regq[23]~_Duplicate_1_q  $ (\mem4|filt0|regq[23]~_Duplicate_1_q  $ (!\Add1~39 )))) # (GND)
// \Add1~41  = CARRY((\mem3|filt0|regq[23]~_Duplicate_1_q  & ((\mem4|filt0|regq[23]~_Duplicate_1_q ) # (!\Add1~39 ))) # (!\mem3|filt0|regq[23]~_Duplicate_1_q  & (\mem4|filt0|regq[23]~_Duplicate_1_q  & !\Add1~39 )))

	.dataa(\mem3|filt0|regq[23]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'h698E;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
fiftyfivenm_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (\mem3|filt0|regq[23]~_Duplicate_1_q  & ((\mem4|filt0|regq[23]~_Duplicate_1_q  & (\Add1~41  & VCC)) # (!\mem4|filt0|regq[23]~_Duplicate_1_q  & (!\Add1~41 )))) # (!\mem3|filt0|regq[23]~_Duplicate_1_q  & 
// ((\mem4|filt0|regq[23]~_Duplicate_1_q  & (!\Add1~41 )) # (!\mem4|filt0|regq[23]~_Duplicate_1_q  & ((\Add1~41 ) # (GND)))))
// \Add1~43  = CARRY((\mem3|filt0|regq[23]~_Duplicate_1_q  & (!\mem4|filt0|regq[23]~_Duplicate_1_q  & !\Add1~41 )) # (!\mem3|filt0|regq[23]~_Duplicate_1_q  & ((!\Add1~41 ) # (!\mem4|filt0|regq[23]~_Duplicate_1_q ))))

	.dataa(\mem3|filt0|regq[23]~_Duplicate_1_q ),
	.datab(\mem4|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h9617;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
fiftyfivenm_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = \mem3|filt0|regq[23]~_Duplicate_1_q  $ (\Add1~43  $ (!\mem4|filt0|regq[23]~_Duplicate_1_q ))

	.dataa(\mem3|filt0|regq[23]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem4|filt0|regq[23]~_Duplicate_1_q ),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'h5AA5;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N17
dffeas \mem2|filt0|regq[22]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[22]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N15
dffeas \mem2|filt0|regq[21]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[21]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N13
dffeas \mem2|filt0|regq[20]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[20]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N11
dffeas \mem2|filt0|regq[19]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[19]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N9
dffeas \mem2|filt0|regq[18]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[18]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N7
dffeas \mem2|filt0|regq[17]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[17]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N5
dffeas \mem2|filt0|regq[16]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[16]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N3
dffeas \mem2|filt0|regq[15]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[15]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N1
dffeas \mem2|filt0|regq[14]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[14]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N31
dffeas \mem2|filt0|regq[13]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[13]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N29
dffeas \mem2|filt0|regq[12]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[12]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N27
dffeas \mem2|filt0|regq[11]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[11]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N25
dffeas \mem2|filt0|regq[10]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[10]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N23
dffeas \mem2|filt0|regq[9]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N21
dffeas \mem2|filt0|regq[8]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[8]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N19
dffeas \mem2|filt0|regq[7]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[7]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N17
dffeas \mem2|filt0|regq[6]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[6]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N15
dffeas \mem2|filt0|regq[5]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N13
dffeas \mem2|filt0|regq[4]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[4]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N11
dffeas \mem2|filt0|regq[3]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem2|filt0|regq[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem2|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem2|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
fiftyfivenm_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (\mem2|filt0|regq[3]~_Duplicate_1_q  & (\Add1~0_combout  $ (VCC))) # (!\mem2|filt0|regq[3]~_Duplicate_1_q  & (\Add1~0_combout  & VCC))
// \Add2~1  = CARRY((\mem2|filt0|regq[3]~_Duplicate_1_q  & \Add1~0_combout ))

	.dataa(\mem2|filt0|regq[3]~_Duplicate_1_q ),
	.datab(\Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
fiftyfivenm_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\mem2|filt0|regq[4]~_Duplicate_1_q  & ((\Add1~2_combout  & (\Add2~1  & VCC)) # (!\Add1~2_combout  & (!\Add2~1 )))) # (!\mem2|filt0|regq[4]~_Duplicate_1_q  & ((\Add1~2_combout  & (!\Add2~1 )) # (!\Add1~2_combout  & ((\Add2~1 ) # 
// (GND)))))
// \Add2~3  = CARRY((\mem2|filt0|regq[4]~_Duplicate_1_q  & (!\Add1~2_combout  & !\Add2~1 )) # (!\mem2|filt0|regq[4]~_Duplicate_1_q  & ((!\Add2~1 ) # (!\Add1~2_combout ))))

	.dataa(\mem2|filt0|regq[4]~_Duplicate_1_q ),
	.datab(\Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
fiftyfivenm_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((\Add1~4_combout  $ (\mem2|filt0|regq[5]~_Duplicate_1_q  $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((\Add1~4_combout  & ((\mem2|filt0|regq[5]~_Duplicate_1_q ) # (!\Add2~3 ))) # (!\Add1~4_combout  & (\mem2|filt0|regq[5]~_Duplicate_1_q  & !\Add2~3 )))

	.dataa(\Add1~4_combout ),
	.datab(\mem2|filt0|regq[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
fiftyfivenm_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Add1~6_combout  & ((\mem2|filt0|regq[6]~_Duplicate_1_q  & (\Add2~5  & VCC)) # (!\mem2|filt0|regq[6]~_Duplicate_1_q  & (!\Add2~5 )))) # (!\Add1~6_combout  & ((\mem2|filt0|regq[6]~_Duplicate_1_q  & (!\Add2~5 )) # 
// (!\mem2|filt0|regq[6]~_Duplicate_1_q  & ((\Add2~5 ) # (GND)))))
// \Add2~7  = CARRY((\Add1~6_combout  & (!\mem2|filt0|regq[6]~_Duplicate_1_q  & !\Add2~5 )) # (!\Add1~6_combout  & ((!\Add2~5 ) # (!\mem2|filt0|regq[6]~_Duplicate_1_q ))))

	.dataa(\Add1~6_combout ),
	.datab(\mem2|filt0|regq[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
fiftyfivenm_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((\Add1~8_combout  $ (\mem2|filt0|regq[7]~_Duplicate_1_q  $ (!\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((\Add1~8_combout  & ((\mem2|filt0|regq[7]~_Duplicate_1_q ) # (!\Add2~7 ))) # (!\Add1~8_combout  & (\mem2|filt0|regq[7]~_Duplicate_1_q  & !\Add2~7 )))

	.dataa(\Add1~8_combout ),
	.datab(\mem2|filt0|regq[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h698E;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
fiftyfivenm_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\Add1~10_combout  & ((\mem2|filt0|regq[8]~_Duplicate_1_q  & (\Add2~9  & VCC)) # (!\mem2|filt0|regq[8]~_Duplicate_1_q  & (!\Add2~9 )))) # (!\Add1~10_combout  & ((\mem2|filt0|regq[8]~_Duplicate_1_q  & (!\Add2~9 )) # 
// (!\mem2|filt0|regq[8]~_Duplicate_1_q  & ((\Add2~9 ) # (GND)))))
// \Add2~11  = CARRY((\Add1~10_combout  & (!\mem2|filt0|regq[8]~_Duplicate_1_q  & !\Add2~9 )) # (!\Add1~10_combout  & ((!\Add2~9 ) # (!\mem2|filt0|regq[8]~_Duplicate_1_q ))))

	.dataa(\Add1~10_combout ),
	.datab(\mem2|filt0|regq[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h9617;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
fiftyfivenm_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((\Add1~12_combout  $ (\mem2|filt0|regq[9]~_Duplicate_1_q  $ (!\Add2~11 )))) # (GND)
// \Add2~13  = CARRY((\Add1~12_combout  & ((\mem2|filt0|regq[9]~_Duplicate_1_q ) # (!\Add2~11 ))) # (!\Add1~12_combout  & (\mem2|filt0|regq[9]~_Duplicate_1_q  & !\Add2~11 )))

	.dataa(\Add1~12_combout ),
	.datab(\mem2|filt0|regq[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h698E;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
fiftyfivenm_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\Add1~14_combout  & ((\mem2|filt0|regq[10]~_Duplicate_1_q  & (\Add2~13  & VCC)) # (!\mem2|filt0|regq[10]~_Duplicate_1_q  & (!\Add2~13 )))) # (!\Add1~14_combout  & ((\mem2|filt0|regq[10]~_Duplicate_1_q  & (!\Add2~13 )) # 
// (!\mem2|filt0|regq[10]~_Duplicate_1_q  & ((\Add2~13 ) # (GND)))))
// \Add2~15  = CARRY((\Add1~14_combout  & (!\mem2|filt0|regq[10]~_Duplicate_1_q  & !\Add2~13 )) # (!\Add1~14_combout  & ((!\Add2~13 ) # (!\mem2|filt0|regq[10]~_Duplicate_1_q ))))

	.dataa(\Add1~14_combout ),
	.datab(\mem2|filt0|regq[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h9617;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
fiftyfivenm_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = ((\mem2|filt0|regq[11]~_Duplicate_1_q  $ (\Add1~16_combout  $ (!\Add2~15 )))) # (GND)
// \Add2~17  = CARRY((\mem2|filt0|regq[11]~_Duplicate_1_q  & ((\Add1~16_combout ) # (!\Add2~15 ))) # (!\mem2|filt0|regq[11]~_Duplicate_1_q  & (\Add1~16_combout  & !\Add2~15 )))

	.dataa(\mem2|filt0|regq[11]~_Duplicate_1_q ),
	.datab(\Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h698E;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
fiftyfivenm_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (\Add1~18_combout  & ((\mem2|filt0|regq[12]~_Duplicate_1_q  & (\Add2~17  & VCC)) # (!\mem2|filt0|regq[12]~_Duplicate_1_q  & (!\Add2~17 )))) # (!\Add1~18_combout  & ((\mem2|filt0|regq[12]~_Duplicate_1_q  & (!\Add2~17 )) # 
// (!\mem2|filt0|regq[12]~_Duplicate_1_q  & ((\Add2~17 ) # (GND)))))
// \Add2~19  = CARRY((\Add1~18_combout  & (!\mem2|filt0|regq[12]~_Duplicate_1_q  & !\Add2~17 )) # (!\Add1~18_combout  & ((!\Add2~17 ) # (!\mem2|filt0|regq[12]~_Duplicate_1_q ))))

	.dataa(\Add1~18_combout ),
	.datab(\mem2|filt0|regq[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h9617;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
fiftyfivenm_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = ((\mem2|filt0|regq[13]~_Duplicate_1_q  $ (\Add1~20_combout  $ (!\Add2~19 )))) # (GND)
// \Add2~21  = CARRY((\mem2|filt0|regq[13]~_Duplicate_1_q  & ((\Add1~20_combout ) # (!\Add2~19 ))) # (!\mem2|filt0|regq[13]~_Duplicate_1_q  & (\Add1~20_combout  & !\Add2~19 )))

	.dataa(\mem2|filt0|regq[13]~_Duplicate_1_q ),
	.datab(\Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h698E;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
fiftyfivenm_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (\Add1~22_combout  & ((\mem2|filt0|regq[14]~_Duplicate_1_q  & (\Add2~21  & VCC)) # (!\mem2|filt0|regq[14]~_Duplicate_1_q  & (!\Add2~21 )))) # (!\Add1~22_combout  & ((\mem2|filt0|regq[14]~_Duplicate_1_q  & (!\Add2~21 )) # 
// (!\mem2|filt0|regq[14]~_Duplicate_1_q  & ((\Add2~21 ) # (GND)))))
// \Add2~23  = CARRY((\Add1~22_combout  & (!\mem2|filt0|regq[14]~_Duplicate_1_q  & !\Add2~21 )) # (!\Add1~22_combout  & ((!\Add2~21 ) # (!\mem2|filt0|regq[14]~_Duplicate_1_q ))))

	.dataa(\Add1~22_combout ),
	.datab(\mem2|filt0|regq[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h9617;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
fiftyfivenm_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = ((\Add1~24_combout  $ (\mem2|filt0|regq[15]~_Duplicate_1_q  $ (!\Add2~23 )))) # (GND)
// \Add2~25  = CARRY((\Add1~24_combout  & ((\mem2|filt0|regq[15]~_Duplicate_1_q ) # (!\Add2~23 ))) # (!\Add1~24_combout  & (\mem2|filt0|regq[15]~_Duplicate_1_q  & !\Add2~23 )))

	.dataa(\Add1~24_combout ),
	.datab(\mem2|filt0|regq[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'h698E;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
fiftyfivenm_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (\mem2|filt0|regq[16]~_Duplicate_1_q  & ((\Add1~26_combout  & (\Add2~25  & VCC)) # (!\Add1~26_combout  & (!\Add2~25 )))) # (!\mem2|filt0|regq[16]~_Duplicate_1_q  & ((\Add1~26_combout  & (!\Add2~25 )) # (!\Add1~26_combout  & ((\Add2~25 
// ) # (GND)))))
// \Add2~27  = CARRY((\mem2|filt0|regq[16]~_Duplicate_1_q  & (!\Add1~26_combout  & !\Add2~25 )) # (!\mem2|filt0|regq[16]~_Duplicate_1_q  & ((!\Add2~25 ) # (!\Add1~26_combout ))))

	.dataa(\mem2|filt0|regq[16]~_Duplicate_1_q ),
	.datab(\Add1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h9617;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
fiftyfivenm_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = ((\mem2|filt0|regq[17]~_Duplicate_1_q  $ (\Add1~28_combout  $ (!\Add2~27 )))) # (GND)
// \Add2~29  = CARRY((\mem2|filt0|regq[17]~_Duplicate_1_q  & ((\Add1~28_combout ) # (!\Add2~27 ))) # (!\mem2|filt0|regq[17]~_Duplicate_1_q  & (\Add1~28_combout  & !\Add2~27 )))

	.dataa(\mem2|filt0|regq[17]~_Duplicate_1_q ),
	.datab(\Add1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'h698E;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
fiftyfivenm_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (\Add1~30_combout  & ((\mem2|filt0|regq[18]~_Duplicate_1_q  & (\Add2~29  & VCC)) # (!\mem2|filt0|regq[18]~_Duplicate_1_q  & (!\Add2~29 )))) # (!\Add1~30_combout  & ((\mem2|filt0|regq[18]~_Duplicate_1_q  & (!\Add2~29 )) # 
// (!\mem2|filt0|regq[18]~_Duplicate_1_q  & ((\Add2~29 ) # (GND)))))
// \Add2~31  = CARRY((\Add1~30_combout  & (!\mem2|filt0|regq[18]~_Duplicate_1_q  & !\Add2~29 )) # (!\Add1~30_combout  & ((!\Add2~29 ) # (!\mem2|filt0|regq[18]~_Duplicate_1_q ))))

	.dataa(\Add1~30_combout ),
	.datab(\mem2|filt0|regq[18]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h9617;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
fiftyfivenm_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = ((\mem2|filt0|regq[19]~_Duplicate_1_q  $ (\Add1~32_combout  $ (!\Add2~31 )))) # (GND)
// \Add2~33  = CARRY((\mem2|filt0|regq[19]~_Duplicate_1_q  & ((\Add1~32_combout ) # (!\Add2~31 ))) # (!\mem2|filt0|regq[19]~_Duplicate_1_q  & (\Add1~32_combout  & !\Add2~31 )))

	.dataa(\mem2|filt0|regq[19]~_Duplicate_1_q ),
	.datab(\Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~32_combout ),
	.cout(\Add2~33 ));
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'h698E;
defparam \Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
fiftyfivenm_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_combout  = (\Add1~34_combout  & ((\mem2|filt0|regq[20]~_Duplicate_1_q  & (\Add2~33  & VCC)) # (!\mem2|filt0|regq[20]~_Duplicate_1_q  & (!\Add2~33 )))) # (!\Add1~34_combout  & ((\mem2|filt0|regq[20]~_Duplicate_1_q  & (!\Add2~33 )) # 
// (!\mem2|filt0|regq[20]~_Duplicate_1_q  & ((\Add2~33 ) # (GND)))))
// \Add2~35  = CARRY((\Add1~34_combout  & (!\mem2|filt0|regq[20]~_Duplicate_1_q  & !\Add2~33 )) # (!\Add1~34_combout  & ((!\Add2~33 ) # (!\mem2|filt0|regq[20]~_Duplicate_1_q ))))

	.dataa(\Add1~34_combout ),
	.datab(\mem2|filt0|regq[20]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~33 ),
	.combout(\Add2~34_combout ),
	.cout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~34 .lut_mask = 16'h9617;
defparam \Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
fiftyfivenm_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = ((\mem2|filt0|regq[21]~_Duplicate_1_q  $ (\Add1~36_combout  $ (!\Add2~35 )))) # (GND)
// \Add2~37  = CARRY((\mem2|filt0|regq[21]~_Duplicate_1_q  & ((\Add1~36_combout ) # (!\Add2~35 ))) # (!\mem2|filt0|regq[21]~_Duplicate_1_q  & (\Add1~36_combout  & !\Add2~35 )))

	.dataa(\mem2|filt0|regq[21]~_Duplicate_1_q ),
	.datab(\Add1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~35 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'h698E;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
fiftyfivenm_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (\Add1~38_combout  & ((\mem2|filt0|regq[22]~_Duplicate_1_q  & (\Add2~37  & VCC)) # (!\mem2|filt0|regq[22]~_Duplicate_1_q  & (!\Add2~37 )))) # (!\Add1~38_combout  & ((\mem2|filt0|regq[22]~_Duplicate_1_q  & (!\Add2~37 )) # 
// (!\mem2|filt0|regq[22]~_Duplicate_1_q  & ((\Add2~37 ) # (GND)))))
// \Add2~39  = CARRY((\Add1~38_combout  & (!\mem2|filt0|regq[22]~_Duplicate_1_q  & !\Add2~37 )) # (!\Add1~38_combout  & ((!\Add2~37 ) # (!\mem2|filt0|regq[22]~_Duplicate_1_q ))))

	.dataa(\Add1~38_combout ),
	.datab(\mem2|filt0|regq[22]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~37 ),
	.combout(\Add2~38_combout ),
	.cout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'h9617;
defparam \Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
fiftyfivenm_lcell_comb \Add2~40 (
// Equation(s):
// \Add2~40_combout  = ((\Add1~40_combout  $ (\mem2|filt0|regq[23]~_Duplicate_1_q  $ (!\Add2~39 )))) # (GND)
// \Add2~41  = CARRY((\Add1~40_combout  & ((\mem2|filt0|regq[23]~_Duplicate_1_q ) # (!\Add2~39 ))) # (!\Add1~40_combout  & (\mem2|filt0|regq[23]~_Duplicate_1_q  & !\Add2~39 )))

	.dataa(\Add1~40_combout ),
	.datab(\mem2|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~39 ),
	.combout(\Add2~40_combout ),
	.cout(\Add2~41 ));
// synopsys translate_off
defparam \Add2~40 .lut_mask = 16'h698E;
defparam \Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
fiftyfivenm_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_combout  = (\Add1~42_combout  & ((\mem2|filt0|regq[23]~_Duplicate_1_q  & (\Add2~41  & VCC)) # (!\mem2|filt0|regq[23]~_Duplicate_1_q  & (!\Add2~41 )))) # (!\Add1~42_combout  & ((\mem2|filt0|regq[23]~_Duplicate_1_q  & (!\Add2~41 )) # 
// (!\mem2|filt0|regq[23]~_Duplicate_1_q  & ((\Add2~41 ) # (GND)))))
// \Add2~43  = CARRY((\Add1~42_combout  & (!\mem2|filt0|regq[23]~_Duplicate_1_q  & !\Add2~41 )) # (!\Add1~42_combout  & ((!\Add2~41 ) # (!\mem2|filt0|regq[23]~_Duplicate_1_q ))))

	.dataa(\Add1~42_combout ),
	.datab(\mem2|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~41 ),
	.combout(\Add2~42_combout ),
	.cout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'h9617;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
fiftyfivenm_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_combout  = \mem2|filt0|regq[23]~_Duplicate_1_q  $ (\Add2~43  $ (!\Add1~44_combout ))

	.dataa(gnd),
	.datab(\mem2|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\Add1~44_combout ),
	.cin(\Add2~43 ),
	.combout(\Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'h3CC3;
defparam \Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y27_N15
dffeas \mem1|filt0|regq[22]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[22]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \mem1|filt0|regq[21]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[21]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N11
dffeas \mem1|filt0|regq[20]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[20]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N9
dffeas \mem1|filt0|regq[19]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[19]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N7
dffeas \mem1|filt0|regq[18]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[18]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N5
dffeas \mem1|filt0|regq[17]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[17]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N3
dffeas \mem1|filt0|regq[16]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[16]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N1
dffeas \mem1|filt0|regq[15]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[15]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N31
dffeas \mem1|filt0|regq[14]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[14]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N29
dffeas \mem1|filt0|regq[13]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[13]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N27
dffeas \mem1|filt0|regq[12]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[12]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N25
dffeas \mem1|filt0|regq[11]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[11]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N23
dffeas \mem1|filt0|regq[10]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[10]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N21
dffeas \mem1|filt0|regq[9]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N19
dffeas \mem1|filt0|regq[8]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[8]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N17
dffeas \mem1|filt0|regq[7]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[7]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N15
dffeas \mem1|filt0|regq[6]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[6]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N13
dffeas \mem1|filt0|regq[5]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[5]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N11
dffeas \mem1|filt0|regq[4]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[4]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N9
dffeas \mem1|filt0|regq[3]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem1|filt0|regq[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem1|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem1|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem1|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
fiftyfivenm_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (\Add2~0_combout  & (\mem1|filt0|regq[3]~_Duplicate_1_q  $ (VCC))) # (!\Add2~0_combout  & (\mem1|filt0|regq[3]~_Duplicate_1_q  & VCC))
// \Add3~1  = CARRY((\Add2~0_combout  & \mem1|filt0|regq[3]~_Duplicate_1_q ))

	.dataa(\Add2~0_combout ),
	.datab(\mem1|filt0|regq[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
fiftyfivenm_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\mem1|filt0|regq[4]~_Duplicate_1_q  & ((\Add2~2_combout  & (\Add3~1  & VCC)) # (!\Add2~2_combout  & (!\Add3~1 )))) # (!\mem1|filt0|regq[4]~_Duplicate_1_q  & ((\Add2~2_combout  & (!\Add3~1 )) # (!\Add2~2_combout  & ((\Add3~1 ) # 
// (GND)))))
// \Add3~3  = CARRY((\mem1|filt0|regq[4]~_Duplicate_1_q  & (!\Add2~2_combout  & !\Add3~1 )) # (!\mem1|filt0|regq[4]~_Duplicate_1_q  & ((!\Add3~1 ) # (!\Add2~2_combout ))))

	.dataa(\mem1|filt0|regq[4]~_Duplicate_1_q ),
	.datab(\Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h9617;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
fiftyfivenm_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((\mem1|filt0|regq[5]~_Duplicate_1_q  $ (\Add2~4_combout  $ (!\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((\mem1|filt0|regq[5]~_Duplicate_1_q  & ((\Add2~4_combout ) # (!\Add3~3 ))) # (!\mem1|filt0|regq[5]~_Duplicate_1_q  & (\Add2~4_combout  & !\Add3~3 )))

	.dataa(\mem1|filt0|regq[5]~_Duplicate_1_q ),
	.datab(\Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h698E;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
fiftyfivenm_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\mem1|filt0|regq[6]~_Duplicate_1_q  & ((\Add2~6_combout  & (\Add3~5  & VCC)) # (!\Add2~6_combout  & (!\Add3~5 )))) # (!\mem1|filt0|regq[6]~_Duplicate_1_q  & ((\Add2~6_combout  & (!\Add3~5 )) # (!\Add2~6_combout  & ((\Add3~5 ) # 
// (GND)))))
// \Add3~7  = CARRY((\mem1|filt0|regq[6]~_Duplicate_1_q  & (!\Add2~6_combout  & !\Add3~5 )) # (!\mem1|filt0|regq[6]~_Duplicate_1_q  & ((!\Add3~5 ) # (!\Add2~6_combout ))))

	.dataa(\mem1|filt0|regq[6]~_Duplicate_1_q ),
	.datab(\Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h9617;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
fiftyfivenm_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((\mem1|filt0|regq[7]~_Duplicate_1_q  $ (\Add2~8_combout  $ (!\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((\mem1|filt0|regq[7]~_Duplicate_1_q  & ((\Add2~8_combout ) # (!\Add3~7 ))) # (!\mem1|filt0|regq[7]~_Duplicate_1_q  & (\Add2~8_combout  & !\Add3~7 )))

	.dataa(\mem1|filt0|regq[7]~_Duplicate_1_q ),
	.datab(\Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h698E;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
fiftyfivenm_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\Add2~10_combout  & ((\mem1|filt0|regq[8]~_Duplicate_1_q  & (\Add3~9  & VCC)) # (!\mem1|filt0|regq[8]~_Duplicate_1_q  & (!\Add3~9 )))) # (!\Add2~10_combout  & ((\mem1|filt0|regq[8]~_Duplicate_1_q  & (!\Add3~9 )) # 
// (!\mem1|filt0|regq[8]~_Duplicate_1_q  & ((\Add3~9 ) # (GND)))))
// \Add3~11  = CARRY((\Add2~10_combout  & (!\mem1|filt0|regq[8]~_Duplicate_1_q  & !\Add3~9 )) # (!\Add2~10_combout  & ((!\Add3~9 ) # (!\mem1|filt0|regq[8]~_Duplicate_1_q ))))

	.dataa(\Add2~10_combout ),
	.datab(\mem1|filt0|regq[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h9617;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
fiftyfivenm_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = ((\mem1|filt0|regq[9]~_Duplicate_1_q  $ (\Add2~12_combout  $ (!\Add3~11 )))) # (GND)
// \Add3~13  = CARRY((\mem1|filt0|regq[9]~_Duplicate_1_q  & ((\Add2~12_combout ) # (!\Add3~11 ))) # (!\mem1|filt0|regq[9]~_Duplicate_1_q  & (\Add2~12_combout  & !\Add3~11 )))

	.dataa(\mem1|filt0|regq[9]~_Duplicate_1_q ),
	.datab(\Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h698E;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
fiftyfivenm_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\mem1|filt0|regq[10]~_Duplicate_1_q  & ((\Add2~14_combout  & (\Add3~13  & VCC)) # (!\Add2~14_combout  & (!\Add3~13 )))) # (!\mem1|filt0|regq[10]~_Duplicate_1_q  & ((\Add2~14_combout  & (!\Add3~13 )) # (!\Add2~14_combout  & ((\Add3~13 
// ) # (GND)))))
// \Add3~15  = CARRY((\mem1|filt0|regq[10]~_Duplicate_1_q  & (!\Add2~14_combout  & !\Add3~13 )) # (!\mem1|filt0|regq[10]~_Duplicate_1_q  & ((!\Add3~13 ) # (!\Add2~14_combout ))))

	.dataa(\mem1|filt0|regq[10]~_Duplicate_1_q ),
	.datab(\Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h9617;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
fiftyfivenm_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = ((\mem1|filt0|regq[11]~_Duplicate_1_q  $ (\Add2~16_combout  $ (!\Add3~15 )))) # (GND)
// \Add3~17  = CARRY((\mem1|filt0|regq[11]~_Duplicate_1_q  & ((\Add2~16_combout ) # (!\Add3~15 ))) # (!\mem1|filt0|regq[11]~_Duplicate_1_q  & (\Add2~16_combout  & !\Add3~15 )))

	.dataa(\mem1|filt0|regq[11]~_Duplicate_1_q ),
	.datab(\Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'h698E;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
fiftyfivenm_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (\mem1|filt0|regq[12]~_Duplicate_1_q  & ((\Add2~18_combout  & (\Add3~17  & VCC)) # (!\Add2~18_combout  & (!\Add3~17 )))) # (!\mem1|filt0|regq[12]~_Duplicate_1_q  & ((\Add2~18_combout  & (!\Add3~17 )) # (!\Add2~18_combout  & ((\Add3~17 
// ) # (GND)))))
// \Add3~19  = CARRY((\mem1|filt0|regq[12]~_Duplicate_1_q  & (!\Add2~18_combout  & !\Add3~17 )) # (!\mem1|filt0|regq[12]~_Duplicate_1_q  & ((!\Add3~17 ) # (!\Add2~18_combout ))))

	.dataa(\mem1|filt0|regq[12]~_Duplicate_1_q ),
	.datab(\Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h9617;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
fiftyfivenm_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = ((\Add2~20_combout  $ (\mem1|filt0|regq[13]~_Duplicate_1_q  $ (!\Add3~19 )))) # (GND)
// \Add3~21  = CARRY((\Add2~20_combout  & ((\mem1|filt0|regq[13]~_Duplicate_1_q ) # (!\Add3~19 ))) # (!\Add2~20_combout  & (\mem1|filt0|regq[13]~_Duplicate_1_q  & !\Add3~19 )))

	.dataa(\Add2~20_combout ),
	.datab(\mem1|filt0|regq[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'h698E;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
fiftyfivenm_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (\mem1|filt0|regq[14]~_Duplicate_1_q  & ((\Add2~22_combout  & (\Add3~21  & VCC)) # (!\Add2~22_combout  & (!\Add3~21 )))) # (!\mem1|filt0|regq[14]~_Duplicate_1_q  & ((\Add2~22_combout  & (!\Add3~21 )) # (!\Add2~22_combout  & ((\Add3~21 
// ) # (GND)))))
// \Add3~23  = CARRY((\mem1|filt0|regq[14]~_Duplicate_1_q  & (!\Add2~22_combout  & !\Add3~21 )) # (!\mem1|filt0|regq[14]~_Duplicate_1_q  & ((!\Add3~21 ) # (!\Add2~22_combout ))))

	.dataa(\mem1|filt0|regq[14]~_Duplicate_1_q ),
	.datab(\Add2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h9617;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
fiftyfivenm_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = ((\Add2~24_combout  $ (\mem1|filt0|regq[15]~_Duplicate_1_q  $ (!\Add3~23 )))) # (GND)
// \Add3~25  = CARRY((\Add2~24_combout  & ((\mem1|filt0|regq[15]~_Duplicate_1_q ) # (!\Add3~23 ))) # (!\Add2~24_combout  & (\mem1|filt0|regq[15]~_Duplicate_1_q  & !\Add3~23 )))

	.dataa(\Add2~24_combout ),
	.datab(\mem1|filt0|regq[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'h698E;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
fiftyfivenm_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (\Add2~26_combout  & ((\mem1|filt0|regq[16]~_Duplicate_1_q  & (\Add3~25  & VCC)) # (!\mem1|filt0|regq[16]~_Duplicate_1_q  & (!\Add3~25 )))) # (!\Add2~26_combout  & ((\mem1|filt0|regq[16]~_Duplicate_1_q  & (!\Add3~25 )) # 
// (!\mem1|filt0|regq[16]~_Duplicate_1_q  & ((\Add3~25 ) # (GND)))))
// \Add3~27  = CARRY((\Add2~26_combout  & (!\mem1|filt0|regq[16]~_Duplicate_1_q  & !\Add3~25 )) # (!\Add2~26_combout  & ((!\Add3~25 ) # (!\mem1|filt0|regq[16]~_Duplicate_1_q ))))

	.dataa(\Add2~26_combout ),
	.datab(\mem1|filt0|regq[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'h9617;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
fiftyfivenm_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = ((\Add2~28_combout  $ (\mem1|filt0|regq[17]~_Duplicate_1_q  $ (!\Add3~27 )))) # (GND)
// \Add3~29  = CARRY((\Add2~28_combout  & ((\mem1|filt0|regq[17]~_Duplicate_1_q ) # (!\Add3~27 ))) # (!\Add2~28_combout  & (\mem1|filt0|regq[17]~_Duplicate_1_q  & !\Add3~27 )))

	.dataa(\Add2~28_combout ),
	.datab(\mem1|filt0|regq[17]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'h698E;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
fiftyfivenm_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = (\mem1|filt0|regq[18]~_Duplicate_1_q  & ((\Add2~30_combout  & (\Add3~29  & VCC)) # (!\Add2~30_combout  & (!\Add3~29 )))) # (!\mem1|filt0|regq[18]~_Duplicate_1_q  & ((\Add2~30_combout  & (!\Add3~29 )) # (!\Add2~30_combout  & ((\Add3~29 
// ) # (GND)))))
// \Add3~31  = CARRY((\mem1|filt0|regq[18]~_Duplicate_1_q  & (!\Add2~30_combout  & !\Add3~29 )) # (!\mem1|filt0|regq[18]~_Duplicate_1_q  & ((!\Add3~29 ) # (!\Add2~30_combout ))))

	.dataa(\mem1|filt0|regq[18]~_Duplicate_1_q ),
	.datab(\Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'h9617;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
fiftyfivenm_lcell_comb \Add3~32 (
// Equation(s):
// \Add3~32_combout  = ((\mem1|filt0|regq[19]~_Duplicate_1_q  $ (\Add2~32_combout  $ (!\Add3~31 )))) # (GND)
// \Add3~33  = CARRY((\mem1|filt0|regq[19]~_Duplicate_1_q  & ((\Add2~32_combout ) # (!\Add3~31 ))) # (!\mem1|filt0|regq[19]~_Duplicate_1_q  & (\Add2~32_combout  & !\Add3~31 )))

	.dataa(\mem1|filt0|regq[19]~_Duplicate_1_q ),
	.datab(\Add2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~31 ),
	.combout(\Add3~32_combout ),
	.cout(\Add3~33 ));
// synopsys translate_off
defparam \Add3~32 .lut_mask = 16'h698E;
defparam \Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
fiftyfivenm_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_combout  = (\mem1|filt0|regq[20]~_Duplicate_1_q  & ((\Add2~34_combout  & (\Add3~33  & VCC)) # (!\Add2~34_combout  & (!\Add3~33 )))) # (!\mem1|filt0|regq[20]~_Duplicate_1_q  & ((\Add2~34_combout  & (!\Add3~33 )) # (!\Add2~34_combout  & ((\Add3~33 
// ) # (GND)))))
// \Add3~35  = CARRY((\mem1|filt0|regq[20]~_Duplicate_1_q  & (!\Add2~34_combout  & !\Add3~33 )) # (!\mem1|filt0|regq[20]~_Duplicate_1_q  & ((!\Add3~33 ) # (!\Add2~34_combout ))))

	.dataa(\mem1|filt0|regq[20]~_Duplicate_1_q ),
	.datab(\Add2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~33 ),
	.combout(\Add3~34_combout ),
	.cout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~34 .lut_mask = 16'h9617;
defparam \Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
fiftyfivenm_lcell_comb \Add3~36 (
// Equation(s):
// \Add3~36_combout  = ((\mem1|filt0|regq[21]~_Duplicate_1_q  $ (\Add2~36_combout  $ (!\Add3~35 )))) # (GND)
// \Add3~37  = CARRY((\mem1|filt0|regq[21]~_Duplicate_1_q  & ((\Add2~36_combout ) # (!\Add3~35 ))) # (!\mem1|filt0|regq[21]~_Duplicate_1_q  & (\Add2~36_combout  & !\Add3~35 )))

	.dataa(\mem1|filt0|regq[21]~_Duplicate_1_q ),
	.datab(\Add2~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~35 ),
	.combout(\Add3~36_combout ),
	.cout(\Add3~37 ));
// synopsys translate_off
defparam \Add3~36 .lut_mask = 16'h698E;
defparam \Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
fiftyfivenm_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_combout  = (\mem1|filt0|regq[22]~_Duplicate_1_q  & ((\Add2~38_combout  & (\Add3~37  & VCC)) # (!\Add2~38_combout  & (!\Add3~37 )))) # (!\mem1|filt0|regq[22]~_Duplicate_1_q  & ((\Add2~38_combout  & (!\Add3~37 )) # (!\Add2~38_combout  & ((\Add3~37 
// ) # (GND)))))
// \Add3~39  = CARRY((\mem1|filt0|regq[22]~_Duplicate_1_q  & (!\Add2~38_combout  & !\Add3~37 )) # (!\mem1|filt0|regq[22]~_Duplicate_1_q  & ((!\Add3~37 ) # (!\Add2~38_combout ))))

	.dataa(\mem1|filt0|regq[22]~_Duplicate_1_q ),
	.datab(\Add2~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~37 ),
	.combout(\Add3~38_combout ),
	.cout(\Add3~39 ));
// synopsys translate_off
defparam \Add3~38 .lut_mask = 16'h9617;
defparam \Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
fiftyfivenm_lcell_comb \Add3~40 (
// Equation(s):
// \Add3~40_combout  = ((\mem1|filt0|regq[23]~_Duplicate_1_q  $ (\Add2~40_combout  $ (!\Add3~39 )))) # (GND)
// \Add3~41  = CARRY((\mem1|filt0|regq[23]~_Duplicate_1_q  & ((\Add2~40_combout ) # (!\Add3~39 ))) # (!\mem1|filt0|regq[23]~_Duplicate_1_q  & (\Add2~40_combout  & !\Add3~39 )))

	.dataa(\mem1|filt0|regq[23]~_Duplicate_1_q ),
	.datab(\Add2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~39 ),
	.combout(\Add3~40_combout ),
	.cout(\Add3~41 ));
// synopsys translate_off
defparam \Add3~40 .lut_mask = 16'h698E;
defparam \Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
fiftyfivenm_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_combout  = (\Add2~42_combout  & ((\mem1|filt0|regq[23]~_Duplicate_1_q  & (\Add3~41  & VCC)) # (!\mem1|filt0|regq[23]~_Duplicate_1_q  & (!\Add3~41 )))) # (!\Add2~42_combout  & ((\mem1|filt0|regq[23]~_Duplicate_1_q  & (!\Add3~41 )) # 
// (!\mem1|filt0|regq[23]~_Duplicate_1_q  & ((\Add3~41 ) # (GND)))))
// \Add3~43  = CARRY((\Add2~42_combout  & (!\mem1|filt0|regq[23]~_Duplicate_1_q  & !\Add3~41 )) # (!\Add2~42_combout  & ((!\Add3~41 ) # (!\mem1|filt0|regq[23]~_Duplicate_1_q ))))

	.dataa(\Add2~42_combout ),
	.datab(\mem1|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~41 ),
	.combout(\Add3~42_combout ),
	.cout(\Add3~43 ));
// synopsys translate_off
defparam \Add3~42 .lut_mask = 16'h9617;
defparam \Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
fiftyfivenm_lcell_comb \Add3~44 (
// Equation(s):
// \Add3~44_combout  = ((\mem1|filt0|regq[23]~_Duplicate_1_q  $ (\Add2~44_combout  $ (!\Add3~43 )))) # (GND)
// \Add3~45  = CARRY((\mem1|filt0|regq[23]~_Duplicate_1_q  & ((\Add2~44_combout ) # (!\Add3~43 ))) # (!\mem1|filt0|regq[23]~_Duplicate_1_q  & (\Add2~44_combout  & !\Add3~43 )))

	.dataa(\mem1|filt0|regq[23]~_Duplicate_1_q ),
	.datab(\Add2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~43 ),
	.combout(\Add3~44_combout ),
	.cout(\Add3~45 ));
// synopsys translate_off
defparam \Add3~44 .lut_mask = 16'h698E;
defparam \Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
fiftyfivenm_lcell_comb \Add3~46 (
// Equation(s):
// \Add3~46_combout  = \mem1|filt0|regq[23]~_Duplicate_1_q  $ (\Add3~45  $ (\Add2~44_combout ))

	.dataa(\mem1|filt0|regq[23]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~44_combout ),
	.cin(\Add3~45 ),
	.combout(\Add3~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~46 .lut_mask = 16'hA55A;
defparam \Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N21
dffeas \mem0|filt0|regq[22]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N19
dffeas \mem0|filt0|regq[21]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N17
dffeas \mem0|filt0|regq[20]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N15
dffeas \mem0|filt0|regq[19]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N13
dffeas \mem0|filt0|regq[18]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N11
dffeas \mem0|filt0|regq[17]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N9
dffeas \mem0|filt0|regq[16]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N7
dffeas \mem0|filt0|regq[15]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N5
dffeas \mem0|filt0|regq[14]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N3
dffeas \mem0|filt0|regq[13]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N1
dffeas \mem0|filt0|regq[12]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N31
dffeas \mem0|filt0|regq[11]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N29
dffeas \mem0|filt0|regq[10]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N27
dffeas \mem0|filt0|regq[9]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N25
dffeas \mem0|filt0|regq[8]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N23
dffeas \mem0|filt0|regq[7]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N21
dffeas \mem0|filt0|regq[6]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N19
dffeas \mem0|filt0|regq[5]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N11
dffeas \mem0|filt0|regq[4]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem0|filt0|regq[4]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N15
dffeas \mem0|filt0|regq[3]~_Duplicate_1 (
	.clk(\ninety6khz|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mem0|filt0|regq[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem0|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem0|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \mem0|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
fiftyfivenm_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_cout  = CARRY((\mem0|filt0|regq[3]~_Duplicate_1_q  & \Add3~0_combout ))

	.dataa(\mem0|filt0|regq[3]~_Duplicate_1_q ),
	.datab(\Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add4~1_cout ));
// synopsys translate_off
defparam \Add4~1 .lut_mask = 16'h0088;
defparam \Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
fiftyfivenm_lcell_comb \Add4~3 (
// Equation(s):
// \Add4~3_cout  = CARRY((\mem0|filt0|regq[4]~_Duplicate_1_q  & (!\Add3~2_combout  & !\Add4~1_cout )) # (!\mem0|filt0|regq[4]~_Duplicate_1_q  & ((!\Add4~1_cout ) # (!\Add3~2_combout ))))

	.dataa(\mem0|filt0|regq[4]~_Duplicate_1_q ),
	.datab(\Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1_cout ),
	.combout(),
	.cout(\Add4~3_cout ));
// synopsys translate_off
defparam \Add4~3 .lut_mask = 16'h0017;
defparam \Add4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
fiftyfivenm_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_cout  = CARRY((\mem0|filt0|regq[5]~_Duplicate_1_q  & ((\Add3~4_combout ) # (!\Add4~3_cout ))) # (!\mem0|filt0|regq[5]~_Duplicate_1_q  & (\Add3~4_combout  & !\Add4~3_cout )))

	.dataa(\mem0|filt0|regq[5]~_Duplicate_1_q ),
	.datab(\Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3_cout ),
	.combout(),
	.cout(\Add4~5_cout ));
// synopsys translate_off
defparam \Add4~5 .lut_mask = 16'h008E;
defparam \Add4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
fiftyfivenm_lcell_comb \Add4~7 (
// Equation(s):
// \Add4~7_cout  = CARRY((\mem0|filt0|regq[6]~_Duplicate_1_q  & (!\Add3~6_combout  & !\Add4~5_cout )) # (!\mem0|filt0|regq[6]~_Duplicate_1_q  & ((!\Add4~5_cout ) # (!\Add3~6_combout ))))

	.dataa(\mem0|filt0|regq[6]~_Duplicate_1_q ),
	.datab(\Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5_cout ),
	.combout(),
	.cout(\Add4~7_cout ));
// synopsys translate_off
defparam \Add4~7 .lut_mask = 16'h0017;
defparam \Add4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
fiftyfivenm_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_cout  = CARRY((\mem0|filt0|regq[7]~_Duplicate_1_q  & ((\Add3~8_combout ) # (!\Add4~7_cout ))) # (!\mem0|filt0|regq[7]~_Duplicate_1_q  & (\Add3~8_combout  & !\Add4~7_cout )))

	.dataa(\mem0|filt0|regq[7]~_Duplicate_1_q ),
	.datab(\Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7_cout ),
	.combout(),
	.cout(\Add4~9_cout ));
// synopsys translate_off
defparam \Add4~9 .lut_mask = 16'h008E;
defparam \Add4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
fiftyfivenm_lcell_comb \Add4~11 (
// Equation(s):
// \Add4~11_cout  = CARRY((\mem0|filt0|regq[8]~_Duplicate_1_q  & (!\Add3~10_combout  & !\Add4~9_cout )) # (!\mem0|filt0|regq[8]~_Duplicate_1_q  & ((!\Add4~9_cout ) # (!\Add3~10_combout ))))

	.dataa(\mem0|filt0|regq[8]~_Duplicate_1_q ),
	.datab(\Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9_cout ),
	.combout(),
	.cout(\Add4~11_cout ));
// synopsys translate_off
defparam \Add4~11 .lut_mask = 16'h0017;
defparam \Add4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
fiftyfivenm_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_cout  = CARRY((\Add3~12_combout  & ((\mem0|filt0|regq[9]~_Duplicate_1_q ) # (!\Add4~11_cout ))) # (!\Add3~12_combout  & (\mem0|filt0|regq[9]~_Duplicate_1_q  & !\Add4~11_cout )))

	.dataa(\Add3~12_combout ),
	.datab(\mem0|filt0|regq[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11_cout ),
	.combout(),
	.cout(\Add4~13_cout ));
// synopsys translate_off
defparam \Add4~13 .lut_mask = 16'h008E;
defparam \Add4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
fiftyfivenm_lcell_comb \Add4~15 (
// Equation(s):
// \Add4~15_cout  = CARRY((\mem0|filt0|regq[10]~_Duplicate_1_q  & (!\Add3~14_combout  & !\Add4~13_cout )) # (!\mem0|filt0|regq[10]~_Duplicate_1_q  & ((!\Add4~13_cout ) # (!\Add3~14_combout ))))

	.dataa(\mem0|filt0|regq[10]~_Duplicate_1_q ),
	.datab(\Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13_cout ),
	.combout(),
	.cout(\Add4~15_cout ));
// synopsys translate_off
defparam \Add4~15 .lut_mask = 16'h0017;
defparam \Add4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
fiftyfivenm_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = ((\mem0|filt0|regq[11]~_Duplicate_1_q  $ (\Add3~16_combout  $ (!\Add4~15_cout )))) # (GND)
// \Add4~17  = CARRY((\mem0|filt0|regq[11]~_Duplicate_1_q  & ((\Add3~16_combout ) # (!\Add4~15_cout ))) # (!\mem0|filt0|regq[11]~_Duplicate_1_q  & (\Add3~16_combout  & !\Add4~15_cout )))

	.dataa(\mem0|filt0|regq[11]~_Duplicate_1_q ),
	.datab(\Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15_cout ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'h698E;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
fiftyfivenm_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = (\mem0|filt0|regq[12]~_Duplicate_1_q  & ((\Add3~18_combout  & (\Add4~17  & VCC)) # (!\Add3~18_combout  & (!\Add4~17 )))) # (!\mem0|filt0|regq[12]~_Duplicate_1_q  & ((\Add3~18_combout  & (!\Add4~17 )) # (!\Add3~18_combout  & ((\Add4~17 
// ) # (GND)))))
// \Add4~19  = CARRY((\mem0|filt0|regq[12]~_Duplicate_1_q  & (!\Add3~18_combout  & !\Add4~17 )) # (!\mem0|filt0|regq[12]~_Duplicate_1_q  & ((!\Add4~17 ) # (!\Add3~18_combout ))))

	.dataa(\mem0|filt0|regq[12]~_Duplicate_1_q ),
	.datab(\Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h9617;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
fiftyfivenm_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = ((\mem0|filt0|regq[13]~_Duplicate_1_q  $ (\Add3~20_combout  $ (!\Add4~19 )))) # (GND)
// \Add4~21  = CARRY((\mem0|filt0|regq[13]~_Duplicate_1_q  & ((\Add3~20_combout ) # (!\Add4~19 ))) # (!\mem0|filt0|regq[13]~_Duplicate_1_q  & (\Add3~20_combout  & !\Add4~19 )))

	.dataa(\mem0|filt0|regq[13]~_Duplicate_1_q ),
	.datab(\Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~19 ),
	.combout(\Add4~20_combout ),
	.cout(\Add4~21 ));
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'h698E;
defparam \Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
fiftyfivenm_lcell_comb \Add4~22 (
// Equation(s):
// \Add4~22_combout  = (\Add3~22_combout  & ((\mem0|filt0|regq[14]~_Duplicate_1_q  & (\Add4~21  & VCC)) # (!\mem0|filt0|regq[14]~_Duplicate_1_q  & (!\Add4~21 )))) # (!\Add3~22_combout  & ((\mem0|filt0|regq[14]~_Duplicate_1_q  & (!\Add4~21 )) # 
// (!\mem0|filt0|regq[14]~_Duplicate_1_q  & ((\Add4~21 ) # (GND)))))
// \Add4~23  = CARRY((\Add3~22_combout  & (!\mem0|filt0|regq[14]~_Duplicate_1_q  & !\Add4~21 )) # (!\Add3~22_combout  & ((!\Add4~21 ) # (!\mem0|filt0|regq[14]~_Duplicate_1_q ))))

	.dataa(\Add3~22_combout ),
	.datab(\mem0|filt0|regq[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~21 ),
	.combout(\Add4~22_combout ),
	.cout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~22 .lut_mask = 16'h9617;
defparam \Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
fiftyfivenm_lcell_comb \Add4~24 (
// Equation(s):
// \Add4~24_combout  = ((\mem0|filt0|regq[15]~_Duplicate_1_q  $ (\Add3~24_combout  $ (!\Add4~23 )))) # (GND)
// \Add4~25  = CARRY((\mem0|filt0|regq[15]~_Duplicate_1_q  & ((\Add3~24_combout ) # (!\Add4~23 ))) # (!\mem0|filt0|regq[15]~_Duplicate_1_q  & (\Add3~24_combout  & !\Add4~23 )))

	.dataa(\mem0|filt0|regq[15]~_Duplicate_1_q ),
	.datab(\Add3~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~23 ),
	.combout(\Add4~24_combout ),
	.cout(\Add4~25 ));
// synopsys translate_off
defparam \Add4~24 .lut_mask = 16'h698E;
defparam \Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
fiftyfivenm_lcell_comb \Add4~26 (
// Equation(s):
// \Add4~26_combout  = (\Add3~26_combout  & ((\mem0|filt0|regq[16]~_Duplicate_1_q  & (\Add4~25  & VCC)) # (!\mem0|filt0|regq[16]~_Duplicate_1_q  & (!\Add4~25 )))) # (!\Add3~26_combout  & ((\mem0|filt0|regq[16]~_Duplicate_1_q  & (!\Add4~25 )) # 
// (!\mem0|filt0|regq[16]~_Duplicate_1_q  & ((\Add4~25 ) # (GND)))))
// \Add4~27  = CARRY((\Add3~26_combout  & (!\mem0|filt0|regq[16]~_Duplicate_1_q  & !\Add4~25 )) # (!\Add3~26_combout  & ((!\Add4~25 ) # (!\mem0|filt0|regq[16]~_Duplicate_1_q ))))

	.dataa(\Add3~26_combout ),
	.datab(\mem0|filt0|regq[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~25 ),
	.combout(\Add4~26_combout ),
	.cout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~26 .lut_mask = 16'h9617;
defparam \Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
fiftyfivenm_lcell_comb \Add4~28 (
// Equation(s):
// \Add4~28_combout  = ((\Add3~28_combout  $ (\mem0|filt0|regq[17]~_Duplicate_1_q  $ (!\Add4~27 )))) # (GND)
// \Add4~29  = CARRY((\Add3~28_combout  & ((\mem0|filt0|regq[17]~_Duplicate_1_q ) # (!\Add4~27 ))) # (!\Add3~28_combout  & (\mem0|filt0|regq[17]~_Duplicate_1_q  & !\Add4~27 )))

	.dataa(\Add3~28_combout ),
	.datab(\mem0|filt0|regq[17]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~27 ),
	.combout(\Add4~28_combout ),
	.cout(\Add4~29 ));
// synopsys translate_off
defparam \Add4~28 .lut_mask = 16'h698E;
defparam \Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
fiftyfivenm_lcell_comb \Add4~30 (
// Equation(s):
// \Add4~30_combout  = (\Add3~30_combout  & ((\mem0|filt0|regq[18]~_Duplicate_1_q  & (\Add4~29  & VCC)) # (!\mem0|filt0|regq[18]~_Duplicate_1_q  & (!\Add4~29 )))) # (!\Add3~30_combout  & ((\mem0|filt0|regq[18]~_Duplicate_1_q  & (!\Add4~29 )) # 
// (!\mem0|filt0|regq[18]~_Duplicate_1_q  & ((\Add4~29 ) # (GND)))))
// \Add4~31  = CARRY((\Add3~30_combout  & (!\mem0|filt0|regq[18]~_Duplicate_1_q  & !\Add4~29 )) # (!\Add3~30_combout  & ((!\Add4~29 ) # (!\mem0|filt0|regq[18]~_Duplicate_1_q ))))

	.dataa(\Add3~30_combout ),
	.datab(\mem0|filt0|regq[18]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~29 ),
	.combout(\Add4~30_combout ),
	.cout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~30 .lut_mask = 16'h9617;
defparam \Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
fiftyfivenm_lcell_comb \Add4~32 (
// Equation(s):
// \Add4~32_combout  = ((\mem0|filt0|regq[19]~_Duplicate_1_q  $ (\Add3~32_combout  $ (!\Add4~31 )))) # (GND)
// \Add4~33  = CARRY((\mem0|filt0|regq[19]~_Duplicate_1_q  & ((\Add3~32_combout ) # (!\Add4~31 ))) # (!\mem0|filt0|regq[19]~_Duplicate_1_q  & (\Add3~32_combout  & !\Add4~31 )))

	.dataa(\mem0|filt0|regq[19]~_Duplicate_1_q ),
	.datab(\Add3~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~31 ),
	.combout(\Add4~32_combout ),
	.cout(\Add4~33 ));
// synopsys translate_off
defparam \Add4~32 .lut_mask = 16'h698E;
defparam \Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
fiftyfivenm_lcell_comb \Add4~34 (
// Equation(s):
// \Add4~34_combout  = (\mem0|filt0|regq[20]~_Duplicate_1_q  & ((\Add3~34_combout  & (\Add4~33  & VCC)) # (!\Add3~34_combout  & (!\Add4~33 )))) # (!\mem0|filt0|regq[20]~_Duplicate_1_q  & ((\Add3~34_combout  & (!\Add4~33 )) # (!\Add3~34_combout  & ((\Add4~33 
// ) # (GND)))))
// \Add4~35  = CARRY((\mem0|filt0|regq[20]~_Duplicate_1_q  & (!\Add3~34_combout  & !\Add4~33 )) # (!\mem0|filt0|regq[20]~_Duplicate_1_q  & ((!\Add4~33 ) # (!\Add3~34_combout ))))

	.dataa(\mem0|filt0|regq[20]~_Duplicate_1_q ),
	.datab(\Add3~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~33 ),
	.combout(\Add4~34_combout ),
	.cout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~34 .lut_mask = 16'h9617;
defparam \Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
fiftyfivenm_lcell_comb \Add4~36 (
// Equation(s):
// \Add4~36_combout  = ((\mem0|filt0|regq[21]~_Duplicate_1_q  $ (\Add3~36_combout  $ (!\Add4~35 )))) # (GND)
// \Add4~37  = CARRY((\mem0|filt0|regq[21]~_Duplicate_1_q  & ((\Add3~36_combout ) # (!\Add4~35 ))) # (!\mem0|filt0|regq[21]~_Duplicate_1_q  & (\Add3~36_combout  & !\Add4~35 )))

	.dataa(\mem0|filt0|regq[21]~_Duplicate_1_q ),
	.datab(\Add3~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~35 ),
	.combout(\Add4~36_combout ),
	.cout(\Add4~37 ));
// synopsys translate_off
defparam \Add4~36 .lut_mask = 16'h698E;
defparam \Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
fiftyfivenm_lcell_comb \Add4~38 (
// Equation(s):
// \Add4~38_combout  = (\mem0|filt0|regq[22]~_Duplicate_1_q  & ((\Add3~38_combout  & (\Add4~37  & VCC)) # (!\Add3~38_combout  & (!\Add4~37 )))) # (!\mem0|filt0|regq[22]~_Duplicate_1_q  & ((\Add3~38_combout  & (!\Add4~37 )) # (!\Add3~38_combout  & ((\Add4~37 
// ) # (GND)))))
// \Add4~39  = CARRY((\mem0|filt0|regq[22]~_Duplicate_1_q  & (!\Add3~38_combout  & !\Add4~37 )) # (!\mem0|filt0|regq[22]~_Duplicate_1_q  & ((!\Add4~37 ) # (!\Add3~38_combout ))))

	.dataa(\mem0|filt0|regq[22]~_Duplicate_1_q ),
	.datab(\Add3~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~37 ),
	.combout(\Add4~38_combout ),
	.cout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~38 .lut_mask = 16'h9617;
defparam \Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
fiftyfivenm_lcell_comb \Add4~40 (
// Equation(s):
// \Add4~40_combout  = ((\mem0|filt0|regq[23]~_Duplicate_1_q  $ (\Add3~40_combout  $ (!\Add4~39 )))) # (GND)
// \Add4~41  = CARRY((\mem0|filt0|regq[23]~_Duplicate_1_q  & ((\Add3~40_combout ) # (!\Add4~39 ))) # (!\mem0|filt0|regq[23]~_Duplicate_1_q  & (\Add3~40_combout  & !\Add4~39 )))

	.dataa(\mem0|filt0|regq[23]~_Duplicate_1_q ),
	.datab(\Add3~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~39 ),
	.combout(\Add4~40_combout ),
	.cout(\Add4~41 ));
// synopsys translate_off
defparam \Add4~40 .lut_mask = 16'h698E;
defparam \Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
fiftyfivenm_lcell_comb \Add4~42 (
// Equation(s):
// \Add4~42_combout  = (\mem0|filt0|regq[23]~_Duplicate_1_q  & ((\Add3~42_combout  & (\Add4~41  & VCC)) # (!\Add3~42_combout  & (!\Add4~41 )))) # (!\mem0|filt0|regq[23]~_Duplicate_1_q  & ((\Add3~42_combout  & (!\Add4~41 )) # (!\Add3~42_combout  & ((\Add4~41 
// ) # (GND)))))
// \Add4~43  = CARRY((\mem0|filt0|regq[23]~_Duplicate_1_q  & (!\Add3~42_combout  & !\Add4~41 )) # (!\mem0|filt0|regq[23]~_Duplicate_1_q  & ((!\Add4~41 ) # (!\Add3~42_combout ))))

	.dataa(\mem0|filt0|regq[23]~_Duplicate_1_q ),
	.datab(\Add3~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~41 ),
	.combout(\Add4~42_combout ),
	.cout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~42 .lut_mask = 16'h9617;
defparam \Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
fiftyfivenm_lcell_comb \Add4~44 (
// Equation(s):
// \Add4~44_combout  = ((\Add3~44_combout  $ (\mem0|filt0|regq[23]~_Duplicate_1_q  $ (!\Add4~43 )))) # (GND)
// \Add4~45  = CARRY((\Add3~44_combout  & ((\mem0|filt0|regq[23]~_Duplicate_1_q ) # (!\Add4~43 ))) # (!\Add3~44_combout  & (\mem0|filt0|regq[23]~_Duplicate_1_q  & !\Add4~43 )))

	.dataa(\Add3~44_combout ),
	.datab(\mem0|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~43 ),
	.combout(\Add4~44_combout ),
	.cout(\Add4~45 ));
// synopsys translate_off
defparam \Add4~44 .lut_mask = 16'h698E;
defparam \Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
fiftyfivenm_lcell_comb \Add4~46 (
// Equation(s):
// \Add4~46_combout  = \mem0|filt0|regq[23]~_Duplicate_1_q  $ (\Add4~45  $ (!\Add3~46_combout ))

	.dataa(\mem0|filt0|regq[23]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~46_combout ),
	.cin(\Add4~45 ),
	.combout(\Add4~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~46 .lut_mask = 16'h5AA5;
defparam \Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
fiftyfivenm_lcell_comb \dac1|Selector6~2 (
// Equation(s):
// \dac1|Selector6~2_combout  = (!\dac1|ST [2] & !\dac1|ST [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector6~2 .lut_mask = 16'h000F;
defparam \dac1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N2
fiftyfivenm_lcell_comb \dac1|RDATA[23]~0 (
// Equation(s):
// \dac1|RDATA[23]~0_combout  = (\FPGA_RESET_n~input_o  & (\dac1|Selector6~2_combout  & ((\dac1|Equal1~2_combout ) # (!\dac1|ST [0]))))

	.dataa(\dac1|Equal1~2_combout ),
	.datab(\dac1|ST [0]),
	.datac(\FPGA_RESET_n~input_o ),
	.datad(\dac1|Selector6~2_combout ),
	.cin(gnd),
	.combout(\dac1|RDATA[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[23]~0 .lut_mask = 16'hB000;
defparam \dac1|RDATA[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
fiftyfivenm_lcell_comb \dac1|RDATA[0]~1 (
// Equation(s):
// \dac1|RDATA[0]~1_combout  = (\FPGA_RESET_n~input_o  & (!\dac1|ST [0] & (!\dac1|ST [2] & !\dac1|ST [1])))

	.dataa(\FPGA_RESET_n~input_o ),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|RDATA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[0]~1 .lut_mask = 16'h0002;
defparam \dac1|RDATA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N6
fiftyfivenm_lcell_comb \dac1|RDATA[0]~2 (
// Equation(s):
// \dac1|RDATA[0]~2_combout  = (\dac1|RDATA[23]~0_combout  & (\dac1|RDATA[0]~1_combout  & ((\Add4~16_combout )))) # (!\dac1|RDATA[23]~0_combout  & ((\dac1|RDATA [0]) # ((\dac1|RDATA[0]~1_combout  & \Add4~16_combout ))))

	.dataa(\dac1|RDATA[23]~0_combout ),
	.datab(\dac1|RDATA[0]~1_combout ),
	.datac(\dac1|RDATA [0]),
	.datad(\Add4~16_combout ),
	.cin(gnd),
	.combout(\dac1|RDATA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[0]~2 .lut_mask = 16'hDC50;
defparam \dac1|RDATA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N7
dffeas \dac1|RDATA[0] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|RDATA[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[0] .is_wysiwyg = "true";
defparam \dac1|RDATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N24
fiftyfivenm_lcell_comb \dac1|Selector49~0 (
// Equation(s):
// \dac1|Selector49~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [0]))) # (!\dac1|ST [0] & (\Add4~18_combout ))

	.dataa(gnd),
	.datab(\dac1|ST [0]),
	.datac(\Add4~18_combout ),
	.datad(\dac1|RDATA [0]),
	.cin(gnd),
	.combout(\dac1|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector49~0 .lut_mask = 16'hFC30;
defparam \dac1|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N25
dffeas \dac1|RDATA[1] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[1] .is_wysiwyg = "true";
defparam \dac1|RDATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N10
fiftyfivenm_lcell_comb \dac1|Selector48~0 (
// Equation(s):
// \dac1|Selector48~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [1]))) # (!\dac1|ST [0] & (\Add4~20_combout ))

	.dataa(gnd),
	.datab(\dac1|ST [0]),
	.datac(\Add4~20_combout ),
	.datad(\dac1|RDATA [1]),
	.cin(gnd),
	.combout(\dac1|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector48~0 .lut_mask = 16'hFC30;
defparam \dac1|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N11
dffeas \dac1|RDATA[2] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[2] .is_wysiwyg = "true";
defparam \dac1|RDATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N28
fiftyfivenm_lcell_comb \dac1|Selector47~0 (
// Equation(s):
// \dac1|Selector47~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [2])) # (!\dac1|ST [0] & ((\Add4~22_combout )))

	.dataa(\dac1|RDATA [2]),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\Add4~22_combout ),
	.cin(gnd),
	.combout(\dac1|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector47~0 .lut_mask = 16'hAFA0;
defparam \dac1|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N29
dffeas \dac1|RDATA[3] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[3] .is_wysiwyg = "true";
defparam \dac1|RDATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N18
fiftyfivenm_lcell_comb \dac1|Selector46~0 (
// Equation(s):
// \dac1|Selector46~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [3])) # (!\dac1|ST [0] & ((\Add4~24_combout )))

	.dataa(gnd),
	.datab(\dac1|RDATA [3]),
	.datac(\dac1|ST [0]),
	.datad(\Add4~24_combout ),
	.cin(gnd),
	.combout(\dac1|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector46~0 .lut_mask = 16'hCFC0;
defparam \dac1|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N19
dffeas \dac1|RDATA[4] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[4] .is_wysiwyg = "true";
defparam \dac1|RDATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N12
fiftyfivenm_lcell_comb \dac1|Selector45~0 (
// Equation(s):
// \dac1|Selector45~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [4])) # (!\dac1|ST [0] & ((\Add4~26_combout )))

	.dataa(gnd),
	.datab(\dac1|RDATA [4]),
	.datac(\dac1|ST [0]),
	.datad(\Add4~26_combout ),
	.cin(gnd),
	.combout(\dac1|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector45~0 .lut_mask = 16'hCFC0;
defparam \dac1|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N13
dffeas \dac1|RDATA[5] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[5] .is_wysiwyg = "true";
defparam \dac1|RDATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N22
fiftyfivenm_lcell_comb \dac1|Selector44~0 (
// Equation(s):
// \dac1|Selector44~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [5])) # (!\dac1|ST [0] & ((\Add4~28_combout )))

	.dataa(\dac1|RDATA [5]),
	.datab(\Add4~28_combout ),
	.datac(\dac1|ST [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector44~0 .lut_mask = 16'hACAC;
defparam \dac1|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N23
dffeas \dac1|RDATA[6] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[6] .is_wysiwyg = "true";
defparam \dac1|RDATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N20
fiftyfivenm_lcell_comb \dac1|Selector43~0 (
// Equation(s):
// \dac1|Selector43~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [6])) # (!\dac1|ST [0] & ((\Add4~30_combout )))

	.dataa(\dac1|RDATA [6]),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\Add4~30_combout ),
	.cin(gnd),
	.combout(\dac1|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector43~0 .lut_mask = 16'hAFA0;
defparam \dac1|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N21
dffeas \dac1|RDATA[7] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[7] .is_wysiwyg = "true";
defparam \dac1|RDATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N2
fiftyfivenm_lcell_comb \dac1|Selector42~0 (
// Equation(s):
// \dac1|Selector42~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [7]))) # (!\dac1|ST [0] & (\Add4~32_combout ))

	.dataa(gnd),
	.datab(\dac1|ST [0]),
	.datac(\Add4~32_combout ),
	.datad(\dac1|RDATA [7]),
	.cin(gnd),
	.combout(\dac1|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector42~0 .lut_mask = 16'hFC30;
defparam \dac1|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N3
dffeas \dac1|RDATA[8] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[8] .is_wysiwyg = "true";
defparam \dac1|RDATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N4
fiftyfivenm_lcell_comb \dac1|Selector41~0 (
// Equation(s):
// \dac1|Selector41~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [8]))) # (!\dac1|ST [0] & (\Add4~34_combout ))

	.dataa(gnd),
	.datab(\dac1|ST [0]),
	.datac(\Add4~34_combout ),
	.datad(\dac1|RDATA [8]),
	.cin(gnd),
	.combout(\dac1|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector41~0 .lut_mask = 16'hFC30;
defparam \dac1|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N5
dffeas \dac1|RDATA[9] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[9] .is_wysiwyg = "true";
defparam \dac1|RDATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
fiftyfivenm_lcell_comb \dac1|Selector40~0 (
// Equation(s):
// \dac1|Selector40~0_combout  = (\dac1|ST [0] & (\dac1|RDATA [9])) # (!\dac1|ST [0] & ((\Add4~36_combout )))

	.dataa(\dac1|ST [0]),
	.datab(\dac1|RDATA [9]),
	.datac(\Add4~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector40~0 .lut_mask = 16'hD8D8;
defparam \dac1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N7
dffeas \dac1|RDATA[10] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[10] .is_wysiwyg = "true";
defparam \dac1|RDATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
fiftyfivenm_lcell_comb \dac1|Selector39~0 (
// Equation(s):
// \dac1|Selector39~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [10]))) # (!\dac1|ST [0] & (\Add4~38_combout ))

	.dataa(\dac1|ST [0]),
	.datab(gnd),
	.datac(\Add4~38_combout ),
	.datad(\dac1|RDATA [10]),
	.cin(gnd),
	.combout(\dac1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector39~0 .lut_mask = 16'hFA50;
defparam \dac1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N13
dffeas \dac1|RDATA[11] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[11] .is_wysiwyg = "true";
defparam \dac1|RDATA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
fiftyfivenm_lcell_comb \dac1|Selector38~0 (
// Equation(s):
// \dac1|Selector38~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [11]))) # (!\dac1|ST [0] & (\Add4~40_combout ))

	.dataa(\dac1|ST [0]),
	.datab(gnd),
	.datac(\Add4~40_combout ),
	.datad(\dac1|RDATA [11]),
	.cin(gnd),
	.combout(\dac1|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector38~0 .lut_mask = 16'hFA50;
defparam \dac1|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N27
dffeas \dac1|RDATA[12] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[12] .is_wysiwyg = "true";
defparam \dac1|RDATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
fiftyfivenm_lcell_comb \dac1|Selector37~0 (
// Equation(s):
// \dac1|Selector37~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [12]))) # (!\dac1|ST [0] & (\Add4~42_combout ))

	.dataa(\dac1|ST [0]),
	.datab(\Add4~42_combout ),
	.datac(\dac1|RDATA [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector37~0 .lut_mask = 16'hE4E4;
defparam \dac1|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N21
dffeas \dac1|RDATA[13] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[13] .is_wysiwyg = "true";
defparam \dac1|RDATA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
fiftyfivenm_lcell_comb \dac1|Selector36~0 (
// Equation(s):
// \dac1|Selector36~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [13]))) # (!\dac1|ST [0] & (\Add4~44_combout ))

	.dataa(\dac1|ST [0]),
	.datab(gnd),
	.datac(\Add4~44_combout ),
	.datad(\dac1|RDATA [13]),
	.cin(gnd),
	.combout(\dac1|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector36~0 .lut_mask = 16'hFA50;
defparam \dac1|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N3
dffeas \dac1|RDATA[14] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[14] .is_wysiwyg = "true";
defparam \dac1|RDATA[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
fiftyfivenm_lcell_comb \dac1|Selector35~0 (
// Equation(s):
// \dac1|Selector35~0_combout  = (\dac1|ST [0] & ((\dac1|RDATA [14]))) # (!\dac1|ST [0] & (\Add4~46_combout ))

	.dataa(\dac1|ST [0]),
	.datab(\Add4~46_combout ),
	.datac(gnd),
	.datad(\dac1|RDATA [14]),
	.cin(gnd),
	.combout(\dac1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector35~0 .lut_mask = 16'hEE44;
defparam \dac1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N29
dffeas \dac1|RDATA[15] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[15] .is_wysiwyg = "true";
defparam \dac1|RDATA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
fiftyfivenm_lcell_comb \dac1|Selector34~0 (
// Equation(s):
// \dac1|Selector34~0_combout  = (\dac1|ST [0] & \dac1|RDATA [15])

	.dataa(gnd),
	.datab(\dac1|ST [0]),
	.datac(\dac1|RDATA [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector34~0 .lut_mask = 16'hC0C0;
defparam \dac1|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N7
dffeas \dac1|RDATA[16] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[16] .is_wysiwyg = "true";
defparam \dac1|RDATA[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
fiftyfivenm_lcell_comb \dac1|Selector33~0 (
// Equation(s):
// \dac1|Selector33~0_combout  = (\dac1|ST [0] & \dac1|RDATA [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [16]),
	.cin(gnd),
	.combout(\dac1|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector33~0 .lut_mask = 16'hF000;
defparam \dac1|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N21
dffeas \dac1|RDATA[17] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[17] .is_wysiwyg = "true";
defparam \dac1|RDATA[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
fiftyfivenm_lcell_comb \dac1|Selector32~0 (
// Equation(s):
// \dac1|Selector32~0_combout  = (\dac1|ST [0] & \dac1|RDATA [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [17]),
	.cin(gnd),
	.combout(\dac1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector32~0 .lut_mask = 16'hF000;
defparam \dac1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N19
dffeas \dac1|RDATA[18] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[18] .is_wysiwyg = "true";
defparam \dac1|RDATA[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
fiftyfivenm_lcell_comb \dac1|Selector31~0 (
// Equation(s):
// \dac1|Selector31~0_combout  = (\dac1|ST [0] & \dac1|RDATA [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [18]),
	.cin(gnd),
	.combout(\dac1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector31~0 .lut_mask = 16'hF000;
defparam \dac1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N13
dffeas \dac1|RDATA[19] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[19] .is_wysiwyg = "true";
defparam \dac1|RDATA[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
fiftyfivenm_lcell_comb \dac1|Selector30~0 (
// Equation(s):
// \dac1|Selector30~0_combout  = (\dac1|ST [0] & \dac1|RDATA [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [19]),
	.cin(gnd),
	.combout(\dac1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector30~0 .lut_mask = 16'hF000;
defparam \dac1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N3
dffeas \dac1|RDATA[20] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[20] .is_wysiwyg = "true";
defparam \dac1|RDATA[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
fiftyfivenm_lcell_comb \dac1|Selector29~0 (
// Equation(s):
// \dac1|Selector29~0_combout  = (\dac1|ST [0] & \dac1|RDATA [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [20]),
	.cin(gnd),
	.combout(\dac1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector29~0 .lut_mask = 16'hF000;
defparam \dac1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N29
dffeas \dac1|RDATA[21] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[21] .is_wysiwyg = "true";
defparam \dac1|RDATA[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
fiftyfivenm_lcell_comb \dac1|Selector28~0 (
// Equation(s):
// \dac1|Selector28~0_combout  = (\dac1|ST [0] & \dac1|RDATA [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [21]),
	.cin(gnd),
	.combout(\dac1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector28~0 .lut_mask = 16'hF000;
defparam \dac1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \dac1|RDATA[22] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[22] .is_wysiwyg = "true";
defparam \dac1|RDATA[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
fiftyfivenm_lcell_comb \dac1|Selector27~0 (
// Equation(s):
// \dac1|Selector27~0_combout  = (\dac1|ST [0] & \dac1|RDATA [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST [0]),
	.datad(\dac1|RDATA [22]),
	.cin(gnd),
	.combout(\dac1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector27~0 .lut_mask = 16'hF000;
defparam \dac1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N9
dffeas \dac1|RDATA[23] (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[23] .is_wysiwyg = "true";
defparam \dac1|RDATA[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
fiftyfivenm_lcell_comb \dac1|DIN~0 (
// Equation(s):
// \dac1|DIN~0_combout  = (\dac1|ST [0] & (\dac1|Equal1~2_combout  & (!\dac1|ST [2] & !\dac1|ST [1]))) # (!\dac1|ST [0] & ((\dac1|ST [1]) # ((!\dac1|Equal1~2_combout  & \dac1|ST [2]))))

	.dataa(\dac1|Equal1~2_combout ),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|DIN~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DIN~0 .lut_mask = 16'h3318;
defparam \dac1|DIN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N26
fiftyfivenm_lcell_comb \dac1|DIN~1 (
// Equation(s):
// \dac1|DIN~1_combout  = (\dac1|DIN~0_combout  & ((\dac1|ST [0] & (\dac1|RDATA [23])) # (!\dac1|ST [0] & ((\dac1|DIN~q ))))) # (!\dac1|DIN~0_combout  & (((\dac1|DIN~q  & \dac1|ST [0]))))

	.dataa(\dac1|RDATA [23]),
	.datab(\dac1|DIN~0_combout ),
	.datac(\dac1|DIN~q ),
	.datad(\dac1|ST [0]),
	.cin(gnd),
	.combout(\dac1|DIN~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|DIN~1 .lut_mask = 16'hB8C0;
defparam \dac1|DIN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N27
dffeas \dac1|DIN (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|DIN~1_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DIN .is_wysiwyg = "true";
defparam \dac1|DIN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
fiftyfivenm_lcell_comb \segR|WideOr11~0 (
// Equation(s):
// \segR|WideOr11~0_combout  = (\Add4~44_combout  & ((\Add4~42_combout ) # (\Add4~46_combout  $ (!\Add4~40_combout )))) # (!\Add4~44_combout  & ((\Add4~46_combout  $ (!\Add4~42_combout )) # (!\Add4~40_combout )))

	.dataa(\Add4~44_combout ),
	.datab(\Add4~46_combout ),
	.datac(\Add4~40_combout ),
	.datad(\Add4~42_combout ),
	.cin(gnd),
	.combout(\segR|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr11~0 .lut_mask = 16'hEF97;
defparam \segR|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N25
dffeas \segR|hex0[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segR|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[0] .is_wysiwyg = "true";
defparam \segR|hex0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
fiftyfivenm_lcell_comb \segR|WideOr10~0 (
// Equation(s):
// \segR|WideOr10~0_combout  = (\Add4~46_combout  & ((\Add4~40_combout  $ (!\Add4~42_combout )) # (!\Add4~44_combout ))) # (!\Add4~46_combout  & ((\Add4~40_combout  & ((!\Add4~42_combout ))) # (!\Add4~40_combout  & (!\Add4~44_combout ))))

	.dataa(\Add4~44_combout ),
	.datab(\Add4~46_combout ),
	.datac(\Add4~40_combout ),
	.datad(\Add4~42_combout ),
	.cin(gnd),
	.combout(\segR|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr10~0 .lut_mask = 16'hC57D;
defparam \segR|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N11
dffeas \segR|hex0[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segR|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[1] .is_wysiwyg = "true";
defparam \segR|hex0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
fiftyfivenm_lcell_comb \segR|WideOr9~0 (
// Equation(s):
// \segR|WideOr9~0_combout  = (\Add4~44_combout  & ((\Add4~46_combout ) # ((\Add4~40_combout  & !\Add4~42_combout )))) # (!\Add4~44_combout  & (((\Add4~40_combout ) # (!\Add4~42_combout )) # (!\Add4~46_combout )))

	.dataa(\Add4~44_combout ),
	.datab(\Add4~46_combout ),
	.datac(\Add4~40_combout ),
	.datad(\Add4~42_combout ),
	.cin(gnd),
	.combout(\segR|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr9~0 .lut_mask = 16'hD9FD;
defparam \segR|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N17
dffeas \segR|hex0[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segR|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[2] .is_wysiwyg = "true";
defparam \segR|hex0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
fiftyfivenm_lcell_comb \segR|WideOr8~0 (
// Equation(s):
// \segR|WideOr8~0_combout  = (\Add4~40_combout  & (\Add4~44_combout  $ (((\Add4~42_combout ))))) # (!\Add4~40_combout  & ((\Add4~44_combout  & ((\Add4~42_combout ) # (!\Add4~46_combout ))) # (!\Add4~44_combout  & ((\Add4~46_combout ) # (!\Add4~42_combout 
// )))))

	.dataa(\Add4~44_combout ),
	.datab(\Add4~46_combout ),
	.datac(\Add4~40_combout ),
	.datad(\Add4~42_combout ),
	.cin(gnd),
	.combout(\segR|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr8~0 .lut_mask = 16'h5EA7;
defparam \segR|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N15
dffeas \segR|hex0[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segR|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[3] .is_wysiwyg = "true";
defparam \segR|hex0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
fiftyfivenm_lcell_comb \segR|WideOr7~0 (
// Equation(s):
// \segR|WideOr7~0_combout  = (\Add4~42_combout  & (((!\Add4~46_combout )) # (!\Add4~40_combout ))) # (!\Add4~42_combout  & ((\Add4~44_combout  & ((!\Add4~46_combout ))) # (!\Add4~44_combout  & (!\Add4~40_combout ))))

	.dataa(\Add4~40_combout ),
	.datab(\Add4~42_combout ),
	.datac(\Add4~46_combout ),
	.datad(\Add4~44_combout ),
	.cin(gnd),
	.combout(\segR|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr7~0 .lut_mask = 16'h4F5D;
defparam \segR|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N29
dffeas \segR|hex0[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segR|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[4] .is_wysiwyg = "true";
defparam \segR|hex0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
fiftyfivenm_lcell_comb \segR|WideOr6~0 (
// Equation(s):
// \segR|WideOr6~0_combout  = (\Add4~40_combout  & (\Add4~46_combout  $ (((\Add4~42_combout ) # (!\Add4~44_combout ))))) # (!\Add4~40_combout  & (((\Add4~44_combout ) # (!\Add4~46_combout )) # (!\Add4~42_combout )))

	.dataa(\Add4~40_combout ),
	.datab(\Add4~42_combout ),
	.datac(\Add4~46_combout ),
	.datad(\Add4~44_combout ),
	.cin(gnd),
	.combout(\segR|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr6~0 .lut_mask = 16'h7D1F;
defparam \segR|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N27
dffeas \segR|hex0[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segR|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[5] .is_wysiwyg = "true";
defparam \segR|hex0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
fiftyfivenm_lcell_comb \segR|WideOr5~0 (
// Equation(s):
// \segR|WideOr5~0_combout  = (\Add4~40_combout  & ((\Add4~44_combout  $ (\Add4~42_combout )) # (!\Add4~46_combout ))) # (!\Add4~40_combout  & ((\Add4~42_combout ) # (\Add4~44_combout  $ (!\Add4~46_combout ))))

	.dataa(\Add4~44_combout ),
	.datab(\Add4~42_combout ),
	.datac(\Add4~40_combout ),
	.datad(\Add4~46_combout ),
	.cin(gnd),
	.combout(\segR|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr5~0 .lut_mask = 16'h6EFD;
defparam \segR|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N5
dffeas \segR|hex0[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segR|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[6] .is_wysiwyg = "true";
defparam \segR|hex0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
fiftyfivenm_lcell_comb \segL|WideOr11~0 (
// Equation(s):
// \segL|WideOr11~0_combout  = (\Add4~36_combout  & ((\Add4~34_combout ) # (\Add4~32_combout  $ (\Add4~38_combout )))) # (!\Add4~36_combout  & ((\Add4~34_combout  $ (\Add4~38_combout )) # (!\Add4~32_combout )))

	.dataa(\Add4~34_combout ),
	.datab(\Add4~36_combout ),
	.datac(\Add4~32_combout ),
	.datad(\Add4~38_combout ),
	.cin(gnd),
	.combout(\segL|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr11~0 .lut_mask = 16'h9FEB;
defparam \segL|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N31
dffeas \segL|hex0[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segL|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[0] .is_wysiwyg = "true";
defparam \segL|hex0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
fiftyfivenm_lcell_comb \segL|WideOr10~0 (
// Equation(s):
// \segL|WideOr10~0_combout  = (\Add4~34_combout  & ((\Add4~32_combout  & ((!\Add4~38_combout ))) # (!\Add4~32_combout  & (!\Add4~36_combout )))) # (!\Add4~34_combout  & ((\Add4~32_combout  $ (!\Add4~38_combout )) # (!\Add4~36_combout )))

	.dataa(\Add4~34_combout ),
	.datab(\Add4~36_combout ),
	.datac(\Add4~32_combout ),
	.datad(\Add4~38_combout ),
	.cin(gnd),
	.combout(\segL|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr10~0 .lut_mask = 16'h53B7;
defparam \segL|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N9
dffeas \segL|hex0[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segL|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[1] .is_wysiwyg = "true";
defparam \segL|hex0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
fiftyfivenm_lcell_comb \segL|WideOr9~0 (
// Equation(s):
// \segL|WideOr9~0_combout  = (\Add4~38_combout  & (((!\Add4~34_combout  & \Add4~32_combout )) # (!\Add4~36_combout ))) # (!\Add4~38_combout  & (((\Add4~32_combout ) # (\Add4~36_combout )) # (!\Add4~34_combout )))

	.dataa(\Add4~34_combout ),
	.datab(\Add4~32_combout ),
	.datac(\Add4~38_combout ),
	.datad(\Add4~36_combout ),
	.cin(gnd),
	.combout(\segL|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr9~0 .lut_mask = 16'h4FFD;
defparam \segL|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N25
dffeas \segL|hex0[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segL|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[2] .is_wysiwyg = "true";
defparam \segL|hex0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
fiftyfivenm_lcell_comb \segL|WideOr8~0 (
// Equation(s):
// \segL|WideOr8~0_combout  = (\Add4~32_combout  & (\Add4~34_combout  $ ((\Add4~36_combout )))) # (!\Add4~32_combout  & ((\Add4~34_combout  & ((\Add4~36_combout ) # (!\Add4~38_combout ))) # (!\Add4~34_combout  & ((\Add4~38_combout ) # (!\Add4~36_combout 
// )))))

	.dataa(\Add4~34_combout ),
	.datab(\Add4~36_combout ),
	.datac(\Add4~32_combout ),
	.datad(\Add4~38_combout ),
	.cin(gnd),
	.combout(\segL|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr8~0 .lut_mask = 16'h6D6B;
defparam \segL|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N19
dffeas \segL|hex0[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segL|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[3] .is_wysiwyg = "true";
defparam \segL|hex0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
fiftyfivenm_lcell_comb \segL|WideOr7~0 (
// Equation(s):
// \segL|WideOr7~0_combout  = (\Add4~34_combout  & (((\Add4~38_combout )) # (!\Add4~32_combout ))) # (!\Add4~34_combout  & ((\Add4~36_combout  & ((\Add4~38_combout ))) # (!\Add4~36_combout  & (!\Add4~32_combout ))))

	.dataa(\Add4~34_combout ),
	.datab(\Add4~32_combout ),
	.datac(\Add4~38_combout ),
	.datad(\Add4~36_combout ),
	.cin(gnd),
	.combout(\segL|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr7~0 .lut_mask = 16'hF2B3;
defparam \segL|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N31
dffeas \segL|hex0[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segL|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[4] .is_wysiwyg = "true";
defparam \segL|hex0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
fiftyfivenm_lcell_comb \segL|WideOr6~0 (
// Equation(s):
// \segL|WideOr6~0_combout  = (\Add4~34_combout  & ((\Add4~38_combout ) # ((\Add4~36_combout  & !\Add4~32_combout )))) # (!\Add4~34_combout  & ((\Add4~36_combout  $ (\Add4~38_combout )) # (!\Add4~32_combout )))

	.dataa(\Add4~34_combout ),
	.datab(\Add4~36_combout ),
	.datac(\Add4~32_combout ),
	.datad(\Add4~38_combout ),
	.cin(gnd),
	.combout(\segL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr6~0 .lut_mask = 16'hBF4D;
defparam \segL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N1
dffeas \segL|hex0[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segL|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[5] .is_wysiwyg = "true";
defparam \segL|hex0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
fiftyfivenm_lcell_comb \segL|WideOr5~0 (
// Equation(s):
// \segL|WideOr5~0_combout  = (\Add4~32_combout  & ((\Add4~38_combout ) # (\Add4~34_combout  $ (\Add4~36_combout )))) # (!\Add4~32_combout  & ((\Add4~34_combout ) # (\Add4~36_combout  $ (\Add4~38_combout ))))

	.dataa(\Add4~34_combout ),
	.datab(\Add4~36_combout ),
	.datac(\Add4~32_combout ),
	.datad(\Add4~38_combout ),
	.cin(gnd),
	.combout(\segL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr5~0 .lut_mask = 16'hFB6E;
defparam \segL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N23
dffeas \segL|hex0[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\segL|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[6] .is_wysiwyg = "true";
defparam \segL|hex0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N10
fiftyfivenm_lcell_comb \u1|Selector39~0 (
// Equation(s):
// \u1|Selector39~0_combout  = (\u1|ST [3]) # ((\u1|ST [0] & (\u1|ST [1])) # (!\u1|ST [0] & ((\u1|ST [2]))))

	.dataa(\u1|ST [1]),
	.datab(\u1|ST [0]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Selector39~0 .lut_mask = 16'hFFB8;
defparam \u1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N24
fiftyfivenm_lcell_comb \u1|CS~0 (
// Equation(s):
// \u1|CS~0_combout  = (\u1|Selector39~0_combout  & (\u1|ST [0] & (!\u1|CS~q ))) # (!\u1|Selector39~0_combout  & (((\u1|ST [0] & !\u1|CS~q )) # (!\u1|WORD_CNT[6]~12_combout )))

	.dataa(\u1|Selector39~0_combout ),
	.datab(\u1|ST [0]),
	.datac(\u1|CS~q ),
	.datad(\u1|WORD_CNT[6]~12_combout ),
	.cin(gnd),
	.combout(\u1|CS~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CS~0 .lut_mask = 16'h0C5D;
defparam \u1|CS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N22
fiftyfivenm_lcell_comb \u1|CS~1 (
// Equation(s):
// \u1|CS~1_combout  = (\u1|Selector39~0_combout  & (\u1|CS~q  & ((!\u1|CS~0_combout ) # (!\u1|ROM_CK~0_combout )))) # (!\u1|Selector39~0_combout  & (((!\u1|CS~0_combout )) # (!\u1|ROM_CK~0_combout )))

	.dataa(\u1|Selector39~0_combout ),
	.datab(\u1|ROM_CK~0_combout ),
	.datac(\u1|CS~q ),
	.datad(\u1|CS~0_combout ),
	.cin(gnd),
	.combout(\u1|CS~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|CS~1 .lut_mask = 16'h31F5;
defparam \u1|CS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y38_N23
dffeas \u1|CS (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|CS~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|CS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|CS .is_wysiwyg = "true";
defparam \u1|CS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N26
fiftyfivenm_lcell_comb \u1|SCLK~0 (
// Equation(s):
// \u1|SCLK~0_combout  = (!\u1|ST [2] & (!\u1|ST [3] & ((\u1|ST [1]) # (!\u1|ST [0]))))

	.dataa(\u1|ST [1]),
	.datab(\u1|ST [0]),
	.datac(\u1|ST [2]),
	.datad(\u1|ST [3]),
	.cin(gnd),
	.combout(\u1|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|SCLK~0 .lut_mask = 16'h000B;
defparam \u1|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N24
fiftyfivenm_lcell_comb \u1|SCLK~1 (
// Equation(s):
// \u1|SCLK~1_combout  = (!\u1|SCLK~0_combout  & ((\u1|SCLK~q ) # (\u1|COUNTER[7]~8_combout )))

	.dataa(\u1|SCLK~0_combout ),
	.datab(gnd),
	.datac(\u1|SCLK~q ),
	.datad(\u1|COUNTER[7]~8_combout ),
	.cin(gnd),
	.combout(\u1|SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|SCLK~1 .lut_mask = 16'h5550;
defparam \u1|SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N25
dffeas \u1|SCLK (
	.clk(\u1|CLK_1M~clkctrl_outclk ),
	.d(\u1|SCLK~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_DELAY_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|SCLK .is_wysiwyg = "true";
defparam \u1|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
fiftyfivenm_lcell_comb \dac1|Selector6~0 (
// Equation(s):
// \dac1|Selector6~0_combout  = (\dac1|Equal1~1_combout  & (\dac1|Equal1~0_combout  & (\dac1|ST [0] & !\dac1|ST [2])))

	.dataa(\dac1|Equal1~1_combout ),
	.datab(\dac1|Equal1~0_combout ),
	.datac(\dac1|ST [0]),
	.datad(\dac1|ST [2]),
	.cin(gnd),
	.combout(\dac1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector6~0 .lut_mask = 16'h0080;
defparam \dac1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N4
fiftyfivenm_lcell_comb \dac1|SCLK~1 (
// Equation(s):
// \dac1|SCLK~1_combout  = (\dac1|Selector6~0_combout  & (\dac1|ST [1] & ((\dac1|SCLK~0_combout )))) # (!\dac1|Selector6~0_combout  & ((\dac1|SCLK~q ) # ((\dac1|ST [1] & \dac1|SCLK~0_combout ))))

	.dataa(\dac1|Selector6~0_combout ),
	.datab(\dac1|ST [1]),
	.datac(\dac1|SCLK~q ),
	.datad(\dac1|SCLK~0_combout ),
	.cin(gnd),
	.combout(\dac1|SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|SCLK~1 .lut_mask = 16'hDC50;
defparam \dac1|SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N5
dffeas \dac1|SCLK (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|SCLK~1_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|SCLK .is_wysiwyg = "true";
defparam \dac1|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
fiftyfivenm_lcell_comb \dac1|SYNC~2 (
// Equation(s):
// \dac1|SYNC~2_combout  = (\dac1|Equal1~1_combout  & (\dac1|Equal1~0_combout  & (\dac1|DELAY[0]~8_combout  & \dac1|ST [2])))

	.dataa(\dac1|Equal1~1_combout ),
	.datab(\dac1|Equal1~0_combout ),
	.datac(\dac1|DELAY[0]~8_combout ),
	.datad(\dac1|ST [2]),
	.cin(gnd),
	.combout(\dac1|SYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|SYNC~2 .lut_mask = 16'h8000;
defparam \dac1|SYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N6
fiftyfivenm_lcell_comb \dac1|SYNC~4 (
// Equation(s):
// \dac1|SYNC~4_combout  = ((\dac1|ST [1]) # (\dac1|ST [0] $ (!\dac1|ST [2]))) # (!\dac1|Equal1~2_combout )

	.dataa(\dac1|Equal1~2_combout ),
	.datab(\dac1|ST [0]),
	.datac(\dac1|ST [2]),
	.datad(\dac1|ST [1]),
	.cin(gnd),
	.combout(\dac1|SYNC~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|SYNC~4 .lut_mask = 16'hFFD7;
defparam \dac1|SYNC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N16
fiftyfivenm_lcell_comb \dac1|SYNC~3 (
// Equation(s):
// \dac1|SYNC~3_combout  = (!\dac1|SYNC~2_combout  & ((\dac1|SYNC~q ) # (!\dac1|SYNC~4_combout )))

	.dataa(gnd),
	.datab(\dac1|SYNC~2_combout ),
	.datac(\dac1|SYNC~q ),
	.datad(\dac1|SYNC~4_combout ),
	.cin(gnd),
	.combout(\dac1|SYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|SYNC~3 .lut_mask = 16'h3033;
defparam \dac1|SYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N17
dffeas \dac1|SYNC (
	.clk(\dac1|SYS_CLK~clkctrl_outclk ),
	.d(\dac1|SYNC~3_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|SYNC .is_wysiwyg = "true";
defparam \dac1|SYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
fiftyfivenm_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \MAX10_CLK3_50~input (
	.i(MAX10_CLK3_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK3_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK3_50~input .bus_hold = "false";
defparam \MAX10_CLK3_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N1
fiftyfivenm_io_ibuf \AUDIO_DOUT_MFP2~input (
	.i(AUDIO_DOUT_MFP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_DOUT_MFP2~input_o ));
// synopsys translate_off
defparam \AUDIO_DOUT_MFP2~input .bus_hold = "false";
defparam \AUDIO_DOUT_MFP2~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_DOUT_MFP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N15
fiftyfivenm_io_ibuf \AUDIO_MISO_MFP4~input (
	.i(AUDIO_MISO_MFP4),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_MISO_MFP4~input_o ));
// synopsys translate_off
defparam \AUDIO_MISO_MFP4~input .bus_hold = "false";
defparam \AUDIO_MISO_MFP4~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_MISO_MFP4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N8
fiftyfivenm_io_ibuf \AUDIO_BCLK~input (
	.i(AUDIO_BCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_BCLK~input_o ));
// synopsys translate_off
defparam \AUDIO_BCLK~input .bus_hold = "false";
defparam \AUDIO_BCLK~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N8
fiftyfivenm_io_ibuf \AUDIO_GPIO_MFP5~input (
	.i(AUDIO_GPIO_MFP5),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_GPIO_MFP5~input_o ));
// synopsys translate_off
defparam \AUDIO_GPIO_MFP5~input .bus_hold = "false";
defparam \AUDIO_GPIO_MFP5~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_GPIO_MFP5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N29
fiftyfivenm_io_ibuf \AUDIO_RESET_n~input (
	.i(AUDIO_RESET_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_RESET_n~input_o ));
// synopsys translate_off
defparam \AUDIO_RESET_n~input .bus_hold = "false";
defparam \AUDIO_RESET_n~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \AUDIO_SDA_MOSI~input (
	.i(AUDIO_SDA_MOSI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_SDA_MOSI~input_o ));
// synopsys translate_off
defparam \AUDIO_SDA_MOSI~input .bus_hold = "false";
defparam \AUDIO_SDA_MOSI~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_SDA_MOSI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N15
fiftyfivenm_io_ibuf \AUDIO_WCLK~input (
	.i(AUDIO_WCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_WCLK~input_o ));
// synopsys translate_off
defparam \AUDIO_WCLK~input .bus_hold = "false";
defparam \AUDIO_WCLK~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_WCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N1
fiftyfivenm_io_ibuf \DAC_DATA~input (
	.i(DAC_DATA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DAC_DATA~input_o ));
// synopsys translate_off
defparam \DAC_DATA~input .bus_hold = "false";
defparam \DAC_DATA~input .listen_to_nsleep_signal = "false";
defparam \DAC_DATA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
