{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733730380893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733730380902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 08:46:20 2024 " "Processing started: Mon Dec 09 08:46:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733730380902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730380902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verin -c verin " "Command: quartus_map --read_settings_files=on --write_settings_files=off verin -c verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730380902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733730381488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733730381488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-test " "Found design unit 1: tb-test" {  } { { "tb.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393771 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730393771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestionadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestionadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GestionADC-adc " "Found design unit 1: GestionADC-adc" {  } { { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393792 ""} { "Info" "ISGN_ENTITY_NAME" "1 GestionADC " "Found entity 1: GestionADC" {  } { { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730393792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre_decalage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre_decalage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_decalage-dec " "Found design unit 1: registre_decalage-dec" {  } { { "registre_decalage.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/registre_decalage.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393793 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_decalage " "Found entity 1: registre_decalage" {  } { { "registre_decalage.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/registre_decalage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730393793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gest_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gest_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gest_PWM-arch_pwm " "Found design unit 1: Gest_PWM-arch_pwm" {  } { { "Gest_PWM.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Gest_PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393797 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gest_PWM " "Found entity 1: Gest_PWM" {  } { { "Gest_PWM.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Gest_PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730393797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_1mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sig_1mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sig_1MHz-arch_div1M " "Found design unit 1: Sig_1MHz-arch_div1M" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_1MHz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sig_1MHz " "Found entity 1: Sig_1MHz" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_1MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730393802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_10hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sig_10hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sig_10Hz-arch_div10 " "Found design unit 1: Sig_10Hz-arch_div10" {  } { { "Sig_10Hz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_10Hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sig_10Hz " "Found entity 1: Sig_10Hz" {  } { { "Sig_10Hz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_10Hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730393802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chipselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChipSelect-arch_chipselect " "Found design unit 1: ChipSelect-arch_chipselect" {  } { { "ChipSelect.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ChipSelect.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393802 ""} { "Info" "ISGN_ENTITY_NAME" "1 ChipSelect " "Found entity 1: ChipSelect" {  } { { "ChipSelect.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ChipSelect.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730393802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlebutees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlebutees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControleButees-butee " "Found design unit 1: ControleButees-butee" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393802 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControleButees " "Found entity 1: ControleButees" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730393802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730393802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GestionADC " "Elaborating entity \"GestionADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733730393870 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start_conv GestionADC.vhd(13) " "VHDL Signal Declaration warning at GestionADC.vhd(13): used implicit default value for signal \"start_conv\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733730393876 "|GestionADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sig_1MHz Sig_1MHz:sig_1MHz_inst " "Elaborating entity \"Sig_1MHz\" for hierarchy \"Sig_1MHz:sig_1MHz_inst\"" {  } { { "GestionADC.vhd" "sig_1MHz_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730393880 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n Sig_1MHz.vhd(21) " "VHDL Process Statement warning at Sig_1MHz.vhd(21): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_1MHz.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730393880 "|Sig_1MHz"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Sig_1MHz.vhd(31) " "VHDL Process Statement warning at Sig_1MHz.vhd(31): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_1MHz.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730393880 "|Sig_1MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sig_10Hz Sig_10Hz:sig_10Hz_inst " "Elaborating entity \"Sig_10Hz\" for hierarchy \"Sig_10Hz:sig_10Hz_inst\"" {  } { { "GestionADC.vhd" "sig_10Hz_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730393881 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n Sig_10Hz.vhd(21) " "VHDL Process Statement warning at Sig_10Hz.vhd(21): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sig_10Hz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_10Hz.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730393886 "|GestionADC|Sig_10Hz:sig_10Hz_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Sig_10Hz.vhd(31) " "VHDL Process Statement warning at Sig_10Hz.vhd(31): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sig_10Hz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_10Hz.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730393886 "|GestionADC|Sig_10Hz:sig_10Hz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChipSelect ChipSelect:chipselect_inst " "Elaborating entity \"ChipSelect\" for hierarchy \"ChipSelect:chipselect_inst\"" {  } { { "GestionADC.vhd" "chipselect_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730393886 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_c ChipSelect.vhd(25) " "VHDL Process Statement warning at ChipSelect.vhd(25): signal \"start_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChipSelect.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ChipSelect.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730393886 "|GestionADC|ChipSelect:chipselect_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop ChipSelect.vhd(31) " "VHDL Process Statement warning at ChipSelect.vhd(31): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChipSelect.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ChipSelect.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730393886 "|GestionADC|ChipSelect:chipselect_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre_decalage registre_decalage:registre_decalage_inst " "Elaborating entity \"registre_decalage\" for hierarchy \"registre_decalage:registre_decalage_inst\"" {  } { { "GestionADC.vhd" "registre_decalage_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730393890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleButees ControleButees:controlbutee_inst " "Elaborating entity \"ControleButees\" for hierarchy \"ControleButees:controlbutee_inst\"" {  } { { "GestionADC.vhd" "controlbutee_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730393893 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "butee_d ControleButees.vhd(16) " "VHDL Signal Declaration warning at ControleButees.vhd(16): used explicit default value for signal \"butee_d\" because signal was never assigned a value" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733730393895 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "butee_g ControleButees.vhd(17) " "VHDL Signal Declaration warning at ControleButees.vhd(17): used explicit default value for signal \"butee_g\" because signal was never assigned a value" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733730393895 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_g ControleButees.vhd(27) " "VHDL Process Statement warning at ControleButees.vhd(27): signal \"butee_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730393895 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_d ControleButees.vhd(29) " "VHDL Process Statement warning at ControleButees.vhd(29): signal \"butee_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730393895 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm_in ControleButees.vhd(32) " "VHDL Process Statement warning at ControleButees.vhd(32): signal \"pwm_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730393895 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gest_PWM Gest_PWM:GestPWM_inst " "Elaborating entity \"Gest_PWM\" for hierarchy \"Gest_PWM:GestPWM_inst\"" {  } { { "GestionADC.vhd" "GestPWM_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730393897 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "freq Gest_PWM.vhd(18) " "VHDL Signal Declaration warning at Gest_PWM.vhd(18): used explicit default value for signal \"freq\" because signal was never assigned a value" {  } { { "Gest_PWM.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Gest_PWM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733730393897 "|GestionADC|Gest_PWM:GestPWM_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "duty Gest_PWM.vhd(19) " "VHDL Signal Declaration warning at Gest_PWM.vhd(19): used explicit default value for signal \"duty\" because signal was never assigned a value" {  } { { "Gest_PWM.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Gest_PWM.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733730393897 "|GestionADC|Gest_PWM:GestPWM_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "start_conv GND " "Pin \"start_conv\" is stuck at GND" {  } { { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733730394513 "|GestionADC|start_conv"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733730394513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733730394609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733730395266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730395266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733730395358 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733730395358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733730395358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733730395358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733730395390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 08:46:35 2024 " "Processing ended: Mon Dec 09 08:46:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733730395390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733730395390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733730395390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730395390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733730396779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733730396787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 08:46:36 2024 " "Processing started: Mon Dec 09 08:46:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733730396787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733730396787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off verin -c verin " "Command: quartus_fit --read_settings_files=off --write_settings_files=off verin -c verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733730396787 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733730397030 ""}
{ "Info" "0" "" "Project  = verin" {  } {  } 0 0 "Project  = verin" 0 0 "Fitter" 0 0 1733730397030 ""}
{ "Info" "0" "" "Revision = verin" {  } {  } 0 0 "Revision = verin" 0 0 "Fitter" 0 0 1733730397030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733730397097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733730397097 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "verin EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"verin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733730397102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733730397158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733730397158 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733730397329 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733730397353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733730397620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733730397620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733730397620 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733730397620 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733730397658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733730397658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733730397658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733730397658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733730397658 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733730397658 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733730397665 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sens_out 4 2.5 V 2.5V 3.3V " "Pin sens_out with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "cs 4 3.3V " "Pin cs in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cs } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs" } } } } { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1733730398104 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "out_pwm 4 3.3V " "Pin out_pwm in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { out_pwm } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_pwm" } } } } { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1733730398104 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sens_out } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sens_out" } } } } { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1733730398104 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733730398104 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733730398229 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1733730398246 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enable 3.3-V LVTTL T8 " "Pin enable uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enable } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable" } } } } { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733730398246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sens 3.3-V LVTTL M1 " "Pin sens uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sens } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sens" } } } } { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733730398246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "raz_n 3.3-V LVTTL J15 " "Pin raz_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { raz_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "raz_n" } } } } { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733730398246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50MHz 3.3-V LVTTL R8 " "Pin clk_50MHz uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_50MHz } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50MHz" } } } } { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733730398246 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_in 3.3-V LVTTL T15 " "Pin data_in uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { data_in } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_in" } } } } { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733730398246 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733730398246 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "start_conv GND " "Pin start_conv has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { start_conv } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_conv" } } } } { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/etudiant/Desktop/verin/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1733730398246 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1733730398246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733730398431 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 09 08:46:38 2024 " "Processing ended: Mon Dec 09 08:46:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733730398431 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733730398431 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733730398431 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733730398431 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733730399100 ""}
