#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 26 15:07:27 2019
# Process ID: 26087
# Current directory: /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1
# Command line: vivado project_1.xpr
# Log file: /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/vivado.log
# Journal file: /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs design_1_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_blk_mem_gen_0_1_synth_1]
set_property needs_refresh false [get_runs design_1_blk_mem_gen_0_2_synth_1]
set_property needs_refresh false [get_runs design_1_axi_cdma_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_blk_mem_gen_1_2_synth_1]
set_property needs_refresh false [get_runs design_1_blk_mem_gen_1_1_synth_1]
set_property needs_refresh false [get_runs design_1_axi_bram_ctrl_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_axi_smc_2_synth_1]
set_property needs_refresh false [get_runs design_1_axi_bram_ctrl_0_4_synth_1]
set_property needs_refresh false [get_runs design_1_axi_bram_ctrl_0_3_synth_1]
set_property needs_refresh false [get_runs design_1_xbar_0_synth_1]
set_property needs_refresh false [get_runs design_1_axi_bram_ctrl_0_2_synth_1]
set_property needs_refresh false [get_runs design_1_axi_bram_ctrl_0_1_synth_1]
set_property needs_refresh false [get_runs design_1_axi_gpio_0_2_synth_1]
set_property needs_refresh false [get_runs design_1_rst_ps7_0_50M_2_synth_1]
set_property needs_refresh false [get_runs design_1_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_cnn_0_0_synth_1]
open_bd_design {/home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name cnn_v1_0_project -directory /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.tmp/cnn_v1_0_project /home/serval/ndnquang/cnn_circuit/vivado_pro/IP/cnn_zynq/component.xml
update_compile_order -fileset sources_1
launch_simulation
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:cnn:1.0 [get_ips  design_1_cnn_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_cnn_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.ip_user_files -ipstatic_source_dir /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.cache/compile_simlib/questa} {ies=/home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_1_wrapper.tcl
open_bd_design {/home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name cnn_v1_0_project -directory /home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.tmp/cnn_v1_0_project /home/serval/ndnquang/cnn_circuit/vivado_pro/IP/cnn_zynq/component.xml
update_compile_order -fileset sources_1
launch_simulation
current_project project_1
current_project cnn_v1_0_project
current_project project_1
open_bd_design {/home/serval/ndnquang/cnn_circuit/vivado_pro/reM/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
current_project cnn_v1_0_project
launch_simulation
current_project project_1
current_project cnn_v1_0_project
launch_simulation
