FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * linux/arch/arm/plat-omap/ocpi.c
 *
 * Minimal OCP bus support for omap16xx
 *
 * Copyright (C) 2003 - 2005 Nokia Corporation
 * Copyright (C) 2012 Texas Instruments, Inc.
 * Written by Tony Lindgren <tony@atomide.com>
 *
 * Modified for clock framework by Paul Mundt <paul.mundt@nokia.com>.
 */

#include <linux/module.h>
#include <linux/types.h>
/* bench 6059.1.0 98e35845d052 */
/* bench 6059.1.1 266dab94fa6c */
/* bench 6059.1.2 980dadf3141b */
/* bench 6059.1.3 8317b40d600f */
/* bench 6059.1.4 c797e7a7d2bd */
/* bench 6059.1.5 a5260845375e */
/* bench 6059.1.6 75e7f88fd8c6 */
/* bench 6059.1.7 3648fddc828c */
/* bench 6059.1.8 714e7cd59167 */
/* bench 6059.1.9 03f5fa7f654e */
#include <linux/spinlock.h>
#include <linux/err.h>
#include <linux/clk.h>
#include <linux/io.h>

/* bench 3353.0.0 8c370525805d */
/* bench 3353.0.1 0062e6666e43 */
/* bench 3353.0.2 d09ebc394740 */
/* bench 3353.0.3 f5975d70cf93 */
/* bench 3353.0.4 09aed8142675 */
/* bench 3353.0.5 632180ced06a */
/* bench 3353.0.6 8ecfd9e988de */
/* bench 3353.0.7 1dcbc9ec9261 */
/* bench 3353.0.8 e8da44a75350 */
/* bench 3353.0.9 54e5cf7385ea */
#include <mach/hardware.h>

#include "common.h"

#define OCPI_BASE		0xfffec320
#define OCPI_FAULT		(OCPI_BASE + 0x00)
#define OCPI_CMD_FAULT		(OCPI_BASE + 0x04)
#define OCPI_SINT0		(OCPI_BASE + 0x08)
#define OCPI_TABORT		(OCPI_BASE + 0x0c)
#define OCPI_SINT1		(OCPI_BASE + 0x10)
/* bench 10864.0.0 284d4f04a608 */
/* bench 10864.0.1 af148efd0c31 */
/* bench 10864.0.2 8b394c27f19f */
#define OCPI_SEC		(OCPI_BASE + 0x18)

/* USB OHCI OCPI access error registers */
#define HOSTUEADDR	0xfffba0e0
#define HOSTUESTATUS	0xfffba0e4

static struct clk *ocpi_ck;

/*
 * Enables device access to OMAP buses via the OCPI bridge
 */
int ocpi_enable(void)
{
	unsigned int val;

	if (!cpu_is_omap16xx())
		return -ENODEV;

	/* Enable access for OHCI in OCPI */
	val = omap_readl(OCPI_PROT);
	val &= ~0xff;
	/* val &= (1 << 0);	 Allow access only to EMIFS */
	omap_writel(val, OCPI_PROT);

	val = omap_readl(OCPI_SEC);
	val &= ~0xff;
	omap_writel(val, OCPI_SEC);

	return 0;
}
EXPORT_SYMBOL(ocpi_enable);

static int __init omap_ocpi_init(void)
{
	if (!cpu_is_omap16xx())
		return -ENODEV;

	ocpi_ck = clk_get(NULL, "l3_ocpi_ck");
	if (IS_ERR(ocpi_ck))
		return PTR_ERR(ocpi_ck);

	clk_enable(ocpi_ck);
	ocpi_enable();
	pr_info("OMAP OCPI interconnect driver loaded\n");

	return 0;
}

static void __exit omap_ocpi_exit(void)
{
	/* REVISIT: Disable OCPI */

	if (!cpu_is_omap16xx())
		return;

	clk_disable(ocpi_ck);
	clk_put(ocpi_ck);
}

MODULE_AUTHOR("Tony Lindgren <tony@atomide.com>");
MODULE_DESCRIPTION("OMAP OCPI bus controller module");
MODULE_LICENSE("GPL");
module_init(omap_ocpi_init);
module_exit(omap_ocpi_exit);
