/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* X_axis */
.set X_axis__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set X_axis__0__MASK, 0x40
.set X_axis__0__PC, CYREG_PRT0_PC6
.set X_axis__0__PORT, 0
.set X_axis__0__SHIFT, 6
.set X_axis__AG, CYREG_PRT0_AG
.set X_axis__AMUX, CYREG_PRT0_AMUX
.set X_axis__BIE, CYREG_PRT0_BIE
.set X_axis__BIT_MASK, CYREG_PRT0_BIT_MASK
.set X_axis__BYP, CYREG_PRT0_BYP
.set X_axis__CTL, CYREG_PRT0_CTL
.set X_axis__DM0, CYREG_PRT0_DM0
.set X_axis__DM1, CYREG_PRT0_DM1
.set X_axis__DM2, CYREG_PRT0_DM2
.set X_axis__DR, CYREG_PRT0_DR
.set X_axis__INP_DIS, CYREG_PRT0_INP_DIS
.set X_axis__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set X_axis__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set X_axis__LCD_EN, CYREG_PRT0_LCD_EN
.set X_axis__MASK, 0x40
.set X_axis__PORT, 0
.set X_axis__PRT, CYREG_PRT0_PRT
.set X_axis__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set X_axis__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set X_axis__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set X_axis__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set X_axis__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set X_axis__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set X_axis__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set X_axis__PS, CYREG_PRT0_PS
.set X_axis__SHIFT, 6
.set X_axis__SLW, CYREG_PRT0_SLW

/* Y_axis */
.set Y_axis__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Y_axis__0__MASK, 0x80
.set Y_axis__0__PC, CYREG_PRT0_PC7
.set Y_axis__0__PORT, 0
.set Y_axis__0__SHIFT, 7
.set Y_axis__AG, CYREG_PRT0_AG
.set Y_axis__AMUX, CYREG_PRT0_AMUX
.set Y_axis__BIE, CYREG_PRT0_BIE
.set Y_axis__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Y_axis__BYP, CYREG_PRT0_BYP
.set Y_axis__CTL, CYREG_PRT0_CTL
.set Y_axis__DM0, CYREG_PRT0_DM0
.set Y_axis__DM1, CYREG_PRT0_DM1
.set Y_axis__DM2, CYREG_PRT0_DM2
.set Y_axis__DR, CYREG_PRT0_DR
.set Y_axis__INP_DIS, CYREG_PRT0_INP_DIS
.set Y_axis__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Y_axis__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Y_axis__LCD_EN, CYREG_PRT0_LCD_EN
.set Y_axis__MASK, 0x80
.set Y_axis__PORT, 0
.set Y_axis__PRT, CYREG_PRT0_PRT
.set Y_axis__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Y_axis__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Y_axis__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Y_axis__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Y_axis__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Y_axis__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Y_axis__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Y_axis__PS, CYREG_PRT0_PS
.set Y_axis__SHIFT, 7
.set Y_axis__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* SineWaveX */
.set SineWaveX_BuffAmp_ABuf__CR, CYREG_OPAMP1_CR
.set SineWaveX_BuffAmp_ABuf__MX, CYREG_OPAMP1_MX
.set SineWaveX_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set SineWaveX_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set SineWaveX_BuffAmp_ABuf__PM_ACT_MSK, 0x02
.set SineWaveX_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set SineWaveX_BuffAmp_ABuf__PM_STBY_MSK, 0x02
.set SineWaveX_BuffAmp_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set SineWaveX_BuffAmp_ABuf__SW, CYREG_OPAMP1_SW
.set SineWaveX_BuffAmp_ABuf__TR0, CYREG_OPAMP1_TR0
.set SineWaveX_BuffAmp_ABuf__TR1, CYREG_OPAMP1_TR1
.set SineWaveX_DacClk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SineWaveX_DacClk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SineWaveX_DacClk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SineWaveX_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set SineWaveX_DacClk__INDEX, 0x01
.set SineWaveX_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SineWaveX_DacClk__PM_ACT_MSK, 0x02
.set SineWaveX_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SineWaveX_DacClk__PM_STBY_MSK, 0x02
.set SineWaveX_VDAC8_viDAC8__CR0, CYREG_DAC3_CR0
.set SineWaveX_VDAC8_viDAC8__CR1, CYREG_DAC3_CR1
.set SineWaveX_VDAC8_viDAC8__D, CYREG_DAC3_D
.set SineWaveX_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set SineWaveX_VDAC8_viDAC8__PM_ACT_MSK, 0x08
.set SineWaveX_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set SineWaveX_VDAC8_viDAC8__PM_STBY_MSK, 0x08
.set SineWaveX_VDAC8_viDAC8__STROBE, CYREG_DAC3_STROBE
.set SineWaveX_VDAC8_viDAC8__SW0, CYREG_DAC3_SW0
.set SineWaveX_VDAC8_viDAC8__SW2, CYREG_DAC3_SW2
.set SineWaveX_VDAC8_viDAC8__SW3, CYREG_DAC3_SW3
.set SineWaveX_VDAC8_viDAC8__SW4, CYREG_DAC3_SW4
.set SineWaveX_VDAC8_viDAC8__TR, CYREG_DAC3_TR
.set SineWaveX_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set SineWaveX_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set SineWaveX_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set SineWaveX_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set SineWaveX_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set SineWaveX_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set SineWaveX_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set SineWaveX_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set SineWaveX_VDAC8_viDAC8__TST, CYREG_DAC3_TST
.set SineWaveX_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SineWaveX_Wave1_DMA__DRQ_NUMBER, 0
.set SineWaveX_Wave1_DMA__NUMBEROF_TDS, 0
.set SineWaveX_Wave1_DMA__PRIORITY, 2
.set SineWaveX_Wave1_DMA__TERMIN_EN, 0
.set SineWaveX_Wave1_DMA__TERMIN_SEL, 0
.set SineWaveX_Wave1_DMA__TERMOUT0_EN, 0
.set SineWaveX_Wave1_DMA__TERMOUT0_SEL, 0
.set SineWaveX_Wave1_DMA__TERMOUT1_EN, 0
.set SineWaveX_Wave1_DMA__TERMOUT1_SEL, 0
.set SineWaveX_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SineWaveX_Wave2_DMA__DRQ_NUMBER, 1
.set SineWaveX_Wave2_DMA__NUMBEROF_TDS, 0
.set SineWaveX_Wave2_DMA__PRIORITY, 2
.set SineWaveX_Wave2_DMA__TERMIN_EN, 0
.set SineWaveX_Wave2_DMA__TERMIN_SEL, 0
.set SineWaveX_Wave2_DMA__TERMOUT0_EN, 0
.set SineWaveX_Wave2_DMA__TERMOUT0_SEL, 0
.set SineWaveX_Wave2_DMA__TERMOUT1_EN, 0
.set SineWaveX_Wave2_DMA__TERMOUT1_SEL, 0

/* SineWaveY */
.set SineWaveY_BuffAmp_ABuf__CR, CYREG_OPAMP2_CR
.set SineWaveY_BuffAmp_ABuf__MX, CYREG_OPAMP2_MX
.set SineWaveY_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set SineWaveY_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set SineWaveY_BuffAmp_ABuf__PM_ACT_MSK, 0x04
.set SineWaveY_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set SineWaveY_BuffAmp_ABuf__PM_STBY_MSK, 0x04
.set SineWaveY_BuffAmp_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set SineWaveY_BuffAmp_ABuf__SW, CYREG_OPAMP2_SW
.set SineWaveY_BuffAmp_ABuf__TR0, CYREG_OPAMP2_TR0
.set SineWaveY_BuffAmp_ABuf__TR1, CYREG_OPAMP2_TR1
.set SineWaveY_DacClk__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SineWaveY_DacClk__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SineWaveY_DacClk__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SineWaveY_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set SineWaveY_DacClk__INDEX, 0x02
.set SineWaveY_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SineWaveY_DacClk__PM_ACT_MSK, 0x04
.set SineWaveY_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SineWaveY_DacClk__PM_STBY_MSK, 0x04
.set SineWaveY_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set SineWaveY_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set SineWaveY_VDAC8_viDAC8__D, CYREG_DAC2_D
.set SineWaveY_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set SineWaveY_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set SineWaveY_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set SineWaveY_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set SineWaveY_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set SineWaveY_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set SineWaveY_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set SineWaveY_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set SineWaveY_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set SineWaveY_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set SineWaveY_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set SineWaveY_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set SineWaveY_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set SineWaveY_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set SineWaveY_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set SineWaveY_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set SineWaveY_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set SineWaveY_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set SineWaveY_VDAC8_viDAC8__TST, CYREG_DAC2_TST
.set SineWaveY_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SineWaveY_Wave1_DMA__DRQ_NUMBER, 2
.set SineWaveY_Wave1_DMA__NUMBEROF_TDS, 0
.set SineWaveY_Wave1_DMA__PRIORITY, 2
.set SineWaveY_Wave1_DMA__TERMIN_EN, 0
.set SineWaveY_Wave1_DMA__TERMIN_SEL, 0
.set SineWaveY_Wave1_DMA__TERMOUT0_EN, 0
.set SineWaveY_Wave1_DMA__TERMOUT0_SEL, 0
.set SineWaveY_Wave1_DMA__TERMOUT1_EN, 0
.set SineWaveY_Wave1_DMA__TERMOUT1_SEL, 0
.set SineWaveY_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SineWaveY_Wave2_DMA__DRQ_NUMBER, 3
.set SineWaveY_Wave2_DMA__NUMBEROF_TDS, 0
.set SineWaveY_Wave2_DMA__PRIORITY, 2
.set SineWaveY_Wave2_DMA__TERMIN_EN, 0
.set SineWaveY_Wave2_DMA__TERMIN_SEL, 0
.set SineWaveY_Wave2_DMA__TERMOUT0_EN, 0
.set SineWaveY_Wave2_DMA__TERMOUT0_SEL, 0
.set SineWaveY_Wave2_DMA__TERMOUT1_EN, 0
.set SineWaveY_Wave2_DMA__TERMOUT1_SEL, 0

/* Switch_Input */
.set Switch_Input__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Switch_Input__0__MASK, 0x04
.set Switch_Input__0__PC, CYREG_PRT2_PC2
.set Switch_Input__0__PORT, 2
.set Switch_Input__0__SHIFT, 2
.set Switch_Input__AG, CYREG_PRT2_AG
.set Switch_Input__AMUX, CYREG_PRT2_AMUX
.set Switch_Input__BIE, CYREG_PRT2_BIE
.set Switch_Input__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Switch_Input__BYP, CYREG_PRT2_BYP
.set Switch_Input__CTL, CYREG_PRT2_CTL
.set Switch_Input__DM0, CYREG_PRT2_DM0
.set Switch_Input__DM1, CYREG_PRT2_DM1
.set Switch_Input__DM2, CYREG_PRT2_DM2
.set Switch_Input__DR, CYREG_PRT2_DR
.set Switch_Input__INP_DIS, CYREG_PRT2_INP_DIS
.set Switch_Input__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Switch_Input__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Switch_Input__LCD_EN, CYREG_PRT2_LCD_EN
.set Switch_Input__MASK, 0x04
.set Switch_Input__PORT, 2
.set Switch_Input__PRT, CYREG_PRT2_PRT
.set Switch_Input__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Switch_Input__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Switch_Input__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Switch_Input__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Switch_Input__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Switch_Input__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Switch_Input__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Switch_Input__PS, CYREG_PRT2_PS
.set Switch_Input__SHIFT, 2
.set Switch_Input__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU0_INTTYPE0
.set Dedicated_Output__MASK, 0x01
.set Dedicated_Output__PC, CYREG_PRT0_PC0
.set Dedicated_Output__PORT, 0
.set Dedicated_Output__SHIFT, 0
.set Dedicated_Output_1__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output_1__MASK, 0x40
.set Dedicated_Output_1__PC, CYREG_PRT3_PC6
.set Dedicated_Output_1__PORT, 3
.set Dedicated_Output_1__SHIFT, 6
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
