// Seed: 2808294031
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  assign module_2.id_12 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = ~id_1 * (1'b0);
  initial begin : LABEL_0
    id_12 <= -1;
  end
  assign id_9 = id_3;
  wire id_13;
  supply1 id_14, id_15;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_15
  );
  wire id_17 = ~id_14;
endmodule
