#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 18 11:09:39 2025
# Process ID: 678797
# Current directory: /home/hyperk2
# Command line: vivado
# Log file: /home/hyperk2/vivado.log
# Journal file: /home/hyperk2/vivado.jou
# Running On: hyperk2, OS: Linux, CPU Frequency: 5500.000 MHz, CPU Physical cores: 24, Host memory: 33414 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/hyperk2/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/hyperk2/project_1/project_1.xpr
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/hyperk2/project_1/project_1.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hyperk2/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hyperk2/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_b.prj'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::genesys2:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hyperk2/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/hyperk2/project_1/project_1.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/hyperk2/project_1/project_1.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - axi_ethernet_0_refclk
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_cc_df
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_cc_df
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_cc_df
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_cc_df
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_cc_df
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_axi_ethernet_0
Successfully read diagram <system> from block design file </home/hyperk2/project_1/project_1.srcs/sources_1/bd/system/system.bd>
archive_project /home/hyperk2/genesys2_2024.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-678797-hyperk2' for archiving project
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/hyperk2/project_1/project_1.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hyperk2/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hyperk2/project_1/project_1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_b.prj'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::genesys2:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hyperk2/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_quad_spi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_mig_7series_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_dlmb_v10_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_ilmb_v10_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_dlmb_bram_if_cntlr_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_ilmb_bram_if_cntlr_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_lmb_bram_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_microblaze_0_axi_intc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_mdm_1_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rst_mig_7series_0_100M_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_ethernet_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_4bad_eth_buf_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_4bad_mac_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_4bad_c_shift_ram_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_4bad_c_counter_binary_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_4bad_util_vector_logic_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_dma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_ethernet_0_refclk_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rst_axi_ethernet_0_refclk_200M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_s00_data_fifo_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_us_cc_df_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_us_cc_df_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_us_cc_df_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_us_cc_df_3_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_us_cc_df_4_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_cc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'system_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_quad_spi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_mig_7series_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_dlmb_v10_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_ilmb_v10_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_dlmb_bram_if_cntlr_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_ilmb_bram_if_cntlr_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lmb_bram_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_microblaze_0_axi_intc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_mdm_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rst_mig_7series_0_100M_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_ethernet_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_4bad_eth_buf_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_4bad_mac_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_4bad_c_shift_ram_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_4bad_c_counter_binary_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_4bad_util_vector_logic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_dma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_ethernet_0_refclk_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rst_axi_ethernet_0_refclk_200M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_s00_data_fifo_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_us_cc_df_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_us_cc_df_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_us_cc_df_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_us_cc_df_3_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_us_cc_df_4_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_cc_0_impl_1'...
