## C8.2.526 PRFW (vector plus immediate)

Gather prefetch words (vector plus immediate)

This instruction performs a gather prefetch of words from the active memory addresses generated by a vector base plus immediate index. The index is a multiple of 4 in the range 0 to 124. Inactive addresses are not prefetched from memory.

The &lt;prfop&gt; operand specifies the prefetch hint as follows:

- Access type:
- PLD for prefetch for load.
- PST for prefetch for store.
- Target cache level:
- L1 for Level 1 cache.
- L2 for Level 2 cache.
- L3 for Level 3 cache.
- Policy:
- KEEP for retained or temporal prefetch, allocated in the cache normally.
- STRMfor streaming or non-temporal prefetch, for data that is used only once.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT\_SME\_FA64 is implemented and enabled.

It has encodings from 2 classes: 32-bit element and 64-bit element

## 32-bit element

(FEAT\_SVE)

<!-- image -->

## Encoding

```
PRFW <prfop>, <Pg>, [<Zn>.S{, #<imm>}]
```

## Decode for this encoding

```
if !IsFeatureImplemented(FEAT_SVE) then EndOfDecode(Decode_UNDEF); constant integer esize = 32; constant integer g = UInt(Pg); constant integer n = UInt(Zn); constant integer level = UInt(prfop<2:1>); constant boolean stream = (prfop<0> == '1'); constant PrefetchHint pref_hint = if prfop<3> == '0' then Prefetch_READ else Prefetch_WRITE; constant integer scale = 2; constant integer offset = UInt(imm5);
```

## 64-bit element

(FEAT\_SVE)

<!-- image -->

msz msz

## Encoding

```
PRFW <prfop>, <Pg>, [<Zn>.D{, #<imm>}]
```

## Decode for this encoding

```
if !IsFeatureImplemented(FEAT_SVE) then EndOfDecode(Decode_UNDEF); constant integer esize = 64; constant integer g = UInt(Pg); constant integer n = UInt(Zn); constant integer level = UInt(prfop<2:1>); constant boolean stream = (prfop<0> == '1'); constant PrefetchHint pref_hint = if prfop<3> == '0' then Prefetch_READ else Prefetch_WRITE; constant integer scale = 2; constant integer offset = UInt(imm5);
```

## Assembler Symbols

## &lt;prfop&gt;

Is the prefetch operation specifier, encoded in 'prfop':

| prfop   | <prfop>   |
|---------|-----------|
| 0000    | PLDL1KEEP |
| 0001    | PLDL1STRM |
| 0010    | PLDL2KEEP |
| 0011    | PLDL2STRM |
| 0100    | PLDL3KEEP |
| 0101    | PLDL3STRM |
| x11x    | #uimm4    |
| 1000    | PSTL1KEEP |
| 1001    | PSTL1STRM |
| 1010    | PSTL2KEEP |
| 1011    | PSTL2STRM |
| 1100    | PSTL3KEEP |
| 1101    | PSTL3STRM |

Is the name of the governing scalable predicate register P0-P7, encoded in the 'Pg' field.

## &lt;Pg&gt;

&lt;Zn&gt;

Is the name of the base scalable vector register, encoded in the 'Zn' field.

## &lt;imm&gt;

Is the optional unsigned immediate byte offset, a multiple of 4 in the range 0 to 124, defaulting to 0, encoded in the 'imm5' field.

## Operation

```
CheckNonStreamingSVEEnabled(); constant integer VL = CurrentVL; constant integer PL = VL DIV 8; constant integer elements = VL DIV esize; constant bits(PL) mask = P[g, PL]; bits(VL) base; if AnyActiveElement(mask, esize) then base = Z[n, VL]; for e = 0 to elements-1 if ActivePredicateElement(mask, e, esize) then constant bits(64) addr = ZeroExtend(Elem[base, e, esize], 64) + (offset << scale); Hint_Prefetch(addr, pref_hint, level, stream);
```