+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      1024x1024x1024
MPI ranks: 1024
Grids: (8, 8, 16)  (1, 32, 32)  (32, 1, 32)  (32, 32, 1)  (8, 8, 16)  
Time per run: 0.237747 (s)
Performance:  677.447 GFlops/s
Memory usage: 32MB/rank
Tolerance:    0.0005
Max error:    1.72853e-06

Application 28483654 resources: utime ~5469s, stime ~920s, Rss ~115152, inblocks ~1685312, outblocks ~312
