// Seed: 3629549591
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_1[-1] = id_3;
  logic id_6;
  ;
  tri  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  assign id_18 = id_10 == id_12;
  logic id_22;
  assign id_22 = -1;
  wire id_23;
endmodule
module module_1 #(
    parameter id_20 = 32'd60,
    parameter id_24 = 32'd82,
    parameter id_25 = 32'd11,
    parameter id_27 = 32'd85,
    parameter id_31 = 32'd86,
    parameter id_35 = 32'd85,
    parameter id_41 = 32'd30,
    parameter id_5  = 32'd90,
    parameter id_51 = 32'd83,
    parameter id_61 = 32'd14,
    parameter id_62 = 32'd76,
    parameter id_9  = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    _id_25
);
  inout wire _id_25;
  input wire _id_24;
  inout logic [7:0] id_23;
  inout wire id_22;
  output wire id_21;
  input wire _id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wor id_16;
  output wire id_15;
  inout wire id_14;
  inout logic [7:0] id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire _id_9;
  inout wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_13,
      id_10,
      id_4,
      id_14,
      id_4
  );
  assign modCall_1.id_7 = 0;
  inout wire id_6;
  input wire _id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  wire [id_5 : id_25] id_26;
  assign id_4 = 1'd0;
  wire [1 : id_9] _id_27;
  reg [1 : 1 'b0]
      id_28,
      id_29,
      id_30,
      _id_31,
      id_32,
      id_33,
      id_34,
      _id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      _id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      _id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56;
  logic id_57;
  wire  id_58 = id_40;
  assign id_16 = 1;
  logic [id_27  +  id_41 : -1] id_59;
  ;
  wire [1 'h0 : id_51] id_60;
  wire _id_61;
  parameter id_62 = 1;
  wire id_63;
  bit  id_64;
  wire id_65;
  ;
  assign id_30 = 1'b0;
  assign id_57 = 1 ? 1 : id_38 - 1;
  assign id_59 = -1;
  wire id_66;
  ;
  wire [id_20 : id_35] id_67;
  assign id_2 = (id_40);
  reg id_68[-1 : -1 'b0];
  ;
  initial begin : LABEL_0
    wait (-1);
    id_46 <= id_13[-1];
    if (-1) begin : LABEL_1
      id_30 = id_1[id_61 : (id_31)];
    end
    id_23[id_51 : (1'b0)] <= id_23;
  end
  assign id_68 = id_44;
  wire id_69;
  assign id_55 = -1;
  initial begin : LABEL_2
    disable id_70;
    id_64 <= -1'b0;
  end
  logic [id_62 : id_24  -  1 'b0] id_71 = id_3;
  logic id_72;
  ;
  assign id_57 = -1 * id_38 - id_47;
  always @(posedge id_10) begin : LABEL_3
    $unsigned(id_62);
    ;
  end
  wire  id_73;
  wire  id_74;
  logic id_75;
  always @(posedge 1 | 1 or posedge id_41) begin : LABEL_4
    id_68 <= id_31;
  end
endmodule
