# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PE.srcs/sources_1/ip/blk_mem_gen_act/sim/blk_mem_gen_act.v" \
"../../../../PE.srcs/sources_1/new/act_buf.v" \
"../../../../PE.srcs/sources_1/new/tb_bram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
