// Seed: 2766036318
module module_0;
  logic [1 : ""] id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd46
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire _id_1;
  assign id_3[-1'b0==?{-1<-1{id_1<(-1)}}] = 'b0 + id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  wire id_3;
endmodule
