\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject}{\section{intel\-:\-:hexl\-:\-:fpga\-:\-:F\-P\-G\-A\-Object Struct Reference}
\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject}\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
}


Parent Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject}{F\-P\-G\-A\-Object} stores the blob of objects to be transfered to the F\-P\-G\-A.  




{\ttfamily \#include $<$fpga.\-h$>$}

Inheritance diagram for intel\-:\-:hexl\-:\-:fpga\-:\-:F\-P\-G\-A\-Object\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=1.377614cm]{structintel_1_1hexl_1_1fpga_1_1FPGAObject}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a1b07c859e7c9205ac12cdb7cd0ba61f7}{F\-P\-G\-A\-Object} (const cl\-\_\-context \&context, uint64\-\_\-t n\-\_\-batch)
\item 
virtual \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_adecdea2bd81579b973e9292045c8d400}{$\sim$\-F\-P\-G\-A\-Object} ()=default
\item 
virtual void \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_abd665113bfb3b0e7a33e09078f01ae43}{fill\-\_\-in\-\_\-data} (const std\-::vector$<$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} $\ast$ $>$ \&objs)=0
\item 
virtual void \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a954c4c75077a7c406f6c81517ea7bb04}{fill\-\_\-out\-\_\-data} (uint64\-\_\-t $\ast$results)=0
\item 
void \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a0131d230161e662b63af86099177beb7}{recycle} ()
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
const cl\-\_\-context \& \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a87af81d73a95ab1c31c8cd9ebf4b1bba}{context\-\_\-}
\item 
int \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a246901212706cfac8299f3b47419f33f}{tag\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a350704607558ab455334aebe055fc2d4}{n\-\_\-batch\-\_\-}
\item 
std\-::vector$<$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} $\ast$ $>$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a51ecca2b08e9e9d67036d8419acca68b}{in\-\_\-objs\-\_\-}
\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static std\-::atomic$<$ int $>$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a99733056751a8574c4573210bb03d5a3}{g\-\_\-tag\-\_\-}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Parent Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject}{F\-P\-G\-A\-Object} stores the blob of objects to be transfered to the F\-P\-G\-A. 

fill\-\_\-in\-\_\-data 
\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em vector} & of objects  fill\-\_\-out\-\_\-data \\
\hline
\mbox{\tt out}  & {\em vector} & of results  recycle releases the content context stores the open\-C\-L context tag stores the blob tag n\-\_\-batch stores the number of batches in\-\_\-objs\-\_\- vector of stored objects g\-\_\-tag\-\_\- stores the global tag identifier \\
\hline
\end{DoxyParams}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a1b07c859e7c9205ac12cdb7cd0ba61f7}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!F\-P\-G\-A\-Object@{F\-P\-G\-A\-Object}}
\index{F\-P\-G\-A\-Object@{F\-P\-G\-A\-Object}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{F\-P\-G\-A\-Object}]{\setlength{\rightskip}{0pt plus 5cm}intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::\-F\-P\-G\-A\-Object (
\begin{DoxyParamCaption}
\item[{const cl\-\_\-context \&}]{context, }
\item[{uint64\-\_\-t}]{n\-\_\-batch}
\end{DoxyParamCaption}
)}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a1b07c859e7c9205ac12cdb7cd0ba61f7}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_adecdea2bd81579b973e9292045c8d400}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!$\sim$\-F\-P\-G\-A\-Object@{$\sim$\-F\-P\-G\-A\-Object}}
\index{$\sim$\-F\-P\-G\-A\-Object@{$\sim$\-F\-P\-G\-A\-Object}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{$\sim$\-F\-P\-G\-A\-Object}]{\setlength{\rightskip}{0pt plus 5cm}virtual intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::$\sim$\-F\-P\-G\-A\-Object (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}, {\ttfamily [default]}}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_adecdea2bd81579b973e9292045c8d400}


\subsection{Member Function Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_abd665113bfb3b0e7a33e09078f01ae43}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!fill\-\_\-in\-\_\-data@{fill\-\_\-in\-\_\-data}}
\index{fill\-\_\-in\-\_\-data@{fill\-\_\-in\-\_\-data}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{fill\-\_\-in\-\_\-data}]{\setlength{\rightskip}{0pt plus 5cm}virtual void intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::fill\-\_\-in\-\_\-data (
\begin{DoxyParamCaption}
\item[{const std\-::vector$<$ {\bf Object} $\ast$ $>$ \&}]{objs}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_abd665113bfb3b0e7a33e09078f01ae43}


Implemented in \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_aa4f825403efabeffbf3c9eee6cf0ecb1}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}, \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_a3af9d73a583150a06fee9288a7938e31}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-I\-N\-T\-T}, and \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_a3aa5e6c85ae154bcf98ba99205feda16}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-N\-T\-T}.

\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a954c4c75077a7c406f6c81517ea7bb04}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!fill\-\_\-out\-\_\-data@{fill\-\_\-out\-\_\-data}}
\index{fill\-\_\-out\-\_\-data@{fill\-\_\-out\-\_\-data}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{fill\-\_\-out\-\_\-data}]{\setlength{\rightskip}{0pt plus 5cm}virtual void intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::fill\-\_\-out\-\_\-data (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{results}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a954c4c75077a7c406f6c81517ea7bb04}


Implemented in \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_a2a95c53a7a8bcca57da535a5ad6e7692}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply}, \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_a18c10384468f7e39f15b2059fe59d5db}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-I\-N\-T\-T}, and \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_a4f31676fdaf820560f625d2f468da397}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-N\-T\-T}.

\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a0131d230161e662b63af86099177beb7}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!recycle@{recycle}}
\index{recycle@{recycle}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{recycle}]{\setlength{\rightskip}{0pt plus 5cm}void intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::recycle (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a0131d230161e662b63af86099177beb7}


\subsection{Member Data Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a87af81d73a95ab1c31c8cd9ebf4b1bba}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!context\-\_\-@{context\-\_\-}}
\index{context\-\_\-@{context\-\_\-}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{context\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}const cl\-\_\-context\& intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::context\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a87af81d73a95ab1c31c8cd9ebf4b1bba}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a99733056751a8574c4573210bb03d5a3}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!g\-\_\-tag\-\_\-@{g\-\_\-tag\-\_\-}}
\index{g\-\_\-tag\-\_\-@{g\-\_\-tag\-\_\-}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{g\-\_\-tag\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}std\-::atomic$<$int$>$ intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::g\-\_\-tag\-\_\-\hspace{0.3cm}{\ttfamily [static]}}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a99733056751a8574c4573210bb03d5a3}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a51ecca2b08e9e9d67036d8419acca68b}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!in\-\_\-objs\-\_\-@{in\-\_\-objs\-\_\-}}
\index{in\-\_\-objs\-\_\-@{in\-\_\-objs\-\_\-}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{in\-\_\-objs\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}std\-::vector$<${\bf Object}$\ast$$>$ intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::in\-\_\-objs\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a51ecca2b08e9e9d67036d8419acca68b}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a350704607558ab455334aebe055fc2d4}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!n\-\_\-batch\-\_\-@{n\-\_\-batch\-\_\-}}
\index{n\-\_\-batch\-\_\-@{n\-\_\-batch\-\_\-}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{n\-\_\-batch\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::n\-\_\-batch\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a350704607558ab455334aebe055fc2d4}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a246901212706cfac8299f3b47419f33f}{\index{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}!tag\-\_\-@{tag\-\_\-}}
\index{tag\-\_\-@{tag\-\_\-}!intel::hexl::fpga::FPGAObject@{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object}}
\subsubsection[{tag\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}int intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-::tag\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1FPGAObject_a246901212706cfac8299f3b47419f33f}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{fpga_8h}{fpga.\-h}\end{DoxyCompactItemize}
