
---------- Begin Simulation Statistics ----------
final_tick                               174048156000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 299460                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681976                       # Number of bytes of host memory used
host_op_rate                                   299471                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   333.93                       # Real time elapsed on the host
host_tick_rate                              521205088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174048                       # Number of seconds simulated
sim_ticks                                174048156000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.480963                       # CPI: cycles per instruction
system.cpu.discardedOps                         21219                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       230745168                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.287277                       # IPC: instructions per cycle
system.cpu.numCycles                        348096312                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995350     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892285     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       117351144                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1454837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2942951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1486613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          508                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2974756                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            509                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1454751                       # Transaction distribution
system.membus.trans_dist::CleanEvict               86                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487503                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487503                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           611                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4431065                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4431065                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188343360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188343360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488114                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9352379500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8192580662                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               641                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2941248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1487503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1487503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           513                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1031                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4461869                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4462900                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190344192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190377344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1455346                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93104064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2943490                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013568                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2942951     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    538      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2943490                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2973880000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2231447997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            770498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       25                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      25                       # number of overall hits
system.l2.demand_misses::.cpu.inst                501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487618                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488119                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               501                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487618                       # number of overall misses
system.l2.overall_misses::total               1488119                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37160500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 118142409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     118179569500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37160500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 118142409000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    118179569500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1487631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1488144                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1487631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1488144                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74172.654691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79417.168252                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79415.402599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74172.654691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79417.168252                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79415.402599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1454751                       # number of writebacks
system.l2.writebacks::total                   1454751                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488114                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32036000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 103266060500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 103298096500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32036000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 103266060500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 103298096500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.972710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999980                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.972710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999980                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64200.400802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69417.194973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69415.445658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64200.400802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69417.194973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69415.445658                       # average overall mshr miss latency
system.l2.replacements                        1455346                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1486497                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1486497                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1486497                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1486497                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1487503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487503                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 118133215000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  118133215000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1487503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1487503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79417.127226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79417.127226                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 103258185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 103258185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69417.127226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69417.127226                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37160500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37160500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74172.654691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74172.654691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.972710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64200.400802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64200.400802                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9194000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9194000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79947.826087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79947.826087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7875500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7875500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70316.964286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70316.964286                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32426.372734                       # Cycle average of tags in use
system.l2.tags.total_refs                     2974722                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998988                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         9.938971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32416.433762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989574                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24231                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25285930                       # Number of tag accesses
system.l2.tags.data_accesses                 25285930                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   1454751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000111247492                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        85268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        85268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4406226                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1372291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1454751                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488114                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1454751                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.11                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1454751                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  41912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  48482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  85269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  85269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  85269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  85274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  85281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  85268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        85268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.452163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.036025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.164821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        85267    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-33791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         85268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        85268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.060316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.033187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36802     43.16%     43.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6555      7.69%     50.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            41877     49.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         85268                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95239296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93104064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    547.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    534.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  174048136000                       # Total gap between requests
system.mem_ctrls.avgGap                      59142.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95207360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93100736                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 183489.447598628962                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 547017343.866602063179                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 534913659.182921707630                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          499                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487615                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1454751                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11524434                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  41675450498                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 9571814373416                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23095.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28014.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6579692.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95207360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95239296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93104064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93104064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1487615                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1488114                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1454751                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1454751                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       183489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    547017344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        547200833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       183489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       183489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    534932780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       534932780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    534932780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       183489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    547017344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1082133614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488114                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454699                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        46497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        46464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        46506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        46470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        46511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        46475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        46470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        46485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        46506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        46469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        46491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        46481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        46521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        46482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        46493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        46487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        46535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        46513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        46495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        46482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        46470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        46535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        46592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        46592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        46648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        46608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        46469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        46469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        46476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        46471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        46467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        46484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        45443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        45480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        45465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        45455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        45446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        45505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        45568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        45568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        45568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        45519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        45442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        45440                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             15656884844                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4958395848                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        41686974932                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10521.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28013.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1332853                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1317588                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       292369                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   644.180361                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   498.477515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.248027                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14924      5.10%      5.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        44602     15.26%     20.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        12753      4.36%     24.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        30278     10.36%     35.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        24818      8.49%     43.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        40250     13.77%     57.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        15182      5.19%     62.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        13415      4.59%     67.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        96147     32.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       292369                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95239296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93100736                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              547.200833                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              534.913659                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    228064977.504008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    402614143.898389                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   2041558713.734116                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1716588329.904164                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15108074955.762180                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 43943073692.817223                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 26472983049.404552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  89912957863.013229                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   516.598164                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  80300260056                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   7823900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  85923995944                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    227852902.368007                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    402248008.411189                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2040192748.338917                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1715128074.240163                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15108074955.762180                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 43897223348.294006                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 26504636079.126198                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  89895356116.529099                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.497033                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  80396343112                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7823900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85827912888                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      6046018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6046018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6046018                       # number of overall hits
system.cpu.icache.overall_hits::total         6046018                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          513                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            513                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          513                       # number of overall misses
system.cpu.icache.overall_misses::total           513                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38582000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38582000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38582000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38582000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6046531                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6046531                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6046531                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6046531                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75208.576998                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75208.576998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75208.576998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75208.576998                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38069000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38069000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38069000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38069000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74208.576998                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74208.576998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74208.576998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74208.576998                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6046018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6046018                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          513                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           513                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6046531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6046531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75208.576998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75208.576998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38069000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38069000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74208.576998                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74208.576998                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.919348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6046531                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11786.610136                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.919348                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.248007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.248007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12093575                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12093575                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread22784.numOps               100003630                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45820114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45820114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45820149                       # number of overall hits
system.cpu.dcache.overall_hits::total        45820149                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2975105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2975122                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975122                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 235817034500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 235817034500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 235817034500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 235817034500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795271                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060972                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79263.432551                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79263.432551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79262.979636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79262.979636                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1486497                       # number of writebacks
system.cpu.dcache.writebacks::total           1486497                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1487488                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1487488                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1487488                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1487488                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1487617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1487617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1487631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1487631                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 120372281500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 120372281500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 120374009000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 120374009000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80916.177686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80916.177686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80916.577431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80916.577431                       # average overall mshr miss latency
system.cpu.dcache.replacements                1486607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8314000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8314000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69283.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69283.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68521.929825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68521.929825                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10117550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10117550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2974985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2974985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 235808720500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 235808720500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79263.835112                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79263.835112                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1487482                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1487482                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1487503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1487503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 120364470000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 120364470000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80917.127562                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80917.127562                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1727500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1727500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 123392.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 123392.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.444897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47307808                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1487631                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.800768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.444897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          767                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          99078229                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         99078229                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  606528                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604451                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               824                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602521                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601435                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.819757                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     558                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             368                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              194                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49669924                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37092394                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161147                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 174048156000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
