Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 22 12:51:59 2022
| Host         : 马华PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Drink_machine_top_control_sets_placed.rpt
| Design       : Drink_machine_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            7 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              41 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+-------------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+---------------+-------------------------+------------------+----------------+
|  CP_IBUF_BUFG    |               |                         |                2 |              2 |
|  U1/CLK          |               | U2/X[1]_i_1_n_0         |                1 |              2 |
|  U1/CP_2ms_reg_0 |               |                         |                1 |              2 |
|  U1/CLK          |               | U3/cur_state[2]_i_2_n_0 |                1 |              4 |
|  U1/CLK          |               |                         |                4 |              5 |
|  CP_IBUF_BUFG    |               | U1/count1[0]_i_1_n_0    |                5 |             18 |
|  CP_IBUF_BUFG    |               | U1/count2[0]_i_1_n_0    |                6 |             21 |
+------------------+---------------+-------------------------+------------------+----------------+


