{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 21:54:15 2011 " "Info: Processing started: Sat Nov 12 21:54:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ultrasonic_detect -c ultrasonic_detect " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ultrasonic_detect -c ultrasonic_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ultrasonic_detect EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"ultrasonic_detect\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Critical Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_valid " "Info: Pin Ultra_valid not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_valid } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 25 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[0\] " "Info: Pin Ultra_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[0] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 6 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[1\] " "Info: Pin Ultra_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[1] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[2\] " "Info: Pin Ultra_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[2] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[3\] " "Info: Pin Ultra_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[3] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[4\] " "Info: Pin Ultra_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[4] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[5\] " "Info: Pin Ultra_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[5] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 65 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[6\] " "Info: Pin Ultra_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[6] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 63 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[7\] " "Info: Pin Ultra_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[7] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 61 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[8\] " "Info: Pin Ultra_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[8] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 59 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[9\] " "Info: Pin Ultra_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[9] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 57 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[10\] " "Info: Pin Ultra_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[10] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 55 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[11\] " "Info: Pin Ultra_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[11] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 53 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[12\] " "Info: Pin Ultra_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[12] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 51 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[13\] " "Info: Pin Ultra_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[13] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 49 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[14\] " "Info: Pin Ultra_data\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[14] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 47 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[15\] " "Info: Pin Ultra_data\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[15] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 45 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[16\] " "Info: Pin Ultra_data\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[16] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 43 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[17\] " "Info: Pin Ultra_data\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[17] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 41 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[18\] " "Info: Pin Ultra_data\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[18] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 39 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_data\[19\] " "Info: Pin Ultra_data\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_data[19] } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 37 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_Trig " "Info: Pin Ultra_Trig not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_Trig } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 28 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_Trig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Info: Pin reset_n not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { reset_n } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 22 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_start " "Info: Pin Ultra_start not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_start } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ultra_Echo " "Info: Pin Ultra_Echo not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Ultra_Echo } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 29 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_Echo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node reset_n (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ultra_Trig~reg0 " "Info: Destination node Ultra_Trig~reg0" {  } { { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 0 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_Trig~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ultra_data\[0\]~0 " "Info: Destination node Ultra_data\[0\]~0" {  } { { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ultra_data[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 129 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { reset_n } } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 22 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 2 22 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 2 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 23 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.282 ns register register " "Info: Estimated most critical path is register to register delay of 4.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.110 1 REG LAB_X1_Y6 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y6; Fanout = 22; REG Node = 'state.110'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.110 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.541 ns) + CELL(0.202 ns) 2.743 ns Selector15~0 2 COMB LAB_X21_Y4 1 " "Info: 2: + IC(2.541 ns) + CELL(0.202 ns) = 2.743 ns; Loc. = LAB_X21_Y4; Fanout = 1; COMB Node = 'Selector15~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { state.110 Selector15~0 } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.460 ns) 4.282 ns Ultra_Echo_count\[10\] 3 REG LAB_X20_Y3 4 " "Info: 3: + IC(1.079 ns) + CELL(0.460 ns) = 4.282 ns; Loc. = LAB_X20_Y3; Fanout = 4; REG Node = 'Ultra_Echo_count\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Selector15~0 Ultra_Echo_count[10] } "NODE_NAME" } } { "ultrasonic_detect.v" "" { Text "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.662 ns ( 15.46 % ) " "Info: Total cell delay = 0.662 ns ( 15.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.620 ns ( 84.54 % ) " "Info: Total interconnect delay = 3.620 ns ( 84.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { state.110 Selector15~0 Ultra_Echo_count[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.fit.smsg " "Info: Generated suppressed messages file E:/EP2C5T144ºËÐÄ°å/EP2C5T144ºËÐÄ°å³ÌÐò/FPGA»ù´¡³ÌÐò/ÊµÀý22_FPGA³¬Éù²¨²âÊÔ/FPGA³¬Éù²¨²âÊÔ/ultrasonic_detect.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 21:54:18 2011 " "Info: Processing ended: Sat Nov 12 21:54:18 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
