Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jun 26 13:07:33 2023
| Host         : DESKTOP-48BJ788 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_modul_timing_summary_routed.rpt -pb top_modul_timing_summary_routed.pb -rpx top_modul_timing_summary_routed.rpx -warn_on_violation
| Design       : top_modul
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  63          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (553)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (553)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[11]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[12]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[13]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[7]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[8]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clock_del/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  109          inf        0.000                      0                  109           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.284ns  (logic 1.800ns (17.503%)  route 8.484ns (82.497%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.826     4.459    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.583 r  TRIG/cathode[6]_i_12/O
                         net (fo=3, routed)           1.057     5.640    TRIG/cathode[6]_i_12_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.764 r  TRIG/cathode[6]_i_9/O
                         net (fo=3, routed)           1.120     6.884    TRIG/cathode[6]_i_9_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  TRIG/cathode[6]_i_7/O
                         net (fo=1, routed)           0.797     7.805    TRIG/cathode[6]_i_7_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.929 r  TRIG/cathode[6]_i_4/O
                         net (fo=3, routed)           0.743     8.672    TRIG/cathode[6]_i_4_n_1
    SLICE_X87Y91         LUT5 (Prop_lut5_I4_O)        0.150     8.822 r  TRIG/cathode[4]_i_2/O
                         net (fo=7, routed)           1.136     9.958    TRIG/cathode[4]_i_2_n_1
    SLICE_X89Y91         LUT6 (Prop_lut6_I5_O)        0.326    10.284 r  TRIG/cathode[3]_i_1/O
                         net (fo=1, routed)           0.000    10.284    DISPLAY_DISTANCE/cathode_reg[3]_0
    SLICE_X89Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 1.800ns (17.506%)  route 8.482ns (82.494%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.826     4.459    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.583 r  TRIG/cathode[6]_i_12/O
                         net (fo=3, routed)           1.057     5.640    TRIG/cathode[6]_i_12_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.764 r  TRIG/cathode[6]_i_9/O
                         net (fo=3, routed)           1.120     6.884    TRIG/cathode[6]_i_9_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  TRIG/cathode[6]_i_7/O
                         net (fo=1, routed)           0.797     7.805    TRIG/cathode[6]_i_7_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.929 r  TRIG/cathode[6]_i_4/O
                         net (fo=3, routed)           0.743     8.672    TRIG/cathode[6]_i_4_n_1
    SLICE_X87Y91         LUT5 (Prop_lut5_I4_O)        0.150     8.822 r  TRIG/cathode[4]_i_2/O
                         net (fo=7, routed)           1.134     9.956    TRIG/cathode[4]_i_2_n_1
    SLICE_X89Y91         LUT6 (Prop_lut6_I4_O)        0.326    10.282 r  TRIG/cathode[0]_i_1/O
                         net (fo=1, routed)           0.000    10.282    DISPLAY_DISTANCE/cathode_reg[0]_1
    SLICE_X89Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.113ns  (logic 1.808ns (17.879%)  route 8.305ns (82.121%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.824     4.457    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  TRIG/cathode[6]_i_11/O
                         net (fo=6, routed)           0.934     5.516    TRIG/cathode[6]_i_11_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.640 r  TRIG/cathode[6]_i_10/O
                         net (fo=5, routed)           0.535     6.174    TRIG/cathode[6]_i_10_n_1
    SLICE_X85Y92         LUT3 (Prop_lut3_I0_O)        0.152     6.326 r  TRIG/cathode[4]_i_10/O
                         net (fo=1, routed)           0.927     7.253    TRIG/cathode[4]_i_10_n_1
    SLICE_X85Y92         LUT6 (Prop_lut6_I4_O)        0.332     7.585 r  TRIG/cathode[4]_i_5/O
                         net (fo=3, routed)           0.812     8.397    TRIG/cathode[4]_i_5_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.521 r  TRIG/cathode[4]_i_4/O
                         net (fo=8, routed)           0.829     9.350    TRIG/cathode[4]_i_4_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.474 r  TRIG/cathode[6]_i_1/O
                         net (fo=4, routed)           0.639    10.113    DISPLAY_DISTANCE/cathode_reg[0]_0
    SLICE_X89Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.113ns  (logic 1.808ns (17.879%)  route 8.305ns (82.121%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.824     4.457    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  TRIG/cathode[6]_i_11/O
                         net (fo=6, routed)           0.934     5.516    TRIG/cathode[6]_i_11_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.640 r  TRIG/cathode[6]_i_10/O
                         net (fo=5, routed)           0.535     6.174    TRIG/cathode[6]_i_10_n_1
    SLICE_X85Y92         LUT3 (Prop_lut3_I0_O)        0.152     6.326 r  TRIG/cathode[4]_i_10/O
                         net (fo=1, routed)           0.927     7.253    TRIG/cathode[4]_i_10_n_1
    SLICE_X85Y92         LUT6 (Prop_lut6_I4_O)        0.332     7.585 r  TRIG/cathode[4]_i_5/O
                         net (fo=3, routed)           0.812     8.397    TRIG/cathode[4]_i_5_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.521 r  TRIG/cathode[4]_i_4/O
                         net (fo=8, routed)           0.829     9.350    TRIG/cathode[4]_i_4_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.474 r  TRIG/cathode[6]_i_1/O
                         net (fo=4, routed)           0.639    10.113    DISPLAY_DISTANCE/cathode_reg[0]_0
    SLICE_X89Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.113ns  (logic 1.808ns (17.879%)  route 8.305ns (82.121%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.824     4.457    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  TRIG/cathode[6]_i_11/O
                         net (fo=6, routed)           0.934     5.516    TRIG/cathode[6]_i_11_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.640 r  TRIG/cathode[6]_i_10/O
                         net (fo=5, routed)           0.535     6.174    TRIG/cathode[6]_i_10_n_1
    SLICE_X85Y92         LUT3 (Prop_lut3_I0_O)        0.152     6.326 r  TRIG/cathode[4]_i_10/O
                         net (fo=1, routed)           0.927     7.253    TRIG/cathode[4]_i_10_n_1
    SLICE_X85Y92         LUT6 (Prop_lut6_I4_O)        0.332     7.585 r  TRIG/cathode[4]_i_5/O
                         net (fo=3, routed)           0.812     8.397    TRIG/cathode[4]_i_5_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.521 r  TRIG/cathode[4]_i_4/O
                         net (fo=8, routed)           0.829     9.350    TRIG/cathode[4]_i_4_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.474 r  TRIG/cathode[6]_i_1/O
                         net (fo=4, routed)           0.639    10.113    DISPLAY_DISTANCE/cathode_reg[0]_0
    SLICE_X89Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.113ns  (logic 1.808ns (17.879%)  route 8.305ns (82.121%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.824     4.457    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.581 r  TRIG/cathode[6]_i_11/O
                         net (fo=6, routed)           0.934     5.516    TRIG/cathode[6]_i_11_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.640 r  TRIG/cathode[6]_i_10/O
                         net (fo=5, routed)           0.535     6.174    TRIG/cathode[6]_i_10_n_1
    SLICE_X85Y92         LUT3 (Prop_lut3_I0_O)        0.152     6.326 r  TRIG/cathode[4]_i_10/O
                         net (fo=1, routed)           0.927     7.253    TRIG/cathode[4]_i_10_n_1
    SLICE_X85Y92         LUT6 (Prop_lut6_I4_O)        0.332     7.585 r  TRIG/cathode[4]_i_5/O
                         net (fo=3, routed)           0.812     8.397    TRIG/cathode[4]_i_5_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.521 r  TRIG/cathode[4]_i_4/O
                         net (fo=8, routed)           0.829     9.350    TRIG/cathode[4]_i_4_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.474 r  TRIG/cathode[6]_i_1/O
                         net (fo=4, routed)           0.639    10.113    DISPLAY_DISTANCE/cathode_reg[0]_0
    SLICE_X89Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.016ns  (logic 1.800ns (17.971%)  route 8.216ns (82.029%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.826     4.459    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.583 r  TRIG/cathode[6]_i_12/O
                         net (fo=3, routed)           1.057     5.640    TRIG/cathode[6]_i_12_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.764 r  TRIG/cathode[6]_i_9/O
                         net (fo=3, routed)           1.120     6.884    TRIG/cathode[6]_i_9_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  TRIG/cathode[6]_i_7/O
                         net (fo=1, routed)           0.797     7.805    TRIG/cathode[6]_i_7_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.929 r  TRIG/cathode[6]_i_4/O
                         net (fo=3, routed)           0.743     8.672    TRIG/cathode[6]_i_4_n_1
    SLICE_X87Y91         LUT5 (Prop_lut5_I4_O)        0.150     8.822 r  TRIG/cathode[4]_i_2/O
                         net (fo=7, routed)           0.868     9.690    TRIG/cathode[4]_i_2_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I5_O)        0.326    10.016 r  TRIG/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000    10.016    DISPLAY_DISTANCE/D[0]
    SLICE_X88Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.006ns  (logic 1.800ns (17.989%)  route 8.206ns (82.011%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.826     4.459    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.583 r  TRIG/cathode[6]_i_12/O
                         net (fo=3, routed)           1.057     5.640    TRIG/cathode[6]_i_12_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.764 r  TRIG/cathode[6]_i_9/O
                         net (fo=3, routed)           1.120     6.884    TRIG/cathode[6]_i_9_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  TRIG/cathode[6]_i_7/O
                         net (fo=1, routed)           0.797     7.805    TRIG/cathode[6]_i_7_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.929 r  TRIG/cathode[6]_i_4/O
                         net (fo=3, routed)           0.743     8.672    TRIG/cathode[6]_i_4_n_1
    SLICE_X87Y91         LUT5 (Prop_lut5_I4_O)        0.150     8.822 r  TRIG/cathode[4]_i_2/O
                         net (fo=7, routed)           0.858     9.680    TRIG/cathode[4]_i_2_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I4_O)        0.326    10.006 r  TRIG/cathode[2]_i_1/O
                         net (fo=1, routed)           0.000    10.006    DISPLAY_DISTANCE/D[1]
    SLICE_X88Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 1.800ns (18.300%)  route 8.036ns (81.700%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.826     4.459    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.583 r  TRIG/cathode[6]_i_12/O
                         net (fo=3, routed)           1.057     5.640    TRIG/cathode[6]_i_12_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.764 r  TRIG/cathode[6]_i_9/O
                         net (fo=3, routed)           1.120     6.884    TRIG/cathode[6]_i_9_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  TRIG/cathode[6]_i_7/O
                         net (fo=1, routed)           0.797     7.805    TRIG/cathode[6]_i_7_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.929 r  TRIG/cathode[6]_i_4/O
                         net (fo=3, routed)           0.743     8.672    TRIG/cathode[6]_i_4_n_1
    SLICE_X87Y91         LUT5 (Prop_lut5_I4_O)        0.150     8.822 r  TRIG/cathode[4]_i_2/O
                         net (fo=7, routed)           0.688     9.510    TRIG/cathode[4]_i_2_n_1
    SLICE_X89Y91         LUT6 (Prop_lut6_I4_O)        0.326     9.836 r  TRIG/cathode[5]_i_1/O
                         net (fo=1, routed)           0.000     9.836    DISPLAY_DISTANCE/cathode_reg[5]_0
    SLICE_X89Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.831ns  (logic 1.800ns (18.309%)  route 8.031ns (81.691%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[20]/C
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TRIG/echo_time_reg[20]/Q
                         net (fo=5, routed)           1.102     1.558    TRIG/echo_time[20]
    SLICE_X87Y95         LUT6 (Prop_lut6_I1_O)        0.124     1.682 r  TRIG/cathode[6]_i_21/O
                         net (fo=5, routed)           1.039     2.721    TRIG/cathode[6]_i_21_n_1
    SLICE_X88Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.845 r  TRIG/cathode[6]_i_17/O
                         net (fo=3, routed)           0.664     3.509    TRIG/cathode[6]_i_17_n_1
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.633 r  TRIG/cathode[6]_i_16/O
                         net (fo=3, routed)           0.826     4.459    TRIG/cathode[6]_i_16_n_1
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.583 r  TRIG/cathode[6]_i_12/O
                         net (fo=3, routed)           1.057     5.640    TRIG/cathode[6]_i_12_n_1
    SLICE_X84Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.764 r  TRIG/cathode[6]_i_9/O
                         net (fo=3, routed)           1.120     6.884    TRIG/cathode[6]_i_9_n_1
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  TRIG/cathode[6]_i_7/O
                         net (fo=1, routed)           0.797     7.805    TRIG/cathode[6]_i_7_n_1
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.929 r  TRIG/cathode[6]_i_4/O
                         net (fo=3, routed)           0.743     8.672    TRIG/cathode[6]_i_4_n_1
    SLICE_X87Y91         LUT5 (Prop_lut5_I4_O)        0.150     8.822 r  TRIG/cathode[4]_i_2/O
                         net (fo=7, routed)           0.683     9.505    TRIG/cathode[4]_i_2_n_1
    SLICE_X89Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.831 r  TRIG/cathode[6]_i_2/O
                         net (fo=1, routed)           0.000     9.831    DISPLAY_DISTANCE/cathode_reg[6]_0
    SLICE_X89Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TRIG/dist_counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TRIG/echo_time_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE                         0.000     0.000 r  TRIG/dist_counter_reg[9]/C
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/dist_counter_reg[9]/Q
                         net (fo=2, routed)           0.121     0.262    TRIG/dist_counter_reg[9]
    SLICE_X87Y93         FDRE                                         r  TRIG/echo_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/dist_counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TRIG/echo_time_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE                         0.000     0.000 r  TRIG/dist_counter_reg[13]/C
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/dist_counter_reg[13]/Q
                         net (fo=2, routed)           0.181     0.322    TRIG/dist_counter_reg[13]
    SLICE_X87Y94         FDRE                                         r  TRIG/echo_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/dist_counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TRIG/echo_time_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE                         0.000     0.000 r  TRIG/dist_counter_reg[17]/C
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/dist_counter_reg[17]/Q
                         net (fo=2, routed)           0.181     0.322    TRIG/dist_counter_reg[17]
    SLICE_X87Y95         FDRE                                         r  TRIG/echo_time_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/dist_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TRIG/echo_time_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE                         0.000     0.000 r  TRIG/dist_counter_reg[5]/C
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/dist_counter_reg[5]/Q
                         net (fo=2, routed)           0.181     0.322    TRIG/dist_counter_reg[5]
    SLICE_X87Y92         FDRE                                         r  TRIG/echo_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/dist_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TRIG/echo_time_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.345%)  route 0.184ns (56.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  TRIG/dist_counter_reg[1]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/dist_counter_reg[1]/Q
                         net (fo=2, routed)           0.184     0.325    TRIG/dist_counter_reg[1]
    SLICE_X87Y91         FDRE                                         r  TRIG/echo_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/dist_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TRIG/echo_time_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.500%)  route 0.191ns (57.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE                         0.000     0.000 r  TRIG/dist_counter_reg[10]/C
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/dist_counter_reg[10]/Q
                         net (fo=2, routed)           0.191     0.332    TRIG/dist_counter_reg[10]
    SLICE_X87Y93         FDRE                                         r  TRIG/echo_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.965%)  route 0.152ns (45.035%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[0]/C
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/echo_time_reg[0]/Q
                         net (fo=7, routed)           0.152     0.293    TRIG/echo_time[0]
    SLICE_X89Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.338 r  TRIG/cathode[6]_i_2/O
                         net (fo=1, routed)           0.000     0.338    DISPLAY_DISTANCE/cathode_reg[6]_0
    SLICE_X89Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.642%)  route 0.154ns (45.358%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[0]/C
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/echo_time_reg[0]/Q
                         net (fo=7, routed)           0.154     0.295    TRIG/echo_time[0]
    SLICE_X88Y91         LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  TRIG/cathode[4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    DISPLAY_DISTANCE/D[2]
    SLICE_X88Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/dist_counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TRIG/echo_time_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.578%)  route 0.224ns (61.422%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE                         0.000     0.000 r  TRIG/dist_counter_reg[16]/C
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/dist_counter_reg[16]/Q
                         net (fo=2, routed)           0.224     0.365    TRIG/dist_counter_reg[16]
    SLICE_X87Y95         FDRE                                         r  TRIG/echo_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIG/echo_time_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_DISTANCE/cathode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.472%)  route 0.183ns (49.528%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE                         0.000     0.000 r  TRIG/echo_time_reg[1]/C
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRIG/echo_time_reg[1]/Q
                         net (fo=8, routed)           0.183     0.324    TRIG/echo_time[1]
    SLICE_X88Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  TRIG/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    DISPLAY_DISTANCE/D[0]
    SLICE_X88Y91         FDRE                                         r  DISPLAY_DISTANCE/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------





