[N
44
40
8 iInstExt
36
3 i_A
35
3 i_B
31
16 onescomplementor
15
16 ripplecarryadder
8
6 dffg_n
20
10 ADDR_WIDTH
34
5 andg2
5
8 mux2t1_n
9
11 decoder5_32
4
1 N
10
5 mixed
24
8 behavior
2
8 mux4t1_n
18
3 rtl
16
10 fetchlogic
3
8 dataflow
23
13 barrelshifter
27
9 structure
14
7 pc_dffg
39
14 mips_processor
28
6 xorg_n
21
8 mux8t1_n
38
9 i_shift_C
25
7 shifter
44
12 OUTPUT_TRACE
42
2 tb
29
5 org_n
26
6 norg_n
19
10 DATA_WIDTH
37
11 i_direction
1
91 /home/anorris/CPRE381/ProjectGit/cpre_381/Project1/toolflow/containers/sim_container_3/work
7
7 mux32t1
11
3 reg
6
10 structural
17
3 mem
22
4 i_w1
13
4 i_w2
12
4 i_w3
43
9 gCLK_HPER
30
6 andg_n
33
3 alu
41
9 iInstAddr
32
15 addersubtractor
]
[G
1
33
10
1
4
1
0
32
0
0 0
0
0
]
[G
1
30
27
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
4
1
0
32
0
0 0
0
0
]
[G
1
42
10
1
44
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
11
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
18
1
20
1
0
10
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
5
0
0 0
0
0
]
[G
1
2
3
2
4
1
0
32
0
0 0
0
0
]
[G
1
23
24
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
10
1
4
1
0
32
0
0 0
0
0
]
[G
1
42
10
1
43
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
32
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
42
10
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
24
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
24
2
4
1
0
32
0
0 0
0
0
]
[G
1
31
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
21
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
15
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
18
1
19
1
0
32
0
0 0
0
0
]
[G
1
8
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
28
27
1
4
1
0
32
0
0 0
0
0
]
[G
1
39
27
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
29
27
1
4
1
0
32
0
0 0
0
0
]
[G
1
26
27
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
7
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
25
24
37
38
2
0
0
]
[P
1
2
3
12
13
1
0
0
]
[P
1
34
3
35
36
2
0
0
]
[P
1
21
3
13
22
1
0
0
]
[P
1
39
27
40
41
1
0
0
]
