Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Nov 07 19:27:14 2016
| Host         : JOHN-HP running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.730        0.000                      0                 1427        0.045        0.000                      0                 1427        3.000        0.000                       0                   687  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_fpga_0              {0.000 5.000}      10.000          100.000         
clock                   {0.000 5.000}      10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25M_clk_wiz_0_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
fpga_clk                {0.000 5.000}      10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25M_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    4.017        0.000                      0                 1361        0.045        0.000                      0                 1361        4.020        0.000                       0                   646  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1        7.551        0.000                      0                    8        0.210        0.000                      0                    8        4.500        0.000                       0                    10  
  clk_25M_clk_wiz_0_1        34.909        0.000                      0                   58        0.177        0.000                      0                   58       19.500        0.000                       0                    27  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0          7.550        0.000                      0                    8        0.210        0.000                      0                    8        4.500        0.000                       0                    10  
  clk_25M_clk_wiz_0          34.905        0.000                      0                   58        0.177        0.000                      0                   58       19.500        0.000                       0                    27  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_clk_wiz_0_1  clk_fpga_0                  7.063        0.000                      0                    1        0.199        0.000                      0                    1  
clk_100M_clk_wiz_0    clk_fpga_0                  7.062        0.000                      0                    1        0.199        0.000                      0                    1  
clk_fpga_0            clk_100M_clk_wiz_0_1        2.730        0.000                      0                    8        2.055        0.000                      0                    8  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1        7.550        0.000                      0                    8        0.136        0.000                      0                    8  
clk_25M_clk_wiz_0     clk_25M_clk_wiz_0_1        34.905        0.000                      0                   58        0.083        0.000                      0                   58  
clk_fpga_0            clk_100M_clk_wiz_0          2.730        0.000                      0                    8        2.055        0.000                      0                    8  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0          7.550        0.000                      0                    8        0.136        0.000                      0                    8  
clk_25M_clk_wiz_0_1   clk_25M_clk_wiz_0          34.905        0.000                      0                   58        0.083        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.198ns (22.983%)  route 4.014ns (77.017%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y99         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.608     5.058    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.152     5.210 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.833     6.043    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.348     6.391 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.403     6.794    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.424     7.342    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.118     7.460 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.746     8.206    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700    12.879    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDRE (Setup_fdre_C_R)       -0.631    12.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.198ns (22.983%)  route 4.014ns (77.017%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y99         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.608     5.058    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.152     5.210 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.833     6.043    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.348     6.391 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.403     6.794    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.424     7.342    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.118     7.460 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.746     8.206    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700    12.879    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDRE (Setup_fdre_C_R)       -0.631    12.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.198ns (24.735%)  route 3.645ns (75.265%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y99         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.608     5.058    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.152     5.210 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.833     6.043    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.348     6.391 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.403     6.794    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.424     7.342    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.118     7.460 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.377     7.837    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700    12.879    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.631    12.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.198ns (24.735%)  route 3.645ns (75.265%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y99         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.608     5.058    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.152     5.210 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.833     6.043    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.348     6.391 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.403     6.794    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.424     7.342    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.118     7.460 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.377     7.837    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700    12.879    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.631    12.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.198ns (24.735%)  route 3.645ns (75.265%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y99         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.608     5.058    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.152     5.210 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.833     6.043    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.348     6.391 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.403     6.794    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.424     7.342    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.118     7.460 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.377     7.837    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700    12.879    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.631    12.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.198ns (24.735%)  route 3.645ns (75.265%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y99         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.608     5.058    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.152     5.210 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.833     6.043    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.348     6.391 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.403     6.794    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.424     7.342    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.118     7.460 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.377     7.837    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700    12.879    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.631    12.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.198ns (24.735%)  route 3.645ns (75.265%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y99         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.608     5.058    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.152     5.210 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.833     6.043    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.348     6.391 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.403     6.794    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.424     7.342    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.118     7.460 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.377     7.837    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700    12.879    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.631    12.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.198ns (24.735%)  route 3.645ns (75.265%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y99         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          1.608     5.058    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X30Y100        SRL16E (Prop_srl16e_A0_Q)    0.152     5.210 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.833     6.043    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.348     6.391 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.403     6.794    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.424     7.342    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X31Y101        LUT2 (Prop_lut2_I1_O)        0.118     7.460 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.377     7.837    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.700    12.879    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y102        FDRE (Setup_fdre_C_R)       -0.631    12.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.432ns (29.729%)  route 3.385ns (70.271%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          0.971     4.383    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.327     4.710 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=23, routed)          1.340     6.051    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y90         LUT5 (Prop_lut5_I0_O)        0.355     6.406 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_3__0/O
                         net (fo=5, routed)           0.535     6.940    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I4_O)        0.331     7.271 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           0.539     7.810    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axi_arready_reg_1
    SLICE_X34Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.478    12.657    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y90         FDRE (Setup_fdre_C_R)       -0.524    12.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.432ns (29.729%)  route 3.385ns (70.271%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          0.971     4.383    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.327     4.710 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=23, routed)          1.340     6.051    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y90         LUT5 (Prop_lut5_I0_O)        0.355     6.406 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_3__0/O
                         net (fo=5, routed)           0.535     6.940    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I4_O)        0.331     7.271 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           0.539     7.810    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axi_arready_reg_1
    SLICE_X34Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.478    12.657    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y90         FDRE (Setup_fdre_C_R)       -0.524    12.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  4.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.756%)  route 0.172ns (51.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.172     1.328    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.173     1.329    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.571     0.907    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           0.056     1.103    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.841     1.207    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.572     0.908    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.116     1.188    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.914%)  route 0.227ns (58.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.227     1.383    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.557     0.893    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.115     1.149    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X32Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.561%)  route 0.221ns (57.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.221     1.377    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.118     1.170    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.062    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.575     0.911    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.120     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.059    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.575     0.911    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.118     1.170    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.053    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y90    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y98    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y98    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.551ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.897ns (36.543%)  route 1.558ns (63.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.919     0.440    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.295     0.735 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1[7]_i_3/O
                         net (fo=1, routed)           0.638     1.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1[7]_i_3_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000     1.497    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.079     9.048    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.551    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.029ns (43.694%)  route 1.326ns (56.306%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.655    -0.957    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.874     0.435    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.156     0.591 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_2/O
                         net (fo=1, routed)           0.452     1.043    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_2_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.355     1.398 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.609     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.081     9.025    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.992ns (49.785%)  route 1.001ns (50.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.835     0.396    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y93         LUT2 (Prop_lut2_I0_O)        0.146     0.542 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2/O
                         net (fo=1, routed)           0.165     0.707    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.328     1.035 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.035    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.945    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.081     9.026    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             8.147ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.795ns (41.888%)  route 1.103ns (58.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           1.103     0.623    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.317     0.940 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.940    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.118     9.087    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.147    

Slack (MET) :             8.243ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.773ns (45.728%)  route 0.917ns (54.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.917     0.438    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.295     0.733 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000     0.733    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.612     9.020    
                         clock uncertainty           -0.074     8.947    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029     8.976    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  8.243    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.773ns (45.593%)  route 0.922ns (54.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.922     0.443    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.295     0.738 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.738    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.945    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.079     9.024    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.642ns (43.457%)  route 0.835ns (56.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.835     0.396    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y93         LUT3 (Prop_lut3_I1_O)        0.124     0.520 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.945    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.077     9.022    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.262%)  route 0.688ns (51.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.688     0.249    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.373 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.077     9.046    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  8.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.379%)  route 0.137ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=5, routed)           0.137    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.483    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/Q
                         net (fo=7, routed)           0.105    -0.350    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]
    SLICE_X35Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.252    -0.607    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.091    -0.516    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.343%)  route 0.137ns (39.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/Q
                         net (fo=4, routed)           0.137    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.483    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=5, routed)           0.138    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.270    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT5 (Prop_lut5_I3_O)        0.048    -0.222 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.131    -0.473    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.270    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.225 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.484    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.256    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.211 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.256    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.211 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.499    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.909ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.091    39.150    
    SLICE_X112Y41        FDRE (Setup_fdre_C_R)       -0.524    38.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 34.909    

Slack (MET) :             35.004ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.091    39.150    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.721    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.004    

Slack (MET) :             35.004ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.091    39.150    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.721    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.004    

Slack (MET) :             35.004ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.091    39.150    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.721    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.004    

Slack (MET) :             35.004ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.091    39.150    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.721    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.004    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.027ns (24.722%)  route 3.127ns (75.278%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.949     3.420    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.617    39.240    
                         clock uncertainty           -0.091    39.149    
    SLICE_X112Y40        FDRE (Setup_fdre_C_R)       -0.524    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.465ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.916ns (21.909%)  route 3.265ns (78.091%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.518    -0.217 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=7, routed)           1.008     0.791    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[2]
    SLICE_X112Y39        LUT5 (Prop_lut5_I3_O)        0.124     0.915 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.581     1.496    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_2_n_0
    SLICE_X113Y40        LUT3 (Prop_lut3_I0_O)        0.124     1.620 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_3/O
                         net (fo=1, routed)           1.105     2.725    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_3_n_0
    SLICE_X113Y41        LUT5 (Prop_lut5_I0_O)        0.150     2.875 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.571     3.446    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[10]
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.091    39.150    
    SLICE_X112Y41        FDRE (Setup_fdre_C_D)       -0.239    38.911    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 35.465    

Slack (MET) :             35.631ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.091    39.174    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.631    

Slack (MET) :             35.631ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.091    39.174    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.631    

Slack (MET) :             35.631ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.091    39.174    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.096    -0.302    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[6]
    SLICE_X111Y40        LUT6 (Prop_lut6_I3_O)        0.045    -0.257 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[9]
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.092    -0.435    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.081%)  route 0.142ns (42.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.258    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT4 (Prop_lut4_I1_O)        0.048    -0.210 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[3]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.107    -0.421    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.783%)  route 0.173ns (48.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.173    -0.226    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[4]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.045    -0.181 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[5]
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X112Y40        FDRE (Hold_fdre_C_D)         0.120    -0.404    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.516%)  route 0.143ns (43.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.257    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[4]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.092    -0.436    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.689%)  route 0.142ns (43.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.258    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT3 (Prop_lut3_I1_O)        0.045    -0.213 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[2]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.091    -0.437    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.098    -0.314    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[8]
    SLICE_X113Y41        LUT6 (Prop_lut6_I4_O)        0.099    -0.215 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[9]
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X113Y41        FDRE (Hold_fdre_C_D)         0.092    -0.448    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.615%)  route 0.177ns (48.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.177    -0.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg_n_0_[9]
    SLICE_X110Y40        LUT4 (Prop_lut4_I2_O)        0.048    -0.173 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[10]
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X110Y40        FDRE (Hold_fdre_C_D)         0.105    -0.422    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.182    -0.216    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[6]
    SLICE_X111Y40        LUT5 (Prop_lut5_I1_O)        0.045    -0.171 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.171    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[8]
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.107    -0.420    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.751%)  route 0.167ns (47.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=7, routed)           0.167    -0.233    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[2]
    SLICE_X110Y39        LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[5]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.092    -0.449    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.190    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[0]
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.043    -0.147 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[1]
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X112Y39        FDRE (Hold_fdre_C_D)         0.131    -0.410    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y36    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y37    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y41    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y37    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y36    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y37    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y41    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y36    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y37    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y41    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y41    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.897ns (36.543%)  route 1.558ns (63.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.919     0.440    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.295     0.735 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1[7]_i_3/O
                         net (fo=1, routed)           0.638     1.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1[7]_i_3_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000     1.497    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.079     9.047    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.029ns (43.694%)  route 1.326ns (56.306%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.655    -0.957    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.874     0.435    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.156     0.591 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_2/O
                         net (fo=1, routed)           0.452     1.043    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_2_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.355     1.398 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.609     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.081     9.024    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.992ns (49.785%)  route 1.001ns (50.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.835     0.396    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y93         LUT2 (Prop_lut2_I0_O)        0.146     0.542 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2/O
                         net (fo=1, routed)           0.165     0.707    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.328     1.035 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.035    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.081     9.025    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.795ns (41.888%)  route 1.103ns (58.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           1.103     0.623    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.317     0.940 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.940    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.118     9.086    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.773ns (45.728%)  route 0.917ns (54.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.917     0.438    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.295     0.733 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000     0.733    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.612     9.020    
                         clock uncertainty           -0.074     8.946    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029     8.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.773ns (45.593%)  route 0.922ns (54.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.922     0.443    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.295     0.738 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.738    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.079     9.023    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.642ns (43.457%)  route 0.835ns (56.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.835     0.396    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y93         LUT3 (Prop_lut3_I1_O)        0.124     0.520 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.077     9.021    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.262%)  route 0.688ns (51.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.688     0.249    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.373 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.077     9.045    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  8.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.379%)  route 0.137ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=5, routed)           0.137    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.483    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/Q
                         net (fo=7, routed)           0.105    -0.350    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]
    SLICE_X35Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.252    -0.607    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.091    -0.516    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.343%)  route 0.137ns (39.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/Q
                         net (fo=4, routed)           0.137    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.483    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=5, routed)           0.138    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.270    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT5 (Prop_lut5_I3_O)        0.048    -0.222 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.131    -0.473    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.270    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.225 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.484    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.256    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.211 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.256    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.211 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.499    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y93     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.905ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X112Y41        FDRE (Setup_fdre_C_R)       -0.524    38.623    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 34.905    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.027ns (24.722%)  route 3.127ns (75.278%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.949     3.420    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.617    39.240    
                         clock uncertainty           -0.095    39.146    
    SLICE_X112Y40        FDRE (Setup_fdre_C_R)       -0.524    38.622    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.916ns (21.909%)  route 3.265ns (78.091%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.518    -0.217 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=7, routed)           1.008     0.791    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[2]
    SLICE_X112Y39        LUT5 (Prop_lut5_I3_O)        0.124     0.915 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.581     1.496    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_2_n_0
    SLICE_X113Y40        LUT3 (Prop_lut3_I0_O)        0.124     1.620 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_3/O
                         net (fo=1, routed)           1.105     2.725    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_3_n_0
    SLICE_X113Y41        LUT5 (Prop_lut5_I0_O)        0.150     2.875 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.571     3.446    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[10]
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X112Y41        FDRE (Setup_fdre_C_D)       -0.239    38.908    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 35.462    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.095    39.171    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.647    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.627    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.095    39.171    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.647    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.627    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.095    39.171    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.647    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.096    -0.302    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[6]
    SLICE_X111Y40        LUT6 (Prop_lut6_I3_O)        0.045    -0.257 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[9]
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.092    -0.435    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.081%)  route 0.142ns (42.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.258    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT4 (Prop_lut4_I1_O)        0.048    -0.210 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[3]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.107    -0.421    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.783%)  route 0.173ns (48.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.173    -0.226    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[4]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.045    -0.181 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[5]
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X112Y40        FDRE (Hold_fdre_C_D)         0.120    -0.404    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.516%)  route 0.143ns (43.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.257    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[4]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.092    -0.436    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.689%)  route 0.142ns (43.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.258    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT3 (Prop_lut3_I1_O)        0.045    -0.213 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[2]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.091    -0.437    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.098    -0.314    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[8]
    SLICE_X113Y41        LUT6 (Prop_lut6_I4_O)        0.099    -0.215 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[9]
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X113Y41        FDRE (Hold_fdre_C_D)         0.092    -0.448    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.615%)  route 0.177ns (48.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.177    -0.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg_n_0_[9]
    SLICE_X110Y40        LUT4 (Prop_lut4_I2_O)        0.048    -0.173 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[10]
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X110Y40        FDRE (Hold_fdre_C_D)         0.105    -0.422    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.182    -0.216    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[6]
    SLICE_X111Y40        LUT5 (Prop_lut5_I1_O)        0.045    -0.171 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.171    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[8]
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.107    -0.420    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.751%)  route 0.167ns (47.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=7, routed)           0.167    -0.233    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[2]
    SLICE_X110Y39        LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[5]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.092    -0.449    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.190    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[0]
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.043    -0.147 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[1]
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X112Y39        FDRE (Hold_fdre_C_D)         0.131    -0.410    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y36    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y37    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y41    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y37    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y36    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y37    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y41    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y36    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y37    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y40    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y41    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y41    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y39    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.783     5.282    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit
    SLICE_X28Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.406 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.406    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.524    12.703    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -0.266    12.437    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031    12.468    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  7.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.467ns (8.780%)  route 4.852ns (91.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482    -1.592    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.367    -1.225 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.852     3.627    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit
    SLICE_X28Y91         LUT5 (Prop_lut5_I3_O)        0.100     3.727 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.727    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.698     2.992    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.992    
                         clock uncertainty            0.266     3.258    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.270     3.528    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.580ns (9.115%)  route 5.783ns (90.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.783     5.282    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit
    SLICE_X28Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.406 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.406    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.524    12.703    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -0.266    12.437    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031    12.468    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  7.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.467ns (8.780%)  route 4.852ns (91.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482    -1.592    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.367    -1.225 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.852     3.627    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit
    SLICE_X28Y91         LUT5 (Prop_lut5_I3_O)        0.100     3.727 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.727    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.698     2.992    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.992    
                         clock uncertainty            0.266     3.258    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.270     3.528    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.704ns (28.756%)  route 1.744ns (71.244%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]/Q
                         net (fo=1, routed)           0.687     4.136    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[8]
    SLICE_X29Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit_i_2/O
                         net (fo=1, routed)           1.057     5.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[10]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.441 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000     5.441    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029     8.171    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.934ns (40.422%)  route 1.377ns (59.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.211     4.660    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT2 (Prop_lut2_I1_O)        0.150     4.810 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2/O
                         net (fo=1, routed)           0.165     4.976    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.328     5.304 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.304    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.000     8.409    
                         clock uncertainty           -0.266     8.143    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.081     8.224    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.580ns (29.751%)  route 1.369ns (70.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.369     4.818    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.942 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.942    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.077     8.219    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.580ns (29.905%)  route 1.359ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.359     4.808    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.932 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.081     8.223    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.606ns (30.676%)  route 1.369ns (69.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.369     4.818    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT5 (Prop_lut5_I1_O)        0.150     4.968 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.968    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.118     8.260    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.580ns (32.377%)  route 1.211ns (67.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.211     4.660    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.784 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.784    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.000     8.409    
                         clock uncertainty           -0.266     8.143    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.077     8.220    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.466%)  route 1.206ns (67.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.206     4.655    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     4.779 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000     4.779    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.079     8.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.836%)  route 1.186ns (67.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.186     4.635    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.124     4.759 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.759    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.000     8.409    
                         clock uncertainty           -0.266     8.143    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.079     8.222    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.222    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.055ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.663%)  route 0.486ns (72.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.486     1.539    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.584 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.584    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.064ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.338%)  route 0.494ns (72.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.494     1.547    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.592 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.592    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.472    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.068ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.174%)  route 0.498ns (72.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.498     1.551    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.596 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000     1.596    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.472    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.124ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.185ns (24.651%)  route 0.565ns (75.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.565     1.618    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT5 (Prop_lut5_I1_O)        0.044     1.662 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.662    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.131    -0.462    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.130ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.917%)  route 0.560ns (75.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.560     1.613    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.658 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.658    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.472    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.136ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.751%)  route 0.565ns (75.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.565     1.618    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.663 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.663    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.473    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.183ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.231ns (30.024%)  route 0.538ns (69.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[9]
    SLICE_X29Y94         LUT3 (Prop_lut3_I1_O)        0.045     1.208 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit_i_2/O
                         net (fo=1, routed)           0.428     1.636    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[10]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.681 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.681    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.091    -0.502    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.230ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.296ns (34.921%)  route 0.552ns (65.079%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.494     1.547    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT2 (Prop_lut2_I1_O)        0.044     1.591 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2/O
                         net (fo=1, routed)           0.057     1.648    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.111     1.759 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  2.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.897ns (36.543%)  route 1.558ns (63.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.919     0.440    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.295     0.735 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1[7]_i_3/O
                         net (fo=1, routed)           0.638     1.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1[7]_i_3_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000     1.497    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.079     9.047    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.029ns (43.694%)  route 1.326ns (56.306%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.655    -0.957    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.874     0.435    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.156     0.591 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_2/O
                         net (fo=1, routed)           0.452     1.043    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_2_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.355     1.398 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.609     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.081     9.024    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.992ns (49.785%)  route 1.001ns (50.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.835     0.396    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y93         LUT2 (Prop_lut2_I0_O)        0.146     0.542 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2/O
                         net (fo=1, routed)           0.165     0.707    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.328     1.035 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.035    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.081     9.025    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.795ns (41.888%)  route 1.103ns (58.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           1.103     0.623    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.317     0.940 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.940    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.118     9.086    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.773ns (45.728%)  route 0.917ns (54.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.917     0.438    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.295     0.733 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000     0.733    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.612     9.020    
                         clock uncertainty           -0.074     8.946    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029     8.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.773ns (45.593%)  route 0.922ns (54.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.922     0.443    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.295     0.738 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.738    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.079     9.023    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.642ns (43.457%)  route 0.835ns (56.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.835     0.396    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y93         LUT3 (Prop_lut3_I1_O)        0.124     0.520 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.077     9.021    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.262%)  route 0.688ns (51.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.688     0.249    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.373 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.077     9.045    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  8.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.379%)  route 0.137ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=5, routed)           0.137    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.529    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/Q
                         net (fo=7, routed)           0.105    -0.350    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]
    SLICE_X35Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.074    -0.532    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.091    -0.441    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.343%)  route 0.137ns (39.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/Q
                         net (fo=4, routed)           0.137    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.529    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=5, routed)           0.138    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.544    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.423    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.270    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT5 (Prop_lut5_I3_O)        0.048    -0.222 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.529    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.131    -0.398    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.270    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.225 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.529    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.256    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.211 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.544    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.423    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.256    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.211 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.544    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.424    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.905ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X112Y41        FDRE (Setup_fdre_C_R)       -0.524    38.623    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 34.905    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.027ns (24.722%)  route 3.127ns (75.278%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.949     3.420    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.617    39.240    
                         clock uncertainty           -0.095    39.146    
    SLICE_X112Y40        FDRE (Setup_fdre_C_R)       -0.524    38.622    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.916ns (21.909%)  route 3.265ns (78.091%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.518    -0.217 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=7, routed)           1.008     0.791    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[2]
    SLICE_X112Y39        LUT5 (Prop_lut5_I3_O)        0.124     0.915 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.581     1.496    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_2_n_0
    SLICE_X113Y40        LUT3 (Prop_lut3_I0_O)        0.124     1.620 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_3/O
                         net (fo=1, routed)           1.105     2.725    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_3_n_0
    SLICE_X113Y41        LUT5 (Prop_lut5_I0_O)        0.150     2.875 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.571     3.446    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[10]
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X112Y41        FDRE (Setup_fdre_C_D)       -0.239    38.908    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 35.462    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.095    39.171    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.647    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.627    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.095    39.171    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.647    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.627    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.095    39.171    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.647    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.096    -0.302    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[6]
    SLICE_X111Y40        LUT6 (Prop_lut6_I3_O)        0.045    -0.257 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[9]
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.095    -0.432    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.092    -0.340    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.081%)  route 0.142ns (42.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.258    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT4 (Prop_lut4_I1_O)        0.048    -0.210 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[3]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.095    -0.433    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.107    -0.326    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.783%)  route 0.173ns (48.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.173    -0.226    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[4]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.045    -0.181 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[5]
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.251    -0.524    
                         clock uncertainty            0.095    -0.429    
    SLICE_X112Y40        FDRE (Hold_fdre_C_D)         0.120    -0.309    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.516%)  route 0.143ns (43.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.257    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[4]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.095    -0.433    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.092    -0.341    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.689%)  route 0.142ns (43.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.258    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT3 (Prop_lut3_I1_O)        0.045    -0.213 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[2]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.095    -0.433    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.091    -0.342    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.098    -0.314    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[8]
    SLICE_X113Y41        LUT6 (Prop_lut6_I4_O)        0.099    -0.215 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[9]
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.095    -0.445    
    SLICE_X113Y41        FDRE (Hold_fdre_C_D)         0.092    -0.353    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.615%)  route 0.177ns (48.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.177    -0.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg_n_0_[9]
    SLICE_X110Y40        LUT4 (Prop_lut4_I2_O)        0.048    -0.173 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[10]
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.095    -0.432    
    SLICE_X110Y40        FDRE (Hold_fdre_C_D)         0.105    -0.327    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.182    -0.216    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[6]
    SLICE_X111Y40        LUT5 (Prop_lut5_I1_O)        0.045    -0.171 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.171    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[8]
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.095    -0.432    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.107    -0.325    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.751%)  route 0.167ns (47.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=7, routed)           0.167    -0.233    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[2]
    SLICE_X110Y39        LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[5]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.095    -0.446    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.092    -0.354    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.190    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[0]
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.043    -0.147 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[1]
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.095    -0.446    
    SLICE_X112Y39        FDRE (Hold_fdre_C_D)         0.131    -0.315    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.704ns (28.756%)  route 1.744ns (71.244%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]/Q
                         net (fo=1, routed)           0.687     4.136    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[8]
    SLICE_X29Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.260 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit_i_2/O
                         net (fo=1, routed)           1.057     5.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[10]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.441 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000     5.441    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029     8.171    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.934ns (40.422%)  route 1.377ns (59.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.211     4.660    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT2 (Prop_lut2_I1_O)        0.150     4.810 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2/O
                         net (fo=1, routed)           0.165     4.976    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.328     5.304 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.304    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.000     8.409    
                         clock uncertainty           -0.266     8.143    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.081     8.224    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.580ns (29.751%)  route 1.369ns (70.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.369     4.818    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.942 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.942    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.077     8.219    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.580ns (29.905%)  route 1.359ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.359     4.808    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.932 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.081     8.223    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.606ns (30.676%)  route 1.369ns (69.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.369     4.818    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT5 (Prop_lut5_I1_O)        0.150     4.968 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.968    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.118     8.260    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.580ns (32.377%)  route 1.211ns (67.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.211     4.660    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.784 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.784    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.000     8.409    
                         clock uncertainty           -0.266     8.143    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.077     8.220    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.466%)  route 1.206ns (67.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.206     4.655    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.124     4.779 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000     4.779    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.000     8.408    
                         clock uncertainty           -0.266     8.142    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.079     8.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.836%)  route 1.186ns (67.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         1.699     2.993    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           1.186     4.635    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.124     4.759 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.759    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.000     8.409    
                         clock uncertainty           -0.266     8.143    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.079     8.222    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.222    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.055ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.663%)  route 0.486ns (72.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.486     1.539    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.584 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.584    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.064ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.338%)  route 0.494ns (72.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.494     1.547    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.592 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.592    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.472    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.068ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.174%)  route 0.498ns (72.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.498     1.551    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.596 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000     1.596    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.472    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.124ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.185ns (24.651%)  route 0.565ns (75.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.565     1.618    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT5 (Prop_lut5_I1_O)        0.044     1.662 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.662    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.131    -0.462    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.130ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.917%)  route 0.560ns (75.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.560     1.613    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.658 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.658    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.472    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.136ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.751%)  route 0.565ns (75.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.565     1.618    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.663 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.663    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.473    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.183ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.231ns (30.024%)  route 0.538ns (69.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[9]
    SLICE_X29Y94         LUT3 (Prop_lut3_I1_O)        0.045     1.208 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit_i_2/O
                         net (fo=1, routed)           0.428     1.636    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[10]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.681 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.681    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.266    -0.593    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.091    -0.502    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.230ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.296ns (34.921%)  route 0.552ns (65.079%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=646, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.494     1.547    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y93         LUT2 (Prop_lut2_I1_O)        0.044     1.591 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2/O
                         net (fo=1, routed)           0.057     1.648    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.111     1.759 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  2.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.897ns (36.543%)  route 1.558ns (63.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.919     0.440    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.295     0.735 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1[7]_i_3/O
                         net (fo=1, routed)           0.638     1.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1[7]_i_3_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000     1.497    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.079     9.047    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.029ns (43.694%)  route 1.326ns (56.306%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.655    -0.957    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.439 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.874     0.435    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.156     0.591 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_2/O
                         net (fo=1, routed)           0.452     1.043    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_2_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.355     1.398 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.609     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.081     9.024    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.992ns (49.785%)  route 1.001ns (50.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.835     0.396    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y93         LUT2 (Prop_lut2_I0_O)        0.146     0.542 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2/O
                         net (fo=1, routed)           0.165     0.707    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_2_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.328     1.035 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.035    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.081     9.025    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.795ns (41.888%)  route 1.103ns (58.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           1.103     0.623    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.317     0.940 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.940    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.118     9.086    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.773ns (45.728%)  route 0.917ns (54.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.917     0.438    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.295     0.733 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000     0.733    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.612     9.020    
                         clock uncertainty           -0.074     8.946    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029     8.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.773ns (45.593%)  route 0.922ns (54.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478    -0.480 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/Q
                         net (fo=6, routed)           0.922     0.443    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.295     0.738 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.738    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.079     9.023    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.642ns (43.457%)  route 0.835ns (56.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.835     0.396    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y93         LUT3 (Prop_lut3_I1_O)        0.124     0.520 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.483     8.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.609     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X34Y93         FDCE (Setup_fdce_C_D)        0.077     9.021    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.262%)  route 0.688ns (51.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.654    -0.958    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.688     0.249    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     0.373 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.482     8.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.634     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X34Y92         FDCE (Setup_fdce_C_D)        0.077     9.045    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  8.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.379%)  route 0.137ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=5, routed)           0.137    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[5]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.529    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/Q
                         net (fo=7, routed)           0.105    -0.350    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]
    SLICE_X35Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit0
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.074    -0.532    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.091    -0.441    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.343%)  route 0.137ns (39.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/Q
                         net (fo=4, routed)           0.137    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.529    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.121    -0.408    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=5, routed)           0.138    -0.317    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[3]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.544    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.423    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.270    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT5 (Prop_lut5_I3_O)        0.048    -0.222 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.529    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.131    -0.398    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.270    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y92         LUT4 (Prop_lut4_I2_O)        0.045    -0.225 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.826    -0.859    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y92         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.529    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.409    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.256    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.211 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[4]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.544    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.121    -0.423    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.256    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.211 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y93         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.544    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.120    -0.424    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.905ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X112Y41        FDRE (Setup_fdre_C_R)       -0.524    38.623    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 34.905    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.027ns (23.068%)  route 3.425ns (76.932%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.247     3.717    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X113Y41        FDRE (Setup_fdre_C_R)       -0.429    38.718    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.202ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.027ns (24.722%)  route 3.127ns (75.278%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.949     3.420    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.617    39.240    
                         clock uncertainty           -0.095    39.146    
    SLICE_X112Y40        FDRE (Setup_fdre_C_R)       -0.524    38.622    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                 35.202    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.916ns (21.909%)  route 3.265ns (78.091%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.625 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.518    -0.217 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=7, routed)           1.008     0.791    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[2]
    SLICE_X112Y39        LUT5 (Prop_lut5_I3_O)        0.124     0.915 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.581     1.496    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_2_n_0
    SLICE_X113Y40        LUT3 (Prop_lut3_I0_O)        0.124     1.620 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_3/O
                         net (fo=1, routed)           1.105     2.725    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_3_n_0
    SLICE_X113Y41        LUT5 (Prop_lut5_I0_O)        0.150     2.875 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.571     3.446    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[10]
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.698    38.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.617    39.241    
                         clock uncertainty           -0.095    39.147    
    SLICE_X112Y41        FDRE (Setup_fdre_C_D)       -0.239    38.908    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 35.462    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.095    39.171    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.647    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.627    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.095    39.171    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.647    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.627    

Slack (MET) :             35.627ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.027ns (27.357%)  route 2.727ns (72.643%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.877    -0.735    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.882     0.625    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[3]
    SLICE_X113Y40        LUT6 (Prop_lut6_I2_O)        0.301     0.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8/O
                         net (fo=2, routed)           0.668     1.594    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_8_n_0
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.124     1.718 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_2/O
                         net (fo=12, routed)          0.629     2.347    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/eqOp
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.019    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_1_n_0
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          1.697    38.624    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.642    39.265    
                         clock uncertainty           -0.095    39.171    
    SLICE_X112Y39        FDRE (Setup_fdre_C_R)       -0.524    38.647    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 35.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.096    -0.302    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[6]
    SLICE_X111Y40        LUT6 (Prop_lut6_I3_O)        0.045    -0.257 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[9]
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.095    -0.432    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.092    -0.340    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.081%)  route 0.142ns (42.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.258    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT4 (Prop_lut4_I1_O)        0.048    -0.210 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[3]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.095    -0.433    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.107    -0.326    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.783%)  route 0.173ns (48.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.173    -0.226    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[4]
    SLICE_X112Y40        LUT6 (Prop_lut6_I0_O)        0.045    -0.181 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[5]
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.251    -0.524    
                         clock uncertainty            0.095    -0.429    
    SLICE_X112Y40        FDRE (Hold_fdre_C_D)         0.120    -0.309    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.516%)  route 0.143ns (43.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.257    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[4]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.095    -0.433    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.092    -0.341    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.689%)  route 0.142ns (43.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.258    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[0]
    SLICE_X110Y39        LUT3 (Prop_lut3_I1_O)        0.045    -0.213 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[2]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.095    -0.433    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.091    -0.342    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.098    -0.314    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[8]
    SLICE_X113Y41        LUT6 (Prop_lut6_I4_O)        0.099    -0.215 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[9]
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X113Y41        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.095    -0.445    
    SLICE_X113Y41        FDRE (Hold_fdre_C_D)         0.092    -0.353    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.615%)  route 0.177ns (48.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.177    -0.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg_n_0_[9]
    SLICE_X110Y40        LUT4 (Prop_lut4_I2_O)        0.048    -0.173 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[10]
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.095    -0.432    
    SLICE_X110Y40        FDRE (Hold_fdre_C_D)         0.105    -0.327    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.639    -0.540    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.182    -0.216    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[6]
    SLICE_X111Y40        LUT5 (Prop_lut5_I1_O)        0.045    -0.171 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.171    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[8]
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.910    -0.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X111Y40        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.095    -0.432    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.107    -0.325    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.751%)  route 0.167ns (47.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=7, routed)           0.167    -0.233    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[2]
    SLICE_X110Y39        LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[5]
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X110Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.095    -0.446    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.092    -0.354    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.638    -0.541    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.190    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg_n_0_[0]
    SLICE_X112Y39        LUT2 (Prop_lut2_I0_O)        0.043    -0.147 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[1]
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=25, routed)          0.909    -0.776    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X112Y39        FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                         clock pessimism              0.235    -0.541    
                         clock uncertainty            0.095    -0.446    
    SLICE_X112Y39        FDRE (Hold_fdre_C_D)         0.131    -0.315    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.168    





