
---------- Begin Simulation Statistics ----------
final_tick                               97369514391501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 796327                       # Simulator instruction rate (inst/s)
host_mem_usage                                1375916                       # Number of bytes of host memory used
host_op_rate                                   845885                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6524.68                       # Real time elapsed on the host
host_tick_rate                              106942139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5195781699                       # Number of instructions simulated
sim_ops                                    5519132009                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.697764                       # Number of seconds simulated
sim_ticks                                697763551501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.ruby.Directory_Controller.I.allocTBE |      233615     26.05%     26.05% |      234159     26.11%     52.16% |      211500     23.58%     75.75% |      217504     24.25%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total       896778                      
system.ruby.Directory_Controller.I.deallocTBE |      233044     26.05%     26.05% |      233573     26.11%     52.17% |      210947     23.58%     75.75% |      216918     24.25%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total       894482                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |         319     30.76%     30.76% |         301     29.03%     59.79% |         207     19.96%     79.75% |         210     20.25%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total         1037                      
system.ruby.Directory_Controller.M.allocTBE |     7424811     16.70%     16.70% |    17367271     39.07%     55.77% |    11930445     26.84%     82.60% |     7734308     17.40%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total     44456835                      
system.ruby.Directory_Controller.M.deallocTBE |     7425382     16.70%     16.70% |    17367857     39.06%     55.77% |    11930998     26.84%     82.60% |     7734894     17.40%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total     44459131                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |          45     28.30%     28.30% |          37     23.27%     51.57% |          53     33.33%     84.91% |          24     15.09%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total          159                      
system.ruby.Directory_Controller.Stallreqto_in |         364     30.43%     30.43% |         338     28.26%     58.70% |         260     21.74%     80.43% |         234     19.57%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         1196                      
system.ruby.Directory_Controller.allocTBE |     7658426     16.89%     16.89% |    17601430     38.81%     55.70% |    12141945     26.77%     82.47% |     7951812     17.53%    100.00%
system.ruby.Directory_Controller.allocTBE::total     45353613                      
system.ruby.Directory_Controller.deallocTBE |     7658426     16.89%     16.89% |    17601430     38.81%     55.70% |    12141945     26.77%     82.47% |     7951812     17.53%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     45353613                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    448477436                      
system.ruby.IFETCH.hit_latency_hist_seqr |   448477436    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    448477436                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    490740442                      
system.ruby.IFETCH.latency_hist_seqr     |   490740442    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    490740442                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples     42263006                      
system.ruby.IFETCH.miss_latency_hist_seqr |    42263006    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total     42263006                      
system.ruby.L1Cache_Controller.I.allocI_load |    11423472     25.71%     25.71% |    10967808     24.69%     50.40% |    10536722     23.72%     74.12% |    11499437     25.88%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     44427439                      
system.ruby.L1Cache_Controller.I.allocI_store |       14240     45.24%     45.24% |        4394     13.96%     59.20% |        6600     20.97%     80.17% |        6240     19.83%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total        31474                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |    11436956     25.73%     25.73% |    10971749     24.68%     50.41% |    10542903     23.72%     74.12% |    11505007     25.88%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     44456615                      
system.ruby.L1Cache_Controller.I_load.Stallfwdfrom_in |      595055     25.00%     25.00% |      631345     26.53%     51.53% |      555444     23.34%     74.87% |      598065     25.13%    100.00%
system.ruby.L1Cache_Controller.I_load.Stallfwdfrom_in::total      2379909                      
system.ruby.L1Cache_Controller.I_x_M_evict.Progress |          15      6.88%      6.88% |          16      7.34%     14.22% |         176     80.73%     94.95% |          11      5.05%    100.00%
system.ruby.L1Cache_Controller.I_x_M_evict.Progress::total          218                      
system.ruby.L1Cache_Controller.I_x_M_evict.Stallmandatory_in |          51      5.92%      5.92% |          62      7.20%     13.12% |         704     81.77%     94.89% |          44      5.11%    100.00%
system.ruby.L1Cache_Controller.I_x_M_evict.Stallmandatory_in::total          861                      
system.ruby.L1Cache_Controller.M.MloadMEvent |   147005558     25.62%     25.62% |   139992781     24.39%     50.01% |   133592907     23.28%     73.29% |   153309468     26.71%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    573900714                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    16056593     25.79%     25.79% |    15171477     24.37%     50.15% |    14476807     23.25%     73.41% |    16558911     26.59%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     62263788                      
system.ruby.L1Cache_Controller.M.allocTBE |    11436956     25.73%     25.73% |    10971749     24.68%     50.41% |    10542903     23.72%     74.12% |    11505007     25.88%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total     44456615                      
system.ruby.L1Cache_Controller.M.externalloadMrespfrom_in |    11423472     25.71%     25.71% |    10967807     24.69%     50.40% |    10536721     23.72%     74.12% |    11499436     25.88%    100.00%
system.ruby.L1Cache_Controller.M.externalloadMrespfrom_in::total     44427436                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       14240     45.24%     45.24% |        4394     13.96%     59.20% |        6600     20.97%     80.17% |        6240     19.83%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total        31474                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |      297417     28.66%     28.66% |      231108     22.27%     50.93% |      263429     25.38%     76.31% |      245810     23.69%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total      1037764                      
system.ruby.L1Cache_Controller.MloadMEvent |   147005558     25.62%     25.62% |   139992781     24.39%     50.01% |   133592907     23.28%     73.29% |   153309468     26.71%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    573900714                      
system.ruby.L1Cache_Controller.MstoreMEvent |    16056593     25.79%     25.79% |    15171477     24.37%     50.15% |    14476807     23.25%     73.41% |    16558911     26.59%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     62263788                      
system.ruby.L1Cache_Controller.Progress  |          15      6.88%      6.88% |          16      7.34%     14.22% |         176     80.73%     94.95% |          11      5.05%    100.00%
system.ruby.L1Cache_Controller.Progress::total          218                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |      595055     25.00%     25.00% |      631345     26.53%     51.53% |      555444     23.34%     74.87% |      598065     25.13%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total      2379909                      
system.ruby.L1Cache_Controller.Stallmandatory_in |      297468     28.64%     28.64% |      231170     22.26%     50.90% |      264133     25.43%     76.33% |      245854     23.67%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total      1038625                      
system.ruby.L1Cache_Controller.allocI_load |    11423472     25.71%     25.71% |    10967808     24.69%     50.40% |    10536722     23.72%     74.12% |    11499437     25.88%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     44427439                      
system.ruby.L1Cache_Controller.allocI_store |       14240     45.24%     45.24% |        4394     13.96%     59.20% |        6600     20.97%     80.17% |        6240     19.83%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total        31474                      
system.ruby.L1Cache_Controller.allocTBE  |    11436956     25.73%     25.73% |    10971749     24.68%     50.41% |    10542903     23.72%     74.12% |    11505007     25.88%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     44456615                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |    11436956     25.73%     25.73% |    10971749     24.68%     50.41% |    10542903     23.72%     74.12% |    11505007     25.88%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     44456615                      
system.ruby.L1Cache_Controller.externalloadMrespfrom_in |    11423472     25.71%     25.71% |    10967807     24.69%     50.40% |    10536721     23.72%     74.12% |    11499436     25.88%    100.00%
system.ruby.L1Cache_Controller.externalloadMrespfrom_in::total     44427436                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       14240     45.24%     45.24% |        4394     13.96%     59.20% |        6600     20.97%     80.17% |        6240     19.83%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total        31474                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    125423278                      
system.ruby.LD.hit_latency_hist_seqr     |   125423278    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    125423278                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    127587708                      
system.ruby.LD.latency_hist_seqr         |   127587708    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     127587708                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      2164430                      
system.ruby.LD.miss_latency_hist_seqr    |     2164430    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      2164430                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        27566                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       27566    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        27566                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        30579                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       30579    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        30579                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         3013                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |        3013    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         3013                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        30579                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |       30579    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        30579                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        30579                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |       30579    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        30579                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      6290554                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     6290554    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      6290554                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      6298018                      
system.ruby.RMW_Read.latency_hist_seqr   |     6298018    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      6298018                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         7464                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        7464    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         7464                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     55915089                      
system.ruby.ST.hit_latency_hist_seqr     |    55915089    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     55915089                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     55936086                      
system.ruby.ST.latency_hist_seqr         |    55936086    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      55936086                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples        20997                      
system.ruby.ST.miss_latency_hist_seqr    |       20997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total        20997                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.005320                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time   499.998084                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.005490                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time 14039.291671                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001672                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time  2499.999941                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time   499.999928                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000334                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999928                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.012445                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time   499.997728                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.012615                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time 14025.905717                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001676                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time  2499.999934                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time   499.999926                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999927                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.008549                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time   499.991862                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.008702                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time 14047.372227                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001514                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time  2499.998698                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.000152                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time   499.999679                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000303                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999679                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.005542                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time   499.998052                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.005700                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time 14024.826983                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001556                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time  2499.999074                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time   499.999754                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000311                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999755                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    636164502                      
system.ruby.hit_latency_hist_seqr        |   636164502    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    636164502                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles           198                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.012459                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time 14931.008412                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.136330                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1087.316820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.008387                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.008196                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14516.901115                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.008005                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   499.983668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles           304                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.013378                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time 14719.025027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.127629                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   947.720977                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.008007                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.998757                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.007862                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14488.059727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.007718                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   500.009872                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles           126                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.011535                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time 15115.385751                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.122835                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   974.309821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.007710                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.007555                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14412.796667                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.007400                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   500.003369                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles           168                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.012530                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time 14885.877544                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.138979                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   975.536047                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.008396                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.450713                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.008245                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14491.460985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.008093                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   499.453279                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      680623412                      
system.ruby.latency_hist_seqr            |   680623412    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        680623412                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     44458910                      
system.ruby.miss_latency_hist_seqr       |    44458910    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     44458910                      
system.ruby.network.average_flit_latency    16.781800                      
system.ruby.network.average_flit_network_latency    15.781794                      
system.ruby.network.average_flit_queueing_latency     1.000006                      
system.ruby.network.average_flit_vnet_latency |   15.970579                       |   16.331103                       |   15.058284                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    1.000018                       |    1.000000                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.095740                      
system.ruby.network.average_packet_latency    26.813804                      
system.ruby.network.average_packet_network_latency    25.813798                      
system.ruby.network.average_packet_queueing_latency     1.000006                      
system.ruby.network.average_packet_vnet_latency |   26.007074                       |   26.353760                       |   25.095048                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    1.000018                       |    1.000000                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     1.489269                      
system.ruby.network.avg_vc_load          |    0.403676     27.11%     27.11% |    0.042056      2.82%     29.93% |    0.039823      2.67%     32.60% |    0.039823      2.67%     35.28% |    0.344976     23.16%     58.44% |    0.052482      3.52%     61.97% |    0.039856      2.68%     64.64% |    0.039821      2.67%     67.32% |    0.341993     22.96%     90.28% |    0.062745      4.21%     94.49% |    0.041388      2.78%     97.27% |    0.040631      2.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       1.489269                      
system.ruby.network.ext_in_link_utilization    671346786                      
system.ruby.network.ext_out_link_utilization    671346784                      
system.ruby.network.flit_network_latency |  3550172671                       |  3630145663                       |  3414738017                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   222298532                       |   222284171                       |   226768065                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |   222294555     33.11%     33.11% |   222284175     33.11%     66.22% |   226768065     33.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total    671346795                      
system.ruby.network.flits_received       |   222294552     33.11%     33.11% |   222284166     33.11%     66.22% |   226768065     33.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total    671346783                      
system.ruby.network.int_link_utilization    735621505                      
system.ruby.network.packet_network_latency |  1156246175                       |  1171604723                       |  1138151097                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    44459706                       |    44456834                       |    45353613                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |    44458911     33.11%     33.11% |    44456835     33.11%     66.22% |    45353613     33.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total    134269359                      
system.ruby.network.packets_received     |    44458910     33.11%     33.11% |    44456833     33.11%     66.22% |    45353613     33.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total    134269356                      
system.ruby.network.routers0.buffer_reads    335891115                      
system.ruby.network.routers0.buffer_writes    335891115                      
system.ruby.network.routers0.crossbar_activity    335891115                      
system.ruby.network.routers0.sw_input_arbiter_activity    338788686                      
system.ruby.network.routers0.sw_output_arbiter_activity    335891115                      
system.ruby.network.routers1.buffer_reads    389854134                      
system.ruby.network.routers1.buffer_writes    389854134                      
system.ruby.network.routers1.crossbar_activity    389854134                      
system.ruby.network.routers1.sw_input_arbiter_activity    393895293                      
system.ruby.network.routers1.sw_output_arbiter_activity    389854134                      
system.ruby.network.routers2.buffer_reads    341825326                      
system.ruby.network.routers2.buffer_writes    341825326                      
system.ruby.network.routers2.crossbar_activity    341825326                      
system.ruby.network.routers2.sw_input_arbiter_activity    344841447                      
system.ruby.network.routers2.sw_output_arbiter_activity    341825326                      
system.ruby.network.routers3.buffer_reads    339397715                      
system.ruby.network.routers3.buffer_writes    339397715                      
system.ruby.network.routers3.crossbar_activity    339397715                      
system.ruby.network.routers3.sw_input_arbiter_activity    342196165                      
system.ruby.network.routers3.sw_output_arbiter_activity    339397715                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    680623415                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000138                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   680623402    100.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    680623415                      
system.switch_cpus0.Branches                 10818400                       # Number of branches fetched
system.switch_cpus0.committedInsts           87838630                       # Number of instructions committed
system.switch_cpus0.committedOps            171171056                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           34304271                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                21045                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           14446239                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 2636                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.021507                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          125676811                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 2119                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.978493                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1395526814                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1365513346.213583                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     77642176                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     66576853                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     10568255                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      62330295                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             62330295                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     87222284                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     50881999                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             191302                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      30013467.786417                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    143673298                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           143673298                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    292927239                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     95227562                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           34283222                       # Number of load instructions
system.switch_cpus0.num_mem_refs             48726884                       # number of memory refs
system.switch_cpus0.num_store_insts          14443662                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       165878      0.10%      0.10% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         97005801     56.67%     56.77% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           15630      0.01%     56.78% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           133972      0.08%     56.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         802862      0.47%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1008      0.00%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             144      0.00%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     57.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         1458245      0.85%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             288      0.00%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc            186      0.00%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            68      0.00%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     11415232      6.67%     64.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv        29632      0.02%     64.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     11415232      6.67%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        10660818      6.23%     77.76% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        2996518      1.75%     79.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     23622404     13.80%     93.31% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     11447144      6.69%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         171171062                       # Class of executed instruction
system.switch_cpus1.Branches                 10224951                       # Number of branches fetched
system.switch_cpus1.committedInsts           83748955                       # Number of instructions committed
system.switch_cpus1.committedOps            162547942                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           32597316                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                17942                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           13635979                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 2446                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.066754                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          119840871                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 1978                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.933246                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1395526910                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1302369883.883792                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     73528880                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     63376480                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      9996521                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      59504897                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             59504897                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     83247042                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     48577645                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             170623                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      93157026.116208                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    136395379                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           136395379                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    277834240                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     90306915                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           32579812                       # Number of load instructions
system.switch_cpus1.num_mem_refs             46213562                       # number of memory refs
system.switch_cpus1.num_store_insts          13633750                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        46029      0.03%      0.03% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         92148649     56.69%     56.72% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           13663      0.01%     56.73% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           129833      0.08%     56.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         782469      0.48%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            832      0.00%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              72      0.00%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     57.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         1396963      0.86%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             144      0.00%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc             72      0.00%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            38      0.00%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     10890944      6.70%     64.85% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.85% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.85% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     64.85% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv        33728      0.02%     64.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     10890944      6.70%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     71.57% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        10036615      6.17%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        2707402      1.67%     79.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     22543197     13.87%     93.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     10926348      6.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         162547942                       # Class of executed instruction
system.switch_cpus2.Branches                  9798346                       # Number of branches fetched
system.switch_cpus2.committedInsts           79975998                       # Number of instructions committed
system.switch_cpus2.committedOps            155262794                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           31103035                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                19430                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           13017053                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 3010                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.100762                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          114421500                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 3146                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.899238                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1395526941                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1254911043.323825                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     70313215                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     60457059                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      9561110                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      56665583                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             56665583                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     79254698                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     46261198                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             173023                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      140615897.676175                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    130344896                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           130344896                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    265464126                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     86386017                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           31083600                       # Number of load instructions
system.switch_cpus2.num_mem_refs             44097709                       # number of memory refs
system.switch_cpus2.num_store_insts          13014109                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass        46585      0.03%      0.03% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         88115510     56.75%     56.78% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           14058      0.01%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           131051      0.08%     56.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         755880      0.49%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           1088      0.00%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             840      0.00%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     57.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         1333633      0.86%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             312      0.00%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc            469      0.00%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift           412      0.00%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     10364736      6.68%     64.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt          129      0.00%     64.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv        35776      0.02%     64.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     10364608      6.68%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         9620367      6.20%     77.79% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2610904      1.68%     79.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     21463233     13.82%     93.30% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     10403205      6.70%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         155262796                       # Class of executed instruction
system.switch_cpus3.Branches                 11119038                       # Number of branches fetched
system.switch_cpus3.committedInsts           91404411                       # Number of instructions committed
system.switch_cpus3.committedOps            177336512                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           35611765                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                20619                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           14881546                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 2577                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.010464                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          130810555                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 2049                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.989536                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1395526981                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1380924341.276636                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     80095576                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     69230143                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     10901201                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      65186453                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             65186453                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     91216764                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     53214605                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             158929                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      14602639.723364                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    148703303                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           148703303                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    302896066                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     98319478                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           35591144                       # Number of load instructions
system.switch_cpus3.num_mem_refs             50470166                       # number of memory refs
system.switch_cpus3.num_store_insts          14879022                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass        44940      0.03%      0.03% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        100399563     56.62%     56.64% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           14073      0.01%     56.65% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           132438      0.07%     56.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         841639      0.47%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            816      0.00%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             374      0.00%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     57.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         1525506      0.86%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt              64      0.00%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc            124      0.00%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           186      0.00%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     11937472      6.73%     64.79% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.79% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.79% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     64.79% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        31680      0.02%     64.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     11937472      6.73%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        10887105      6.14%     77.68% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        2907990      1.64%     79.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     24704039     13.93%     93.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     11971032      6.75%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         177336513                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          255                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          127                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 553605960.629921                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 398568335.815156                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          127    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      2203500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    985138000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          127                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 627289244501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  70307957000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 96671917190000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          122                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           60                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 108912941.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 172440600.396098                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value       460500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    970032000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           60                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 690462231001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   6534776500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 96672517384000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          139                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           69                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 217488942.043478                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 265854494.269352                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      1214500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    964793000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           69                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 681764160500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  15006737001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 96672743494000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          194                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           96                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 485174859.375000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 413259942.616449                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       668500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    985311500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           96                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 651185032001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  46576786500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 96671752573000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 697763551501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 697763551501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 697763551501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 697763551501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       642240                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            642240                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        10035                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              10035                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       920426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               920426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       920426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              920426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     10035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             199296                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      10035                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    10035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0              571                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1              459                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2              635                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3              709                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4              697                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5              693                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              601                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              663                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8              728                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9              657                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             647                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             562                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             598                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             647                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             623                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             545                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   120065250                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                  50175000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              308221500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    11964.65                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               30714.65                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    5319                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                53.00                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                10035                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   9947                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     86                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         4712                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   136.217317                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   117.308797                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    82.674424                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127         1838     39.01%     39.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191         1131     24.00%     63.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255         1429     30.33%     93.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319          185      3.93%     97.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383           39      0.83%     98.09% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447           39      0.83%     98.92% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511           18      0.38%     99.30% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            6      0.13%     99.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639            6      0.13%     99.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-703            6      0.13%     99.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::704-767            3      0.06%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-831            5      0.11%     99.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::832-895            6      0.13%     99.98% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-959            1      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         4712                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                642240                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 642240                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 697763110000                       # Total gap between requests
system.mem_ctrls2.avgGap                  69532945.69                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       642240                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 920426.408943889313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        10035                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    308221500                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     30714.65                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   53.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2       412412                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total       412412                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2       412412                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total       412412                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        10035                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        10035                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        10035                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        10035                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2    821760965                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total    821760965                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2    821760965                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total    821760965                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2       422447                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total       422447                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2       422447                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total       422447                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.023754                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.023754                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.023754                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.023754                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 81889.483308                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 81889.483308                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 81889.483308                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 81889.483308                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        10035                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        10035                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        10035                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        10035                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2    617309465                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total    617309465                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2    617309465                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total    617309465                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.023754                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.023754                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.023754                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.023754                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 61515.641754                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 61515.641754                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 61515.641754                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 61515.641754                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       201465                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       201465                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        10035                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        10035                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2    821760965                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total    821760965                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       211500                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       211500                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.047447                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.047447                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 81889.483308                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 81889.483308                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        10035                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        10035                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2    617309465                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total    617309465                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.047447                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.047447                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 61515.641754                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 61515.641754                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       210947                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       210947                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       210947                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       210947                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      9491.249919                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  96671751266500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  9491.249919                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.036206                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.036206                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        10035                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4         9886                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.038280                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses       6769187                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses       422447                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            16507680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             8770245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           35749980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    55080348960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     14609553150                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    255637868160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      325388798175                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       466.331034                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 664465783250                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  23299640000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT   9998128251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            17164560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy             9111795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           35899920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    55080348960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     14500479660                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    255730129920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      325373134815                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       466.308586                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 664706395250                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  23299640000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT   9757516251                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       644864                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            644864                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        10076                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              10076                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       924187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               924187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       924187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              924187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     10076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             199373                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      10076                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    10076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0              564                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1              469                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2              633                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3              714                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4              703                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5              670                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6              606                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              668                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8              723                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9              656                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             642                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             572                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             602                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             661                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             636                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15             557                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   118284499                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                  50380000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              307209499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    11739.23                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               30489.23                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    5309                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                52.69                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                10076                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   9992                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     83                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         4761                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   135.339635                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   116.362005                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    82.488405                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127         1900     39.91%     39.91% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191         1122     23.57%     63.47% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255         1429     30.01%     93.49% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319          171      3.59%     97.08% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383           47      0.99%     98.07% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447           36      0.76%     98.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511           23      0.48%     99.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            4      0.08%     99.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639            9      0.19%     99.58% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703            7      0.15%     99.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::704-767            3      0.06%     99.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-831            6      0.13%     99.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::832-895            3      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-959            1      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         4761                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                644864                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 644864                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 697763044000                       # Total gap between requests
system.mem_ctrls3.avgGap                  69250004.37                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       644864                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 924186.995168772177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        10076                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    307209499                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     30489.23                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   52.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3       424346                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total       424346                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3       424346                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total       424346                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        10076                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        10076                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        10076                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        10076                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3    822888924                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total    822888924                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3    822888924                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total    822888924                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3       434422                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total       434422                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3       434422                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total       434422                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.023194                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.023194                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.023194                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.023194                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 81668.213974                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 81668.213974                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 81668.213974                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 81668.213974                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        10076                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        10076                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        10076                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        10076                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3    617588424                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total    617588424                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3    617588424                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total    617588424                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.023194                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.023194                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.023194                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.023194                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 61293.015482                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 61293.015482                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 61293.015482                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 61293.015482                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       207428                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       207428                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        10076                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        10076                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3    822888924                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total    822888924                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       217504                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       217504                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.046326                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.046326                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 81668.213974                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 81668.213974                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        10076                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        10076                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3    617588424                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total    617588424                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.046326                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.046326                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 61293.015482                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 61293.015482                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       216918                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       216918                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       216918                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       216918                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      9531.937423                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  96671751161500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  9531.937423                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.036361                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.036361                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        10076                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4         9924                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.038437                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses       6960828                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses       434422                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            16843260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             8937225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           36049860                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    55080348960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     14668346940                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    255588312960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      325398839205                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       466.345424                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 664336565250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  23299640000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  10127346251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            17193120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy             9130770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           35892780                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    55080348960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     14479952250                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    255747456480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      325369974360                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       466.304056                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 664751113750                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  23299640000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT   9712797751                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       645184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            645184                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        10081                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              10081                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       924646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               924646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       924646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              924646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     10081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             199384                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      10081                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    10081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              472                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              653                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              692                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              606                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              649                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              730                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              655                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             643                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             602                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             628                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             558                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   119224499                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  50405000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              308243249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11826.65                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               30576.65                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    5289                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.47                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                10081                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   9997                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     82                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         4784                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   134.755853                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   116.103205                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    82.551192                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1894     39.59%     39.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2602     54.39%     93.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          200      4.18%     98.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           54      1.13%     99.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           12      0.25%     99.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            8      0.17%     99.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           12      0.25%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         4784                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                645184                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 645184                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 697763438000                       # Total gap between requests
system.mem_ctrls0.avgGap                  69215696.66                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       645184                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 924645.603244977421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        10081                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    308243249                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     30576.65                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   52.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0       456578                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total       456578                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0       456578                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total       456578                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        10081                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        10081                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        10081                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        10081                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0    824154919                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total    824154919                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0    824154919                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total    824154919                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0       466659                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total       466659                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0       466659                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total       466659                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.021602                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.021602                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.021602                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.021602                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 81753.290249                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 81753.290249                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 81753.290249                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 81753.290249                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        10081                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        10081                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        10081                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        10081                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0    618735169                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total    618735169                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0    618735169                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total    618735169                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.021602                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.021602                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.021602                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.021602                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 61376.368317                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 61376.368317                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 61376.368317                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 61376.368317                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       223534                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       223534                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        10081                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        10081                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0    824154919                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total    824154919                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       233615                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       233615                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.043152                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.043152                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 81753.290249                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 81753.290249                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        10081                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        10081                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0    618735169                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total    618735169                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.043152                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.043152                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 61376.368317                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 61376.368317                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       233044                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       233044                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       233044                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       233044                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      9532.317377                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  96671750919500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  9532.317377                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.036363                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.036363                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        10081                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4         9923                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.038456                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses       7476625                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses       466659                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            16807560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             8922045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           36071280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    55080348960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     14630658540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    255620639040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      325393447425                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       466.337697                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 664419595000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  23299640000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  10044316501                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            17407320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             9233235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           35907060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    55080348960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     14486278110                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    255742044960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      325371219645                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       466.305841                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 664737141750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  23299640000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   9726769751                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       645056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            645056                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        10079                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              10079                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       924462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               924462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       924462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              924462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     10079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             199382                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      10079                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    10079                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              573                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              472                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              651                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              714                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              692                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              685                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              597                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              665                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              725                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              651                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             642                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             603                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             658                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             557                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   115857248                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  50395000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              304838498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11494.91                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30244.91                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    5343                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.01                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                10079                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   9987                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     91                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         4731                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   136.265483                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   117.079279                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    83.844841                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127         1859     39.29%     39.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191         1140     24.10%     63.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255         1403     29.66%     93.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319          191      4.04%     97.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383           53      1.12%     98.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447           26      0.55%     98.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511           17      0.36%     99.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575           14      0.30%     99.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            6      0.13%     99.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            5      0.11%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::704-767            6      0.13%     99.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            5      0.11%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::832-895            5      0.11%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-959            1      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         4731                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                645056                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 645056                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 697763143000                       # Total gap between requests
system.mem_ctrls1.avgGap                  69229402.02                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       645056                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 924462.160014495254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        10079                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    304838498                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     30244.91                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   53.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1       457653                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total       457653                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1       457653                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total       457653                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        10079                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        10079                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        10079                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        10079                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1    820640421                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total    820640421                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1    820640421                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total    820640421                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1       467732                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total       467732                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1       467732                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total       467732                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.021549                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.021549                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.021549                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.021549                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 81420.817641                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 81420.817641                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 81420.817641                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 81420.817641                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        10079                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        10079                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        10079                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        10079                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1    615284922                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total    615284922                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1    615284922                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total    615284922                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.021549                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.021549                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.021549                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.021549                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 61046.227007                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 61046.227007                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 61046.227007                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 61046.227007                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       224080                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       224080                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        10079                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        10079                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1    820640421                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total    820640421                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       234159                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       234159                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.043043                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.043043                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 81420.817641                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 81420.817641                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        10079                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        10079                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1    615284922                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total    615284922                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.043043                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.043043                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 61046.227007                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 61046.227007                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       233573                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       233573                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       233573                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       233573                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      9536.131379                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  96671750921500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  9536.131379                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.036377                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.036377                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        10079                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4         9930                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.038448                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses       7493791                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses       467732                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            16557660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             8796810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           35914200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    55080348960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     14645201520                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    255608391360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      325395210510                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       466.340223                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 664387465251                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  23299640000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  10076446250                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            17257380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             9157335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           36049860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    55080348960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     14448646140                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    255773868480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      325365328155                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       466.297398                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 664820065500                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  23299640000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   9643846001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  655                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 655                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4020                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4020                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1974                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1892                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1788                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           42                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1974                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3948                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4612                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3948                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    16876                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 97369514391501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             2523787                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             2612739                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              919500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             2943771                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1516500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             2579000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1437499                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              216000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1517500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             2608734                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          880                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         2076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          738                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           42                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5094                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1676                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1892                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          535                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         2547                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1989                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 98181308341501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1116252                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1212228                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              692000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1507730                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              782500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             1726500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              623500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              196500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              746500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1232234                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
