#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan 10 01:38:16 2021
# Process ID: 10448
# Current directory: F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/platform_clk_wiz_0_0_synth_1
# Command line: vivado.exe -log platform_clk_wiz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source platform_clk_wiz_0_0.tcl
# Log file: F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/platform_clk_wiz_0_0_synth_1/platform_clk_wiz_0_0.vds
# Journal file: F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/platform_clk_wiz_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source platform_clk_wiz_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/ip_repo/aes_verify_platform_data_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.cache/ip 
Command: synth_design -top platform_clk_wiz_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 405.500 ; gain = 98.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'platform_clk_wiz_0_0' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_axi_clk_config' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_axi_clk_config.vhd:178]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_axi_lite_ipif' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/platform_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_slave_attachment' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/platform_clk_wiz_0_0_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_address_decoder' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/platform_clk_wiz_0_0_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized0' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized0' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized1' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized1' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized2' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized2' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized3' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized3' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized4' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized4' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized5' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized5' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized6' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized6' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized7' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized7' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized8' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_pselect_f__parameterized8' (1#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_address_decoder' (2#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/platform_clk_wiz_0_0_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/platform_clk_wiz_0_0_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_slave_attachment' (3#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/platform_clk_wiz_0_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_axi_lite_ipif' (4#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/platform_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'platform_clk_wiz_0_0_clk_wiz_drp' declared at 'f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'platform_clk_wiz_0_0_clk_wiz_drp' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_axi_clk_config.vhd:442]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_clk_wiz_drp' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz_drp.vhd:154]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'platform_clk_wiz_0_0_clk_wiz' declared at 'f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz.v:69' bound to instance 'clk_inst' of component 'platform_clk_wiz_0_0_clk_wiz' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz_drp.vhd:542]
INFO: [Synth 8-6157] synthesizing module 'platform_clk_wiz_0_0_clk_wiz' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 17 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 85 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 17 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (6#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'platform_clk_wiz_0_0_clk_wiz' (8#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz.v:69]
	Parameter S1_CLKFBOUT_MULT bound to: 17 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 85 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 17 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'platform_clk_wiz_0_0_pll_drp' declared at 'f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_mmcm_pll_drp.v:47' bound to instance 'pll_drp_inst' of component 'platform_clk_wiz_0_0_pll_drp' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz_drp.vhd:561]
INFO: [Synth 8-6157] synthesizing module 'platform_clk_wiz_0_0_pll_drp' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_mmcm_pll_drp.v:47]
	Parameter S1_CLKFBOUT_MULT bound to: 17 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 85 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 17 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter S2_BANDWIDTH bound to: LOW - type: string 
	Parameter S1_CLKFBOUT bound to: 38'b00000000000000100000000000001000001001 
	Parameter S1_DIGITAL_FILT bound to: 10'b1111010100 
	Parameter S1_LOCK bound to: 40'b1111111111100011111111111010010000000001 
	Parameter S1_DIVCLK bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT0 bound to: 38'b00000000000000100000000000101010101011 
	Parameter S1_CLKOUT1 bound to: 38'b00000000000000100000000000001000001001 
	Parameter S1_CLKOUT2 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT3 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT4 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT5 bound to: 38'b00000000000000010000000000000001000001 
	Parameter RESTART bound to: 4'b0001 
	Parameter WAIT_LOCK bound to: 4'b0010 
	Parameter WAIT_SEN bound to: 4'b0011 
	Parameter ADDRESS bound to: 4'b0100 
	Parameter WAIT_A_DRDY bound to: 4'b0101 
	Parameter BITMASK bound to: 4'b0110 
	Parameter BITSET bound to: 4'b0111 
	Parameter WRITE bound to: 4'b1000 
	Parameter WAIT_DRDY bound to: 4'b1001 
	Parameter STATE_COUNT_CONST bound to: 21 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_mmcm_pll_drp.v:201]
INFO: [Synth 8-6155] done synthesizing module 'platform_clk_wiz_0_0_pll_drp' (9#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-4471] merging register 'clk_mon_error_reg_sig_reg[15:0]' into 'clk_mon_error_reg_reg[15:0]' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz_drp.vhd:499]
WARNING: [Synth 8-6014] Unused sequential element clk_mon_error_reg_sig_reg was removed.  [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz_drp.vhd:499]
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_clk_wiz_drp' (10#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz_drp.vhd:154]
INFO: [Synth 8-638] synthesizing module 'platform_clk_wiz_0_0_soft_reset' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_soft_reset' (11#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/platform_clk_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'platform_clk_wiz_0_0_axi_clk_config' (12#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_axi_clk_config.vhd:178]
INFO: [Synth 8-6155] done synthesizing module 'platform_clk_wiz_0_0' (13#1) [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0.v:71]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[7]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[0]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[1]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[2]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[3]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[4]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[5]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[6]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[7]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[8]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[9]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[10]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f has unconnected port A[6]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f has unconnected port A[7]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f has unconnected port A[8]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f has unconnected port A[9]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_pselect_f has unconnected port A[10]
WARNING: [Synth 8-3331] design platform_clk_wiz_0_0_address_decoder has unconnected port Bus_RNW
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 475.059 ; gain = 168.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 475.059 ; gain = 168.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 475.059 ; gain = 168.074
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/platform_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/platform_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 842.160 ; gain = 0.000
Parsing XDC File [F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/platform_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/platform_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 842.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 842.191 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 842.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 842.191 ; gain = 535.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 842.191 ; gain = 535.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/platform_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 842.191 ; gain = 535.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'platform_clk_wiz_0_0_slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz_drp.vhd:408]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz_drp.vhd:405]
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_status_reg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_mon_error_reg_d" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'platform_clk_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 842.191 ; gain = 535.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |platform_clk_wiz_0_0_clk_wiz__GC0         |           1|         4|
|2     |case__51_platform_clk_wiz_0_0_pll_drp__GD |           1|     54847|
|3     |platform_clk_wiz_0_0_pll_drp__GB1         |           1|      8983|
|4     |platform_clk_wiz_0_0_clk_wiz_drp__GC0     |           1|      3709|
|5     |platform_clk_wiz_0_0_axi_clk_config__GC0  |           1|       282|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 22    
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 24    
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 119   
	   5 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module platform_clk_wiz_0_0_pll_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 22    
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 24    
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 32    
Module platform_clk_wiz_0_0_clk_wiz_drp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	   5 Input      1 Bit        Muxes := 37    
Module platform_clk_wiz_0_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module platform_clk_wiz_0_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module platform_clk_wiz_0_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module platform_clk_wiz_0_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module platform_clk_wiz_0_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module platform_clk_wiz_0_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module platform_clk_wiz_0_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module platform_clk_wiz_0_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module platform_clk_wiz_0_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module platform_clk_wiz_0_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module platform_clk_wiz_0_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module platform_clk_wiz_0_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module platform_clk_wiz_0_0_axi_clk_config 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_mon_error_reg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [f:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.srcs/sources_1/bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_axi_clk_config.vhd:425]
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[41][0]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[40][0]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[36][0]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[33][0]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[31][0]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[29][0]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[27][0]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[25][0]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[23][0]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[21][0]' (FDSE) to 'inst/pll_drp_insti_3/ram_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[41][16]' (FDSE) to 'inst/pll_drp_insti_3/ram_reg[22][35]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[40][16]' (FDSE) to 'inst/pll_drp_insti_3/ram_reg[22][35]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[39][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[38][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[37][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[36][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[35][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[34][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[33][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[32][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[31][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[30][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[29][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[28][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[27][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[26][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[25][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[24][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[23][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[22][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[21][16]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[21][17]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[41][1]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[40][1]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[36][1]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[33][1]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[31][1]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[29][1]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[27][1]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[25][1]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[23][1]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[21][1]' (FDSE) to 'inst/pll_drp_insti_3/ram_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[41][17]' (FDSE) to 'inst/pll_drp_insti_3/ram_reg[22][35]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[40][17]' (FDSE) to 'inst/pll_drp_insti_3/ram_reg[22][35]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[39][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[38][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[37][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[36][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[35][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[34][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[33][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[32][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[31][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[30][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[29][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[28][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[27][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[26][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[25][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[24][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[23][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[22][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[21][17]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[21][18]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[41][2]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[40][2]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[36][2]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[33][2]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[31][2]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[29][2]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[27][2]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[25][2]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[23][2]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[21][2]' (FDSE) to 'inst/pll_drp_insti_3/ram_reg[21][3]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[41][18]' (FDSE) to 'inst/pll_drp_insti_3/ram_reg[22][35]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[40][18]' (FDSE) to 'inst/pll_drp_insti_3/ram_reg[22][35]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[39][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[38][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[37][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[36][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[35][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[34][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[33][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[32][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[31][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[30][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[29][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[28][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[27][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[26][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[25][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[24][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[23][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[22][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[21][18]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[21][19]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[41][3]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[40][3]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[36][3]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[33][3]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[31][3]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[29][3]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'inst/pll_drp_insti_3/ram_reg[27][3]' (FDRE) to 'inst/pll_drp_insti_3/ram_reg[22][38]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/pll_drp_insti_3/\ram_reg[21][37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/pll_drp_insti_3/\ram_reg[40][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pll_drp_insti_3/\ram_reg[22][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pll_drp_insti_3/\ram_reg[21][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pll_drp_insti_3/\ram_do_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CLK_CORE_DRP_Ii_4/\clk_mon_error_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 842.191 ; gain = 535.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |platform_clk_wiz_0_0_clk_wiz__GC0         |           1|         4|
|2     |case__51_platform_clk_wiz_0_0_pll_drp__GD |           1|       615|
|3     |platform_clk_wiz_0_0_pll_drp__GB1         |           1|      1625|
|4     |platform_clk_wiz_0_0_clk_wiz_drp__GC0     |           1|      2607|
|5     |platform_clk_wiz_0_0_axi_clk_config__GC0  |           1|       291|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:08 . Memory (MB): peak = 842.191 ; gain = 535.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:25 . Memory (MB): peak = 899.512 ; gain = 592.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |case__51_platform_clk_wiz_0_0_pll_drp__GD  |           1|       615|
|2     |platform_clk_wiz_0_0_axi_clk_config_GT0    |           1|      2898|
|3     |platform_clk_wiz_0_0_axi_clk_config_GT0__1 |           1|      1629|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:27 . Memory (MB): peak = 899.512 ; gain = 592.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:02:29 . Memory (MB): peak = 899.512 ; gain = 592.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:18 ; elapsed = 00:02:29 . Memory (MB): peak = 899.512 ; gain = 592.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:29 . Memory (MB): peak = 899.512 ; gain = 592.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:29 . Memory (MB): peak = 899.512 ; gain = 592.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 899.512 ; gain = 592.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 899.512 ; gain = 592.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |    20|
|3     |LUT1      |     2|
|4     |LUT2      |   130|
|5     |LUT3      |   156|
|6     |LUT4      |    39|
|7     |LUT5      |   122|
|8     |LUT6      |   665|
|9     |MUXF7     |   128|
|10    |MUXF8     |     2|
|11    |PLLE2_ADV |     1|
|12    |FDRE      |  1400|
|13    |FDSE      |    58|
|14    |IBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------+--------------------------------------+------+
|      |Instance                 |Module                                |Cells |
+------+-------------------------+--------------------------------------+------+
|1     |top                      |                                      |  2727|
|2     |  inst                   |platform_clk_wiz_0_0_axi_clk_config   |  2727|
|3     |    AXI_LITE_IPIF_I      |platform_clk_wiz_0_0_axi_lite_ipif    |   285|
|4     |      I_SLAVE_ATTACHMENT |platform_clk_wiz_0_0_slave_attachment |   285|
|5     |        I_DECODER        |platform_clk_wiz_0_0_address_decoder  |   132|
|6     |    CLK_CORE_DRP_I       |platform_clk_wiz_0_0_clk_wiz_drp      |  2398|
|7     |      clk_inst           |platform_clk_wiz_0_0_clk_wiz          |     6|
|8     |      pll_drp_inst       |platform_clk_wiz_0_0_pll_drp          |   791|
|9     |    SOFT_RESET_I         |platform_clk_wiz_0_0_soft_reset       |    35|
+------+-------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 899.512 ; gain = 592.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:02:11 . Memory (MB): peak = 899.512 ; gain = 225.395
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 899.512 ; gain = 592.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 899.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
273 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:33 . Memory (MB): peak = 899.512 ; gain = 602.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 899.512 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/platform_clk_wiz_0_0_synth_1/platform_clk_wiz_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP platform_clk_wiz_0_0, cache-ID = 7378f4c764b5dc29
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 899.512 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/OneDrive/Study/IC2/AES-128-with-an-Instruction-Set/verifyPlatform/vivado/vivado.runs/platform_clk_wiz_0_0_synth_1/platform_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file platform_clk_wiz_0_0_utilization_synth.rpt -pb platform_clk_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 01:41:02 2021...
