("unbuffered_test_outRange:/\tunbuffered_test_outRange Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered_test_outRange schematic }:a"))) (((-4.275 -2.59375) (0.525 0.93125)) "a" "analogArtist-Schematic" 11))("unbuffered_debug:/\tunbuffered_debug Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered_debug schematic }:a"))) (((-4.5375 -2.0875) (0.25 1.625)) "a" "Schematics" 6))("unbuffered_test:/\tunbuffered_test Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered_test schematic }:a"))) (((-1.89375 -1.3375) (3.09375 2.53125)) "a" "Schematics" 3))("unbuffered_test_trans_AC:/\tunbuffered_test_trans_AC Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered_test_trans_AC schematic }:a"))) (((-4.03125 -1.65625) (-0.48125 1.1)) "a" "Schematics" 6))("unbuffered:/\tunbuffered Analog_IC_1_Design schematic" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered schematic }:a"))) (((-7.33125 -3.75625) (4.18125 3.90625)) "a" "Schematics" 11))("mos_parameter:/\tmos_parameter learning schematic" (("open" (nil hierarchy "/{learning mos_parameter schematic }:a"))) (((-2.53125 -1.28125) (2.63125 2.15625)) "a" "Schematics" 22))("unbuffered:/\tunbuffered Analog_IC_1_Design symbol" (("open" (nil hierarchy "/{Analog_IC_1_Design unbuffered symbol }:a"))) (((-0.19375 -0.8) (1.21875 0.3)) "a" "Symbol" 21))("model_parameter:/\tmodel_parameter learning schematic" (("open" (nil hierarchy "/{learning model_parameter schematic }:a"))) (((-1.425 -0.08125) (1.9 2.0125)) "a" "analogArtist-Schematic" 5))("inv_test:/\tinv_test learning schematic" (("open" (nil hierarchy "/{learning inv_test schematic }:a"))) (((-3.5125 -0.24375) (0.98125 2.58125)) "a" "analogArtist-Schematic" 25))("inverter:/\tinverter learning schematic" (("open" (nil hierarchy "/{learning inverter schematic }:a"))) (((-2.19375 -0.9625) (1.71875 1.64375)) "a" "Schematics" 13))