"use strict";(self.webpackChunklucas_pluvinage=self.webpackChunklucas_pluvinage||[]).push([[982],{5964:function(e,t,n){n.r(t),n.d(t,{Head:function(){return d},default:function(){return h}});var l=n(7294),i=n(1151);function r(e){const t=Object.assign({h2:"h2",p:"p",a:"a",h3:"h3",ul:"ul",li:"li",code:"code"},(0,i.ah)(),e.components);return l.createElement(l.Fragment,null,l.createElement(t.h2,null,"An architecture to rule them all"),"\n",l.createElement(t.p,null,"Xtensa processors instruction sets have an unified specification which can be found ",l.createElement(t.a,{href:"https://0x04.net/~mwk/doc/xtensa.pdf"},"here"),". The goal of Tensilica is to provide a modular architecture for RISC processors which allows the designer to have a general processor with specialized instructions as options for a target application. These options can be pre-designed options such as an MMU, floating-point hardware, cache, but the designer can choose to create its own instruction with the Tensilica Instruction Extension language. Tensilica provides an Xtensa Processor Generator that outputs the processor design (in Verilog or VHDL) given an architecture choice for the processor."),"\n",l.createElement(t.p,null,"The architecture of every Xtensa processor is described in a single 662 pages long file. It is indeed a relief, coming from ARM never ending manuals for each processor implementation. I'll focus on the Xtensa LX6 that is shipped with ESP32 boards."),"\n",l.createElement(t.h2,null,"Xtensa LX6"),"\n",l.createElement(t.p,null,"I found the full processor configuration in an ESP-IDF newlib include file: ",l.createElement(t.a,{href:"https://github.com/espressif/esp-idf/blob/master/components/newlib/include/xtensa/config/core-isa.h"},"newlib/include/xtensa/config/core-isa.h")),"\n",l.createElement(t.h3,null,"Architecture"),"\n",l.createElement(t.ul,null,"\n",l.createElement(t.li,null,"32-bits"),"\n",l.createElement(t.li,null,"Little-endian"),"\n",l.createElement(t.li,null,"24/16-bit instructions"),"\n",l.createElement(t.li,null,"64 general purpose registers with 16 visible registers"),"\n",l.createElement(t.li,null,"Dual-core"),"\n",l.createElement(t.li,null,"240 MHz maximum frequency"),"\n"),"\n",l.createElement(t.h3,null,"Options"),"\n",l.createElement(t.ul,null,"\n",l.createElement(t.li,null,"Code density"),"\n",l.createElement(t.li,null,"Zero cost loop"),"\n",l.createElement(t.li,null,"16/32-bit integer multiply"),"\n",l.createElement(t.li,null,"Single precision floating-point coprocessor -- very sad as OCaml uses 64-bit floating-point"),"\n",l.createElement(t.li,null,"MAC16 (multiply-accumulate functions)"),"\n",l.createElement(t.li,null,"Boolean registers"),"\n",l.createElement(t.li,null,"Exceptions"),"\n",l.createElement(t.li,null,"Interrupts (timer and high-priority interrupts)"),"\n",l.createElement(t.li,null,"Memory region protection"),"\n",l.createElement(t.li,null,"Debug/JTAG"),"\n"),"\n",l.createElement(t.h2,null,"Purpose of registers"),"\n",l.createElement(t.ul,null,"\n",l.createElement(t.li,null,"a0 is the return address"),"\n",l.createElement(t.li,null,"a1 is the stack pointer"),"\n"),"\n",l.createElement(t.h2,null,"Windowed registers"),"\n",l.createElement(t.h3,null,"Idea"),"\n",l.createElement(t.p,null,"That's probably one of the most special feature of the LX6, so that's what I'll talk about. The processor contains 64 32-bit registers but only an interval of 16 registers can be seen at each instant. A 4-bit WindowBase special register chooses which range of registers is visible and addressable. This register can be modified by WSR (Write to Special Register) but other instructions have special mechanisms with this feature."),"\n",l.createElement(t.h3,null,"CALL/ENTRY/RETW"),"\n",l.createElement(t.ul,null,"\n",l.createElement(t.li,null,"CALLN ",l.createElement(t.code,null,"<label>"),", CALLXN ",l.createElement(t.code,null,"<register>"),":","\n",l.createElement(t.ul,null,"\n",l.createElement(t.li,null,"CALL4: call a procedure that will move the window by 4 registers."),"\n",l.createElement(t.li,null,"CALL8: same of 8 registers."),"\n",l.createElement(t.li,null,"CALL12: you know it.\nThis does not actually move the window but rather takes the 30 first bits of the register, put them in the return address register and use the two last bits to encode the window rotation offset (4, 8 or 12)."),"\n"),"\n"),"\n",l.createElement(t.li,null,"ENTRY sp, ",l.createElement(t.code,null,"<frame_size>"),"\nThis instruction performs the window rotation according to the two highest bits of the return address and update the stack pointer given ",l.createElement(t.code,null,"<frame_size>"),"."),"\n",l.createElement(t.li,null,"RETW\nRotates back the register window and jump to return address. Note that because the two highest bits are used to encode the window rotation, RETW uses its own two highest bits. Therefore the return address must be in the same 1G as the RETW instruction. I guess that will not be a problem for embedded devices."),"\n"),"\n",l.createElement(t.h3,null,"Windowed ABI"),"\n",l.createElement(t.p,null,"What happens when we're out of registers. Well the window loops over the first registers and thanks to an exception mechanism the registers are spilled under the original caller stack pointer. When the window will rotate back to this call, it the registers will be unspilled by an exception handler called by RETW. To know if a registere is used or not, another special register WindowStart has 16 bits to describe if each region of registers is used or not.\nThis is described in the Xtensa ISA and I know it's confusing so I'll probably make another article on this matter."))}var a=function(e){void 0===e&&(e={});const{wrapper:t}=Object.assign({},(0,i.ah)(),e.components);return t?l.createElement(t,e,l.createElement(r,e)):r(e)},s=n(8733),o=n(1858),c=n(7166);const u=e=>{var t,n,l,i,r,a,u,h;const d=null===(t=e.data.mdx)||void 0===t||null===(n=t.frontmatter)||void 0===n?void 0:n.tags,m=null!==(l=null==d?void 0:d.length)&&void 0!==l&&l&&null!==(i=c.tagsColor[d[0]])&&void 0!==i?i:c.tagsColor.default;return(0,s.tZ)(o.A,{page:null===(r=e.data.mdx)||void 0===r||null===(a=r.frontmatter)||void 0===a?void 0:a.variant,article:null===(u=e.data.mdx)||void 0===u||null===(h=u.frontmatter)||void 0===h?void 0:h.title},(0,s.tZ)("div",{sx:{padding:[1,3]}},(0,s.tZ)("div",{sx:{borderLeft:"solid "+m+" 8px",paddingX:[2,4]}},e.children)))};function h(e){return l.createElement(u,e,l.createElement(a,e))}const d=()=>(0,s.tZ)("title",null,"Projects")}}]);
//# sourceMappingURL=component---src-pages-mdx-frontmatter-variant-mdx-frontmatter-slug-tsx-content-file-path-src-data-articles-2018-03-28-the-xtensa-architecture-mdx-9f2041da62e44edcd3d2.js.map