VERILOG_SOURCES = $(PWD)/ShifterTest.sv $(PWD)/Shifter.sv $(PWD)/Cordic.sv $(PWD)/FirFSM.sv $(PWD)/TickGen.sv
# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file:
TOPLEVEL=ShifterTest
# MODULE is the name of the Python test file:
MODULE=ShifterTest


# use the Verilator for simulation
SIM=verilator
# set the timing precision (for performance reasons)
COCOTB_HDL_TIMEPRECISION = 1ns
# Tell it to trace the result
EXTRA_ARGS += --trace --trace-structs


include $(shell cocotb-config --makefiles)/Makefile.sim

PROJECT = main

QUARTUS_CPF = docker run --platform linux/amd64 -it --rm -v .:/build didiermalenfant/quartus:22.1-apple-silicon quartus_cpf
QUARTUS_SH  = docker run --platform linux/amd64 -it --rm -v .:/build didiermalenfant/quartus:22.1-apple-silicon quartus_sh
 
all:
	echo "Used for mac only. Targets: build, program, clean"

build:
	$(QUARTUS_SH) --flow compile $(PROJECT)

program:	output_files/$(PROJECT).sof
	$(QUARTUS_CPF) -c -q 24.0MHz -g 3.3 -n p output_files/$(PROJECT).sof $(PROJECT).svf
	openFPGALoader -b de10lite $(PROJECT).svf 

clean::
	rm -rf output_files db incremental_db
	rm -f $(PROJECT).svf
	rm -rf __pycache__
	rm -f results.xml