1731952729 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab23-event/event_m_1.sv
