
*** Running vivado
    with args -log conv_3_3_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_3_3_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source conv_3_3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/hls/conv_3_3/conv_3_3/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2077.148 ; gain = 0.000 ; free physical = 12320 ; free virtual = 86406
Command: synth_design -top conv_3_3_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1602981
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2686.621 ; gain = 10.812 ; free physical = 11092 ; free virtual = 85179
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_wrapper' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/hdl/conv_3_3_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_axi_dma_0_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_axi_dma_0_0' (1#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'conv_3_3_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:188]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'conv_3_3_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:188]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'conv_3_3_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:188]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'conv_3_3_axi_dma_0_0' has 94 connections declared, but only 91 given [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:188]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_axis_dwidth_converter_0_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_axis_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_axis_dwidth_converter_0_0' (2#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_axis_dwidth_converter_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'conv_3_3_axis_dwidth_converter_0_0' is unconnected for instance 'axis_dwidth_converter_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:280]
WARNING: [Synth 8-7023] instance 'axis_dwidth_converter_0' of module 'conv_3_3_axis_dwidth_converter_0_0' has 12 connections declared, but only 11 given [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:280]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_axis_dwidth_converter_1_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_axis_dwidth_converter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_axis_dwidth_converter_1_0' (3#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_axis_dwidth_converter_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_conv_3_3_0_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_conv_3_3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_conv_3_3_0_0' (4#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_conv_3_3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_proc_sys_reset_0_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_proc_sys_reset_0_0' (5#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'conv_3_3_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:315]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'conv_3_3_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:315]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'conv_3_3_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:315]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'conv_3_3_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:315]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_smartconnect_0_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_smartconnect_0_0' (6#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_smartconnect_1_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_smartconnect_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_smartconnect_1_0' (7#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_smartconnect_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'conv_3_3_smartconnect_1_0' is unconnected for instance 'smartconnect_1' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:425]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'conv_3_3_smartconnect_1_0' is unconnected for instance 'smartconnect_1' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:425]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'conv_3_3_smartconnect_1_0' is unconnected for instance 'smartconnect_1' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:425]
WARNING: [Synth 8-7023] instance 'smartconnect_1' of module 'conv_3_3_smartconnect_1_0' has 60 connections declared, but only 57 given [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:425]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_xlconcat_0_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_xlconcat_0_0/synth/conv_3_3_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (8#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_xlconcat_0_0' (9#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_xlconcat_0_0/synth/conv_3_3_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_zynq_ultra_ps_e_0_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_zynq_ultra_ps_e_0_0' (10#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/.Xil/Vivado-1602896-nyengele-NUC8i7HNK/realtime/conv_3_3_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'conv_3_3_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:487]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'conv_3_3_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:487]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'conv_3_3_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 81 given [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:487]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3' (11#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v:13]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_wrapper' (12#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/hdl/conv_3_3_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2730.527 ; gain = 54.719 ; free physical = 11187 ; free virtual = 85274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2747.371 ; gain = 71.562 ; free physical = 11179 ; free virtual = 85266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2747.371 ; gain = 71.562 ; free physical = 11179 ; free virtual = 85266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2747.371 ; gain = 0.000 ; free physical = 11171 ; free virtual = 85259
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_conv_3_3_0_0/conv_3_3_conv_3_3_0_0/conv_3_3_conv_3_3_0_0_in_context.xdc] for cell 'conv_3_3_i/conv_3_3_0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_conv_3_3_0_0/conv_3_3_conv_3_3_0_0/conv_3_3_conv_3_3_0_0_in_context.xdc] for cell 'conv_3_3_i/conv_3_3_0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0_in_context.xdc] for cell 'conv_3_3_i/axi_dma_0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0_in_context.xdc] for cell 'conv_3_3_i/axi_dma_0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axis_dwidth_converter_0_0/conv_3_3_axis_dwidth_converter_0_0/conv_3_3_axis_dwidth_converter_0_0_in_context.xdc] for cell 'conv_3_3_i/axis_dwidth_converter_0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axis_dwidth_converter_0_0/conv_3_3_axis_dwidth_converter_0_0/conv_3_3_axis_dwidth_converter_0_0_in_context.xdc] for cell 'conv_3_3_i/axis_dwidth_converter_0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axis_dwidth_converter_1_0/conv_3_3_axis_dwidth_converter_1_0/conv_3_3_axis_dwidth_converter_1_0_in_context.xdc] for cell 'conv_3_3_i/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axis_dwidth_converter_1_0/conv_3_3_axis_dwidth_converter_1_0/conv_3_3_axis_dwidth_converter_1_0_in_context.xdc] for cell 'conv_3_3_i/axis_dwidth_converter_1'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_proc_sys_reset_0_0/conv_3_3_proc_sys_reset_0_0/conv_3_3_proc_sys_reset_0_0_in_context.xdc] for cell 'conv_3_3_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_proc_sys_reset_0_0/conv_3_3_proc_sys_reset_0_0/conv_3_3_proc_sys_reset_0_0_in_context.xdc] for cell 'conv_3_3_i/proc_sys_reset_0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/conv_3_3_smartconnect_0_0/conv_3_3_smartconnect_0_0_in_context.xdc] for cell 'conv_3_3_i/smartconnect_0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/conv_3_3_smartconnect_0_0/conv_3_3_smartconnect_0_0_in_context.xdc] for cell 'conv_3_3_i/smartconnect_0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/conv_3_3_smartconnect_1_0/conv_3_3_smartconnect_1_0_in_context.xdc] for cell 'conv_3_3_i/smartconnect_1'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/conv_3_3_smartconnect_1_0/conv_3_3_smartconnect_1_0_in_context.xdc] for cell 'conv_3_3_i/smartconnect_1'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_zynq_ultra_ps_e_0_0/conv_3_3_zynq_ultra_ps_e_0_0/conv_3_3_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'conv_3_3_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_zynq_ultra_ps_e_0_0/conv_3_3_zynq_ultra_ps_e_0_0/conv_3_3_zynq_ultra_ps_e_0_0_in_context.xdc:2]
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_zynq_ultra_ps_e_0_0/conv_3_3_zynq_ultra_ps_e_0_0/conv_3_3_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'conv_3_3_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.059 ; gain = 0.000 ; free physical = 11081 ; free virtual = 85168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.059 ; gain = 0.000 ; free physical = 11081 ; free virtual = 85168
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2851.059 ; gain = 175.250 ; free physical = 11150 ; free virtual = 85237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2851.059 ; gain = 175.250 ; free physical = 11150 ; free virtual = 85237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for conv_3_3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_3_3_i/conv_3_3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_3_3_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_3_3_i/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_3_3_i/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_3_3_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_3_3_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_3_3_i/smartconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_3_3_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv_3_3_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2851.059 ; gain = 175.250 ; free physical = 11150 ; free virtual = 85238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2851.059 ; gain = 175.250 ; free physical = 11153 ; free virtual = 85241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2851.059 ; gain = 175.250 ; free physical = 11141 ; free virtual = 85233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 3322.645 ; gain = 646.836 ; free physical = 10540 ; free virtual = 84631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 3322.645 ; gain = 646.836 ; free physical = 10540 ; free virtual = 84631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 3341.676 ; gain = 665.867 ; free physical = 10536 ; free virtual = 84628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3347.613 ; gain = 671.805 ; free physical = 10536 ; free virtual = 84627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3347.613 ; gain = 671.805 ; free physical = 10536 ; free virtual = 84627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3347.613 ; gain = 671.805 ; free physical = 10536 ; free virtual = 84627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3347.613 ; gain = 671.805 ; free physical = 10535 ; free virtual = 84626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3347.613 ; gain = 671.805 ; free physical = 10535 ; free virtual = 84626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3347.613 ; gain = 671.805 ; free physical = 10535 ; free virtual = 84626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |conv_3_3_axi_dma_0_0               |         1|
|2     |conv_3_3_axis_dwidth_converter_0_0 |         1|
|3     |conv_3_3_axis_dwidth_converter_1_0 |         1|
|4     |conv_3_3_conv_3_3_0_0              |         1|
|5     |conv_3_3_proc_sys_reset_0_0        |         1|
|6     |conv_3_3_smartconnect_0_0          |         1|
|7     |conv_3_3_smartconnect_1_0          |         1|
|8     |conv_3_3_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |conv_3_3_axi_dma_0               |     1|
|2     |conv_3_3_axis_dwidth_converter_0 |     1|
|3     |conv_3_3_axis_dwidth_converter_1 |     1|
|4     |conv_3_3_conv_3_3_0              |     1|
|5     |conv_3_3_proc_sys_reset_0        |     1|
|6     |conv_3_3_smartconnect_0          |     1|
|7     |conv_3_3_smartconnect_1          |     1|
|8     |conv_3_3_zynq_ultra_ps_e_0       |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3347.613 ; gain = 671.805 ; free physical = 10535 ; free virtual = 84626
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 3347.613 ; gain = 568.117 ; free physical = 10572 ; free virtual = 84664
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3347.621 ; gain = 671.805 ; free physical = 10572 ; free virtual = 84664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3347.621 ; gain = 0.000 ; free physical = 10567 ; free virtual = 84658
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.332 ; gain = 0.000 ; free physical = 10585 ; free virtual = 84676
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:44 . Memory (MB): peak = 3392.270 ; gain = 1315.121 ; free physical = 10713 ; free virtual = 84804
INFO: [Common 17-1381] The checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/conv_3_3_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv_3_3_wrapper_utilization_synth.rpt -pb conv_3_3_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 14:51:39 2020...
