INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
# Start of session at: Thu Feb 05 13:17:28 2015
# Process ID: 9828
# Log file: C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/zc702_wrapper.vds
# Journal file: C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source zc702_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.cache/wt [current_project]
# set_property parent.project_path C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:zc702:part0:0.9 [current_project]
# set_property ip_repo_paths {
#   C:/labs/lab1_prebuilt/SDRelease/_sds/iprepo/repo
#   C:/Xilinx/SDSoC/2014.4/data/ip/xilinx
# } [current_project]
# add_files C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/zc702.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/labs/lab1_prebuilt/SDRelease/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 312.625 ; gain = 110.215
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/zc702_processing_system7_1_0.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/zc702_proc_sys_reset_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/zc702_proc_sys_reset_1_0.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/zc702_proc_sys_reset_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/zc702_proc_sys_reset_2_1_board.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/zc702_proc_sys_reset_2_1.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/zc702_proc_sys_reset_2_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/zc702_proc_sys_reset_3_2_board.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/zc702_proc_sys_reset_3_2.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/zc702_proc_sys_reset_3_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/zc702_proc_sys_reset_4_3_board.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/zc702_proc_sys_reset_4_3.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/zc702_proc_sys_reset_4_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/zc702_datamover_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/zc702_datamover_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/zc702_datamover_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/zc702_datamover_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/zc702_datamover_1_0.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/zc702_datamover_1_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/zc702_datamover_2_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/zc702_datamover_2_0.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/zc702_datamover_2_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/zc702_datamover_3_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/zc702_datamover_3_0.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/zc702_datamover_3_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/constraints/madd_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/constraints/mmult_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/zc702_madd_0_if_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/zc702_madd_0_if_0.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/zc702_madd_0_if_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/zc702_mmult_0_if_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/zc702_mmult_0_if_0.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/zc702_mmult_0_if_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_xbar_0/zc702_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_xbar_1/zc702_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_regslice_0/zc702_s00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_data_fifo_0/zc702_s00_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m00_regslice_0/zc702_m00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m01_regslice_0/zc702_m01_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m02_regslice_0/zc702_m02_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m03_regslice_0/zc702_m03_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m04_regslice_0/zc702_m04_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m05_regslice_0/zc702_m05_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_regslice_1/zc702_s00_regslice_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_data_fifo_1/zc702_s00_data_fifo_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s01_regslice_0/zc702_s01_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s01_data_fifo_0/zc702_s01_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s02_regslice_0/zc702_s02_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s02_data_fifo_0/zc702_s02_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s03_regslice_0/zc702_s03_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s03_data_fifo_0/zc702_s03_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m00_data_fifo_0/zc702_m00_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m00_regslice_1/zc702_m00_regslice_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_auto_pc_0/zc702_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_auto_pc_1/zc702_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_mmu_0/zc702_s00_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s02_mmu_0/zc702_s02_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s01_mmu_0/zc702_s01_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s03_mmu_0/zc702_s03_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/zc702_ooc.xdc]
# set_property is_locked true [get_files C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/zc702.bd]
# read_verilog -library xil_defaultlib C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/imports/hdl/zc702_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file zc702_wrapper.hwdef }
# synth_design -top zc702_wrapper -part xc7z020clg484-1
Command: synth_design -top zc702_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -36 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 379.582 ; gain = 195.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zc702_wrapper' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/imports/hdl/zc702_wrapper.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/imports/hdl/zc702_wrapper.v:69]
INFO: [Synth 8-638] synthesizing module 'zc702' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:3279]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'zc702_acp_axcache_0xF_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_acp_axcache_0xF_0/sim/zc702_acp_axcache_0xF_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (3#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'zc702_acp_axcache_0xF_0' (4#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_acp_axcache_0xF_0/sim/zc702_acp_axcache_0xF_0.v:56]
INFO: [Synth 8-638] synthesizing module 'zc702_axi_interconnect_M_AXI_GP0_0' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4393]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_E9Q580' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:658]
INFO: [Synth 8-638] synthesizing module 'zc702_m00_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m00_regslice_0/synth/zc702_m00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (5#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (6#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (6#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (6#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (6#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (7#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (8#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zc702_m00_regslice_0' (9#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m00_regslice_0/synth/zc702_m00_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'zc702_m00_regslice_0' requires 40 connections, but only 38 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:817]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_E9Q580' (10#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:658]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_12GAIVS' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:858]
INFO: [Synth 8-638] synthesizing module 'zc702_m01_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m01_regslice_0/synth/zc702_m01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_m01_regslice_0' (11#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m01_regslice_0/synth/zc702_m01_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'zc702_m01_regslice_0' requires 40 connections, but only 38 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1017]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_12GAIVS' (12#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:858]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_179BPSX' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1058]
INFO: [Synth 8-638] synthesizing module 'zc702_m02_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m02_regslice_0/synth/zc702_m02_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (12#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (12#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (12#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (12#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zc702_m02_regslice_0' (13#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m02_regslice_0/synth/zc702_m02_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'zc702_m02_regslice_0' requires 40 connections, but only 37 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1213]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_179BPSX' (14#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1058]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_9GDD3D' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1253]
INFO: [Synth 8-638] synthesizing module 'zc702_m03_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m03_regslice_0/synth/zc702_m03_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_m03_regslice_0' (15#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m03_regslice_0/synth/zc702_m03_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'zc702_m03_regslice_0' requires 40 connections, but only 37 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_9GDD3D' (16#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1253]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1FCMNIR' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1448]
INFO: [Synth 8-638] synthesizing module 'zc702_m04_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m04_regslice_0/synth/zc702_m04_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_m04_regslice_0' (17#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m04_regslice_0/synth/zc702_m04_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'zc702_m04_regslice_0' requires 40 connections, but only 37 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1603]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1FCMNIR' (18#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1448]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_940AJ' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1643]
INFO: [Synth 8-638] synthesizing module 'zc702_m05_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m05_regslice_0/synth/zc702_m05_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_m05_regslice_0' (19#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m05_regslice_0/synth/zc702_m05_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'zc702_m05_regslice_0' requires 40 connections, but only 37 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1798]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_940AJ' (20#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1643]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_S1XF6J' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:2067]
INFO: [Synth 8-638] synthesizing module 'zc702_auto_pc_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_auto_pc_0/synth/zc702_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (20#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (20#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (20#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (20#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (20#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (20#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (20#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (21#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (22#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (23#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (24#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (25#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (26#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (26#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (27#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (28#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (29#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (29#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (29#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (30#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (30#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (30#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (30#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (30#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (30#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (30#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (30#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (31#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (32#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zc702_auto_pc_0' (33#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_auto_pc_0/synth/zc702_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zc702_s00_data_fifo_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_data_fifo_0/synth/zc702_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' (34#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zc702_s00_data_fifo_0' (35#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_data_fifo_0/synth/zc702_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zc702_s00_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_regslice_0/synth/zc702_s00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (35#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (35#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (35#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (35#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (35#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zc702_s00_regslice_0' (36#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_regslice_0/synth/zc702_s00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_S1XF6J' (37#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:2067]
INFO: [Synth 8-638] synthesizing module 'zc702_xbar_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_xbar_0/synth/zc702_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (38#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (39#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (40#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (40#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (40#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (40#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (40#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (40#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (41#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (42#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (42#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (43#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (43#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (43#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (43#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (43#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (44#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (45#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (46#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zc702_xbar_0' (47#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_xbar_0/synth/zc702_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_axi_interconnect_M_AXI_GP0_0' (48#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4393]
INFO: [Synth 8-638] synthesizing module 'zc702_axi_interconnect_S_AXI_ACP_0' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:5456]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1HL1QF1' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:12]
INFO: [Synth 8-638] synthesizing module 'zc702_auto_pc_1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_auto_pc_1/synth/zc702_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (49#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (50#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (51#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (52#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (53#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (54#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (55#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (56#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (57#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (58#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (59#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (60#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (61#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (62#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (63#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (64#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (65#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (66#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (67#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (68#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (69#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (70#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (71#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (72#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (72#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zc702_auto_pc_1' (73#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_auto_pc_1/synth/zc702_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'zc702_m00_data_fifo_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m00_data_fifo_0/synth/zc702_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12668]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12669]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12670]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (73#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (73#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (73#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (73#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (74#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (74#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (74#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (74#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (75#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (75#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (75#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (75#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (75#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice' (76#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (76#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (76#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (77#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (78#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (79#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (79#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (79#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (80#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (81#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (82#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (83#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7539]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' (84#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zc702_m00_data_fifo_0' (85#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m00_data_fifo_0/synth/zc702_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zc702_m00_regslice_1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m00_regslice_1/synth/zc702_m00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (85#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (85#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (85#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (85#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (85#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (85#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (85#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zc702_m00_regslice_1' (86#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_m00_regslice_1/synth/zc702_m00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1HL1QF1' (87#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_160FLZQ' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1838]
INFO: [Synth 8-638] synthesizing module 'zc702_s00_data_fifo_1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_data_fifo_1/synth/zc702_s00_data_fifo_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized0' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' (87#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zc702_s00_data_fifo_1' (88#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_data_fifo_1/synth/zc702_s00_data_fifo_1.v:57]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'zc702_s00_data_fifo_1' requires 34 connections, but only 33 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1996]
INFO: [Synth 8-638] synthesizing module 'zc702_s00_regslice_1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_regslice_1/synth/zc702_s00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (88#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (88#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (88#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (88#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (88#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (88#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (88#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (88#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zc702_s00_regslice_1' (89#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_regslice_1/synth/zc702_s00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_160FLZQ' (90#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:1838]
INFO: [Synth 8-638] synthesizing module 'zc702_s00_mmu_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_mmu_0/synth/zc702_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_top' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_addr_decoder' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_addr_decoder' (91#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_decerr_slave' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_decerr_slave' (92#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (92#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (92#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (92#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (92#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (92#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' (92#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_top' (93#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-256] done synthesizing module 'zc702_s00_mmu_0' (94#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s00_mmu_0/synth/zc702_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_CX67ZY' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:2553]
INFO: [Synth 8-638] synthesizing module 'zc702_s01_data_fifo_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s01_data_fifo_0/synth/zc702_s01_data_fifo_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_s01_data_fifo_0' (95#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s01_data_fifo_0/synth/zc702_s01_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'zc702_s01_data_fifo_0' requires 34 connections, but only 33 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:2711]
INFO: [Synth 8-638] synthesizing module 'zc702_s01_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s01_regslice_0/synth/zc702_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_s01_regslice_0' (96#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s01_regslice_0/synth/zc702_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_CX67ZY' (97#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:2553]
INFO: [Synth 8-638] synthesizing module 'zc702_s01_mmu_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s01_mmu_0/synth/zc702_s01_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_s01_mmu_0' (98#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s01_mmu_0/synth/zc702_s01_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_HQIWSN' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:2782]
INFO: [Synth 8-638] synthesizing module 'zc702_s02_data_fifo_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s02_data_fifo_0/synth/zc702_s02_data_fifo_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_s02_data_fifo_0' (99#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s02_data_fifo_0/synth/zc702_s02_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's02_data_fifo' of module 'zc702_s02_data_fifo_0' requires 34 connections, but only 33 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:2940]
INFO: [Synth 8-638] synthesizing module 'zc702_s02_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s02_regslice_0/synth/zc702_s02_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_s02_regslice_0' (100#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s02_regslice_0/synth/zc702_s02_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_HQIWSN' (101#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:2782]
INFO: [Synth 8-638] synthesizing module 'zc702_s02_mmu_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s02_mmu_0/synth/zc702_s02_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702_s02_mmu_0' (102#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s02_mmu_0/synth/zc702_s02_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_117EICV' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:3011]
INFO: [Synth 8-638] synthesizing module 'zc702_s03_data_fifo_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s03_data_fifo_0/synth/zc702_s03_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (102#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (102#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized2' (102#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zc702_s03_data_fifo_0' (103#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s03_data_fifo_0/synth/zc702_s03_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's03_data_fifo' of module 'zc702_s03_data_fifo_0' requires 40 connections, but only 39 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:3196]
INFO: [Synth 8-638] synthesizing module 'zc702_s03_regslice_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s03_regslice_0/synth/zc702_s03_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (103#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (103#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' (103#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zc702_s03_regslice_0' (104#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s03_regslice_0/synth/zc702_s03_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_117EICV' (105#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:3011]
INFO: [Synth 8-638] synthesizing module 'zc702_s03_mmu_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s03_mmu_0/synth/zc702_s03_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_top__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_decerr_slave__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:225]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_decerr_slave__parameterized0' (105#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' (105#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_top__parameterized0' (105#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-256] done synthesizing module 'zc702_s03_mmu_0' (106#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_s03_mmu_0/synth/zc702_s03_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zc702_xbar_1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_xbar_1/synth/zc702_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (106#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (106#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (106#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (106#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (107#1) [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (108#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (109#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (110#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (110#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (110#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (110#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (110#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (110#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (111#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (112#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (112#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (112#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (112#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (112#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (113#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (114#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (114#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (115#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (115#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zc702_xbar_1' (116#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_xbar_1/synth/zc702_xbar_1.v:57]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'zc702_xbar_1' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:6450]
WARNING: [Synth 8-689] width (192) of port connection 's_axi_rdata' does not match port width (256) of module 'zc702_xbar_1' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:6467]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'zc702_xbar_1' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:6468]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'zc702_xbar_1' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:6470]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'zc702_xbar_1' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:6471]
WARNING: [Synth 8-350] instance 'xbar' of module 'zc702_xbar_1' requires 78 connections, but only 76 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:6400]
INFO: [Synth 8-256] done synthesizing module 'zc702_axi_interconnect_S_AXI_ACP_0' (117#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:5456]
INFO: [Synth 8-638] synthesizing module 'zc702_datamover_0_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/synth/zc702_datamover_0_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/synth/zc702_datamover_0_0.vhd:308]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_cdc_sync' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_cdc_sync' (118#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (119#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (120#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (121#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (122#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (123#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (124#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (125#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (126#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (127#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (128#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (129#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (130#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (131#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (131#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (132#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (133#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (134#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (134#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (135#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (136#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (137#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (138#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (139#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (140#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (141#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized6' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (142#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (143#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (144#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (145#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (145#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (145#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (145#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (145#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (146#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (146#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (146#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (146#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (146#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (146#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (146#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (147#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (148#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (149#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:952]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (150#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (151#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux8_1_x_n' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:121]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux8_1_x_n' (152#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:121]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1430]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1484]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1539]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1594]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1649]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1704]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1759]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (153#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (154#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (155#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (156#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (157#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:907]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:908]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized0' (158#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'zc702_datamover_0_0' (159#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/synth/zc702_datamover_0_0.vhd:104]
WARNING: [Synth 8-350] instance 'datamover_0' of module 'zc702_datamover_0_0' requires 40 connections, but only 37 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:3919]
INFO: [Synth 8-638] synthesizing module 'zc702_datamover_1_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/synth/zc702_datamover_1_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/synth/zc702_datamover_1_0.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'zc702_datamover_1_0' (160#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/synth/zc702_datamover_1_0.vhd:104]
WARNING: [Synth 8-350] instance 'datamover_1' of module 'zc702_datamover_1_0' requires 40 connections, but only 37 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:3957]
INFO: [Synth 8-638] synthesizing module 'zc702_datamover_2_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/synth/zc702_datamover_2_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/synth/zc702_datamover_2_0.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'zc702_datamover_2_0' (161#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/synth/zc702_datamover_2_0.vhd:104]
WARNING: [Synth 8-350] instance 'datamover_2' of module 'zc702_datamover_2_0' requires 40 connections, but only 37 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:3995]
INFO: [Synth 8-638] synthesizing module 'zc702_datamover_3_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/synth/zc702_datamover_3_0.vhd:107]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/synth/zc702_datamover_3_0.vhd:314]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module__parameterized0' (161#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (162#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module__parameterized0' (162#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr__parameterized0' (162#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (163#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (164#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr__parameterized0' (164#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (165#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (166#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (167#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (167#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (167#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (167#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (167#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:981]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1462]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1517]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1572]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1627]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1682]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1737]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1792]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (168#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (169#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (170#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (171#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (171#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (171#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (171#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (171#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (171#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (172#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (173#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized2' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized8' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized8' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized7' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized7' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (174#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (175#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (175#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (176#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (177#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (178#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (179#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (179#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized2' (179#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'zc702_datamover_3_0' (180#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/synth/zc702_datamover_3_0.vhd:107]
WARNING: [Synth 8-350] instance 'datamover_3' of module 'zc702_datamover_3_0' requires 43 connections, but only 40 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4033]
INFO: [Synth 8-638] synthesizing module 'zc702_madd_0_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_0/synth/zc702_madd_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'madd' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd.v:12]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd.v:99]
INFO: [Synth 8-638] synthesizing module 'madd_fadd_32ns_32ns_32_5_full_dsp' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'madd_ap_fadd_3_full_dsp_32' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/ip/madd_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/ip/madd_ap_fadd_3_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (181#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (181#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (182#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (182#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (182#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (182#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (182#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (182#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (182#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (183#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (184#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (185#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (185#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (185#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (185#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (185#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (185#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (185#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (186#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (186#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (186#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (187#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (187#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (187#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (187#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (187#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (187#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (188#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (188#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (188#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (188#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (188#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (188#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (188#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (189#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (189#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (189#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (190#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (191#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (192#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (193#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (194#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (195#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (195#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (195#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (196#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (197#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'madd_ap_fadd_3_full_dsp_32' (198#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/ip/madd_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'madd_fadd_32ns_32ns_32_5_full_dsp' (199#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'madd' (200#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd.v:12]
INFO: [Synth 8-256] done synthesizing module 'zc702_madd_0_0' (201#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_0/synth/zc702_madd_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zc702_madd_0_if_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/synth/zc702_madd_0_if_0.vhd:143]
INFO: [Synth 8-3491] module 'axis_accelerator_adapter' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:147' bound to instance 'U0' of component 'axis_accelerator_adapter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/synth/zc702_madd_0_if_0.vhd:800]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_core' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:282]
INFO: [Synth 8-638] synthesizing module 'axi_lite_adapter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:191]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:506]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:547]
INFO: [Synth 8-3936] Found unconnected internal register 'axi_addr_reg' and it is trimmed from '13' to '10' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:433]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_adapter' (202#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_cdc_sync' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:248]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:249]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:251]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:252]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_cdc_sync' (203#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'xd_input_args_module' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_args_module.vhd:146]
INFO: [Synth 8-638] synthesizing module 'xd_s2m_adapter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_adapter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'xd_s2m_converter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_converter.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'xd_s2m_converter' (204#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_converter.vhd:103]
INFO: [Synth 8-638] synthesizing module 'xd_s2m_memory_dc' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_memory_dc.vhd:129]
WARNING: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_memory_dc.vhd:198]
WARNING: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_memory_dc.vhd:206]
WARNING: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_memory_dc.vhd:255]
WARNING: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_memory_dc.vhd:263]
INFO: [Synth 8-638] synthesizing module 'arg_mem_bank' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/arg_mem_bank.vhd:108]
INFO: [Synth 8-638] synthesizing module 'arg_mem_bank_v6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/arg_mem_bank_v6.vhd:109]
INFO: [Synth 8-638] synthesizing module 'dp_bank_sdp_v6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/dp_bank_sdp_v6.vhd:107]
WARNING: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/dp_bank_sdp_v6.vhd:147]
INFO: [Synth 8-113] binding component instance 'BRAM_I' to cell 'RAMB36E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/dp_bank_sdp_v6.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'dp_bank_sdp_v6' (205#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/dp_bank_sdp_v6.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'arg_mem_bank_v6' (206#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/arg_mem_bank_v6.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'arg_mem_bank' (207#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/arg_mem_bank.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'xd_s2m_memory_dc' (208#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_memory_dc.vhd:129]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_32_wt' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_32_wt' (209#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'xd_s2m_adapter' (210#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_s2m_adapter.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'xd_input_args_module' (211#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_args_module.vhd:146]
INFO: [Synth 8-638] synthesizing module 'xd_output_args_module' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_args_module.vhd:156]
INFO: [Synth 8-638] synthesizing module 'xd_m2s_adapter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_adapter.vhd:135]
INFO: [Synth 8-638] synthesizing module 'xd_m2s_converter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_converter.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'xd_m2s_converter' (212#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_converter.vhd:114]
INFO: [Synth 8-638] synthesizing module 'xd_m2s_memory_dc' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_memory_dc.vhd:132]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_memory_dc.vhd:254]
WARNING: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_memory_dc.vhd:278]
WARNING: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_memory_dc.vhd:286]
WARNING: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_memory_dc.vhd:337]
WARNING: [Synth 8-3919] null assignment ignored [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_memory_dc.vhd:345]
INFO: [Synth 8-638] synthesizing module 'arg_mem_bank__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/arg_mem_bank.vhd:108]
INFO: [Synth 8-638] synthesizing module 'arg_mem_bank_v6__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/arg_mem_bank_v6.vhd:109]
INFO: [Synth 8-638] synthesizing module 'asymmetric_dp_bank_v6' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/asymmetric_dp_bank_v6.vhd:110]
INFO: [Synth 8-113] binding component instance 'BRAM_I' to cell 'RAMB36E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/asymmetric_dp_bank_v6.vhd:226]
INFO: [Synth 8-113] binding component instance 'BRAM_I' to cell 'RAMB36E1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/asymmetric_dp_bank_v6.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'asymmetric_dp_bank_v6' (213#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/asymmetric_dp_bank_v6.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'arg_mem_bank_v6__parameterized0' (213#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/arg_mem_bank_v6.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'arg_mem_bank__parameterized0' (213#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/arg_mem_bank.vhd:108]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_32_wt__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Synth 8-113] binding component instance 'SRL_I' to cell 'SRLC32E' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:113]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_32_wt__parameterized0' (213#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
WARNING: [Synth 8-4767] Trying to implement RAM 'hw_length_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
RAM "hw_length_mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'xd_m2s_memory_dc' (214#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_memory_dc.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'xd_m2s_adapter' (215#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_m2s_adapter.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'xd_output_args_module' (216#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_args_module.vhd:156]
INFO: [Synth 8-638] synthesizing module 'xd_sync_module' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_sync_module.vhd:159]
INFO: [Synth 8-638] synthesizing module 'async_fifo_dist_wt' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/async_fifo_dist_wt.vhd:97]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/async_fifo_dist_wt.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_dist_wt' (217#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/async_fifo_dist_wt.vhd:97]
INFO: [Synth 8-638] synthesizing module 'sync_ap_status' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/sync_ap_status.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'sync_ap_status' (218#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/sync_ap_status.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'xd_sync_module' (219#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_sync_module.vhd:159]
INFO: [Synth 8-638] synthesizing module 'xd_input_scalars_module' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_scalars_module.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'xd_input_scalars_module' (220#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_scalars_module.vhd:110]
INFO: [Synth 8-638] synthesizing module 'xd_output_scalars_module' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_scalars_module.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'xd_output_scalars_module' (221#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_scalars_module.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_core' (222#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter__parameterized0' (223#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'zc702_madd_0_if_0' (224#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/synth/zc702_madd_0_if_0.vhd:143]
WARNING: [Synth 8-350] instance 'madd_0_if' of module 'zc702_madd_0_if_0' requires 79 connections, but only 73 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4102]
INFO: [Synth 8-638] synthesizing module 'zc702_mmult_0_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_0/synth/zc702_mmult_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mmult' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:95]
INFO: [Synth 8-638] synthesizing module 'mmult_a_buf_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult_a_buf_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_a_buf_0_ram' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult_a_buf_0.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult_a_buf_0.v:25]
INFO: [Synth 8-256] done synthesizing module 'mmult_a_buf_0_ram' (225#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult_a_buf_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_a_buf_0' (226#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult_a_buf_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_fadd_32ns_32ns_32_5_full_dsp' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_ap_fadd_3_full_dsp_32' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/ip/mmult_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/ip/mmult_ap_fadd_3_full_dsp_32.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'mmult_ap_fadd_3_full_dsp_32' (227#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/ip/mmult_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mmult_fadd_32ns_32ns_32_5_full_dsp' (228#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_fmul_32ns_32ns_32_4_max_dsp' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_ap_fmul_2_max_dsp_32' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/ip/mmult_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/ip/mmult_ap_fmul_2_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' (228#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' (228#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (228#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (228#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (228#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (229#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (230#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (231#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (231#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (231#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (231#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (231#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (231#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (232#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (233#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (234#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (235#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (235#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (235#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'mmult_ap_fmul_2_max_dsp_32' (236#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/ip/mmult_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mmult_fmul_32ns_32ns_32_4_max_dsp' (237#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'mmult' (238#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12]
INFO: [Synth 8-256] done synthesizing module 'zc702_mmult_0_0' (239#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_0/synth/zc702_mmult_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zc702_mmult_0_if_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/synth/zc702_mmult_0_if_0.vhd:123]
INFO: [Synth 8-3491] module 'axis_accelerator_adapter' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:147' bound to instance 'U0' of component 'axis_accelerator_adapter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/synth/zc702_mmult_0_if_0.vhd:760]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter__parameterized2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_core__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:282]
INFO: [Synth 8-638] synthesizing module 'xd_input_args_module__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_args_module.vhd:146]
INFO: [Synth 8-638] synthesizing module 'xd_iarg_s2s_adapter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:114]
INFO: [Synth 8-638] synthesizing module 's2s_async_fifo_wt' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:312]
INFO: [Synth 8-256] done synthesizing module 's2s_async_fifo_wt' (240#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'xd_iarg_s2s_adapter' (241#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'xd_input_args_module__parameterized0' (241#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_args_module.vhd:146]
INFO: [Synth 8-638] synthesizing module 'xd_output_args_module__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_args_module.vhd:156]
INFO: [Synth 8-638] synthesizing module 'xd_oarg_s2s_adapter' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:136]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_32_wt__parameterized1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_32_wt__parameterized1' (241#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-638] synthesizing module 's2s_async_fifo_wt__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-256] done synthesizing module 's2s_async_fifo_wt__parameterized0' (241#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:905]
INFO: [Synth 8-226] default block is never used [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:966]
WARNING: [Synth 8-3848] Net none in module/entity xd_oarg_s2s_adapter does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'xd_oarg_s2s_adapter' (242#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'xd_output_args_module__parameterized0' (242#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_args_module.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_core__parameterized0' (242#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter__parameterized2' (242#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'zc702_mmult_0_if_0' (243#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/synth/zc702_mmult_0_if_0.vhd:123]
WARNING: [Synth 8-350] instance 'mmult_0_if' of module 'zc702_mmult_0_if_0' requires 59 connections, but only 57 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4192]
INFO: [Synth 8-638] synthesizing module 'zc702_proc_sys_reset_4_3' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/synth/zc702_proc_sys_reset_4_3.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/synth/zc702_proc_sys_reset_4_3.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (244#1) [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_cdc_sync__parameterized0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_cdc_sync__parameterized0' (244#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (245#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (246#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (247#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (248#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'zc702_proc_sys_reset_4_3' (249#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/synth/zc702_proc_sys_reset_4_3.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zc702_proc_sys_reset_4_3' requires 10 connections, but only 5 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4250]
INFO: [Synth 8-638] synthesizing module 'zc702_proc_sys_reset_1_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/synth/zc702_proc_sys_reset_1_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/synth/zc702_proc_sys_reset_1_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'zc702_proc_sys_reset_1_0' (250#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/synth/zc702_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zc702_proc_sys_reset_1_0' requires 10 connections, but only 5 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4256]
INFO: [Synth 8-638] synthesizing module 'zc702_proc_sys_reset_2_1' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/synth/zc702_proc_sys_reset_2_1.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/synth/zc702_proc_sys_reset_2_1.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'zc702_proc_sys_reset_2_1' (251#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/synth/zc702_proc_sys_reset_2_1.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'zc702_proc_sys_reset_2_1' requires 10 connections, but only 7 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4262]
INFO: [Synth 8-638] synthesizing module 'zc702_proc_sys_reset_3_2' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/synth/zc702_proc_sys_reset_3_2.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/synth/zc702_proc_sys_reset_3_2.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'zc702_proc_sys_reset_3_2' (252#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/synth/zc702_proc_sys_reset_3_2.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'zc702_proc_sys_reset_3_2' requires 10 connections, but only 5 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4270]
INFO: [Synth 8-638] synthesizing module 'zc702_processing_system7_1_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/synth/zc702_processing_system7_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (253#1) [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (254#1) [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (255#1) [C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (256#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/synth/zc702_processing_system7_1_0.v:466]
INFO: [Synth 8-256] done synthesizing module 'zc702_processing_system7_1_0' (257#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/synth/zc702_processing_system7_1_0.v:57]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_ACP_ARID' does not match port width (3) of module 'zc702_processing_system7_1_0' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4347]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_ACP_AWID' does not match port width (3) of module 'zc702_processing_system7_1_0' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4359]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_ACP_WID' does not match port width (3) of module 'zc702_processing_system7_1_0' [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4379]
WARNING: [Synth 8-350] instance 'ps7' of module 'zc702_processing_system7_1_0' requires 120 connections, but only 108 given [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:4276]
INFO: [Synth 8-638] synthesizing module 'zc702_xlconcat_1_0' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_xlconcat_1_0/synth/zc702_xlconcat_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (258#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'zc702_xlconcat_1_0' (259#1) [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_xlconcat_1_0/synth/zc702_xlconcat_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zc702' (260#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/hdl/zc702.v:3279]
INFO: [Synth 8-256] done synthesizing module 'zc702_wrapper' (261#1) [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/imports/hdl/zc702_wrapper.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:40 ; elapsed = 00:16:51 . Memory (MB): peak = 829.824 ; gain = 646.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:44 ; elapsed = 00:16:56 . Memory (MB): peak = 829.824 ; gain = 646.230
---------------------------------------------------------------------------------
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/madd_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/WR_PORT_WIDER_GEN.USE_SDP_GEN.BANK_I/PORT_64_GEN.BRAM_7_SERIES.BRAM_I' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/madd_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/WR_PORT_WIDER_GEN.USE_SDP_GEN.BANK_I/PORT_64_GEN.BRAM_7_SERIES.BRAM_I' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/madd_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].M2S_GEN.OARG_M2S_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/WR_PORT_NARROWER_GEN.DONT_USE_SDP_GEN.BANK_I/NO_DEPTH_EXPANSION_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.BRAM_I' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/madd_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].M2S_GEN.OARG_M2S_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/WR_PORT_NARROWER_GEN.DONT_USE_SDP_GEN.BANK_I/NO_DEPTH_EXPANSION_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.BRAM_I' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 967 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/SDSoC/2014.4/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/madd_0/inst/madd_fadd_32ns_32ns_32_5_full_dsp_U0/madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U0/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U10/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U11/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U12/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U13/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U14/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U15/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U16/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U17/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U18/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U19/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U2/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U20/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U21/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U22/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U23/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U24/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U25/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U26/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U27/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U28/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U29/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U3/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U30/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U31/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U4/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U5/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U6/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U7/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U8/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zc702_i/mmult_0/inst/mmult_fadd_32ns_32ns_32_5_full_dsp_U9/mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/zc702_processing_system7_1_0.xdc] for cell 'zc702_i/ps7/inst'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/zc702_processing_system7_1_0.xdc] for cell 'zc702_i/ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/zc702_processing_system7_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zc702_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zc702_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/zc702_proc_sys_reset_1_0_board.xdc] for cell 'zc702_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/zc702_proc_sys_reset_1_0_board.xdc] for cell 'zc702_i/proc_sys_reset_1'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/zc702_proc_sys_reset_1_0.xdc] for cell 'zc702_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_1_0/zc702_proc_sys_reset_1_0.xdc] for cell 'zc702_i/proc_sys_reset_1'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/zc702_proc_sys_reset_2_1_board.xdc] for cell 'zc702_i/proc_sys_reset_2'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/zc702_proc_sys_reset_2_1_board.xdc] for cell 'zc702_i/proc_sys_reset_2'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/zc702_proc_sys_reset_2_1.xdc] for cell 'zc702_i/proc_sys_reset_2'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_2_1/zc702_proc_sys_reset_2_1.xdc] for cell 'zc702_i/proc_sys_reset_2'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/zc702_proc_sys_reset_3_2_board.xdc] for cell 'zc702_i/proc_sys_reset_3'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/zc702_proc_sys_reset_3_2_board.xdc] for cell 'zc702_i/proc_sys_reset_3'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/zc702_proc_sys_reset_3_2.xdc] for cell 'zc702_i/proc_sys_reset_3'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_3_2/zc702_proc_sys_reset_3_2.xdc] for cell 'zc702_i/proc_sys_reset_3'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/zc702_proc_sys_reset_4_3_board.xdc] for cell 'zc702_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/zc702_proc_sys_reset_4_3_board.xdc] for cell 'zc702_i/proc_sys_reset_0'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/zc702_proc_sys_reset_4_3.xdc] for cell 'zc702_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_proc_sys_reset_4_3/zc702_proc_sys_reset_4_3.xdc] for cell 'zc702_i/proc_sys_reset_0'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/zc702_datamover_0_0.xdc] for cell 'zc702_i/datamover_0/U0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/zc702_datamover_0_0.xdc] for cell 'zc702_i/datamover_0/U0'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/zc702_datamover_1_0.xdc] for cell 'zc702_i/datamover_1/U0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/zc702_datamover_1_0.xdc] for cell 'zc702_i/datamover_1/U0'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/zc702_datamover_2_0.xdc] for cell 'zc702_i/datamover_2/U0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/zc702_datamover_2_0.xdc] for cell 'zc702_i/datamover_2/U0'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/zc702_datamover_3_0.xdc] for cell 'zc702_i/datamover_3/U0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/zc702_datamover_3_0.xdc] for cell 'zc702_i/datamover_3/U0'
Parsing XDC File [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zc702_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zc702_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/zc702_datamover_0_0_clocks.xdc] for cell 'zc702_i/datamover_0/U0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_0_0/zc702_datamover_0_0_clocks.xdc] for cell 'zc702_i/datamover_0/U0'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/zc702_datamover_1_0_clocks.xdc] for cell 'zc702_i/datamover_1/U0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_1_0/zc702_datamover_1_0_clocks.xdc] for cell 'zc702_i/datamover_1/U0'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/zc702_datamover_2_0_clocks.xdc] for cell 'zc702_i/datamover_2/U0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_2_0/zc702_datamover_2_0_clocks.xdc] for cell 'zc702_i/datamover_2/U0'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/zc702_datamover_3_0_clocks.xdc] for cell 'zc702_i/datamover_3/U0'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_datamover_3_0/zc702_datamover_3_0_clocks.xdc] for cell 'zc702_i/datamover_3/U0'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/zc702_madd_0_if_0.xdc] for cell 'zc702_i/madd_0_if'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/zc702_madd_0_if_0.xdc] for cell 'zc702_i/madd_0_if'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/zc702_madd_0_if_0_clocks.xdc] for cell 'zc702_i/madd_0_if'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_madd_0_if_0/zc702_madd_0_if_0_clocks.xdc] for cell 'zc702_i/madd_0_if'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/zc702_mmult_0_if_0.xdc] for cell 'zc702_i/mmult_0_if'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/zc702_mmult_0_if_0.xdc] for cell 'zc702_i/mmult_0_if'
Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/zc702_mmult_0_if_0_clocks.xdc] for cell 'zc702_i/mmult_0_if'
Finished Parsing XDC File [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_mmult_0_if_0/zc702_mmult_0_if_0_clocks.xdc] for cell 'zc702_i/mmult_0_if'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 199 instances were transformed.
  FDE => FDRE: 99 instances
  FDR => FDRE: 96 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1581.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:18:11 ; elapsed = 00:18:23 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:18:11 ; elapsed = 00:18:23 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zc702_i. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for zc702_i/ps7. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for zc702_i/xlconcat. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for zc702_i/proc_sys_reset_1. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for zc702_i/proc_sys_reset_2. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for zc702_i/proc_sys_reset_3. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for zc702_i/proc_sys_reset_0. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for zc702_i/datamover_0. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for zc702_i/datamover_1. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for zc702_i/datamover_2. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for zc702_i/datamover_3. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for zc702_i/madd_0. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for zc702_i/mmult_0. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for zc702_i/madd_0_if. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for zc702_i/mmult_0_if. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/xbar. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/xbar. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for zc702_i/acp_axcache_0xF. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_data_fifo. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/m00_couplers/m00_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/m01_couplers/m01_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/m03_couplers/m03_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/m04_couplers/m04_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/m05_couplers/m05_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 107).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 110).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_regslice. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 119).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 122).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s00_mmu. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s02_mmu. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 128).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s01_mmu. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for zc702_i/axi_interconnect_S_AXI_ACP/s03_mmu. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 134).
Applied set_property DONT_TOUCH = true for zc702_i/ps7/inst. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 137).
Applied set_property DONT_TOUCH = true for zc702_i/datamover_0/U0. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for zc702_i/datamover_1/U0. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for zc702_i/datamover_2/U0. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for zc702_i/datamover_3/U0. (constraint file  C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.runs/synth_1/dont_touch.xdc, line 198).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:18:15 ; elapsed = 00:18:27 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:35640]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:35640]
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "r_state" won't be mapped to RAM because it is too sparse.
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "sig_dbc_max" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_3_reg_237_pp0_it2_reg[63:10]' into 'tmp_3_reg_237_reg[63:10]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd.v:649]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_3_reg_237_pp0_it3_reg[63:10]' into 'tmp_3_reg_237_reg[63:10]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd.v:650]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_3_reg_237_pp0_it4_reg[63:10]' into 'tmp_3_reg_237_reg[63:10]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd.v:651]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_3_reg_237_pp0_it5_reg[63:10]' into 'tmp_3_reg_237_reg[63:10]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd.v:652]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_3_reg_237_pp0_it6_reg[63:10]' into 'tmp_3_reg_237_reg[63:10]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd.v:653]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_3_reg_237_pp0_it7_reg[63:10]' into 'tmp_3_reg_237_reg[63:10]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/madd_v1_0/66870b2e/hdl/verilog/madd.v:603]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_flatten_fu_140_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond4_fu_152_p2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'wr_addr_rdy_reg' into 'wr_data_rdy_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:420]
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "empty_i" won't be mapped to RAM because it is too sparse.
ROM "din_rdy_i" won't be mapped to RAM because it is too sparse.
ROM "word_cnt_0" won't be mapped to RAM because it is too sparse.
ROM "word_cnt_1" won't be mapped to RAM because it is too sparse.
ROM "full_last_word" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "empty_i" won't be mapped to RAM because it is too sparse.
ROM "din_rdy_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'ap_start_one_shot_reg' into 'ap_start_i_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_sync_module.vhd:612]
INFO: [Synth 8-4471] merging register 'set_ap_start_r_reg' into 'ap_start_i_reg' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_sync_module.vhd:768]
ROM "ap_cmd_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "input_mask_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "input_mask_clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "output_mask_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "run_continous" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1897_pp2_it1_reg[0:0]' into 'tmp_8_reg_1897_reg[0:0]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:11835]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1897_pp2_it2_reg[0:0]' into 'tmp_8_reg_1897_reg[0:0]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:11836]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1897_pp2_it3_reg[0:0]' into 'tmp_8_reg_1897_reg[0:0]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:11837]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1897_pp2_it4_reg[0:0]' into 'tmp_8_reg_1897_reg[0:0]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:11830]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it1_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12080]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it2_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12081]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it3_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12082]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it4_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12083]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it5_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12084]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it6_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12085]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it7_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12086]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it8_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12087]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it9_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12088]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it10_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12089]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it11_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12090]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it12_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12091]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it13_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12092]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it14_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12093]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it15_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12094]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it16_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12095]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it17_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12096]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it18_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12097]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it19_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12098]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it20_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12099]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it21_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12100]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it22_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12101]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it23_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12102]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it24_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12103]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it25_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12104]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it26_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12105]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it27_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12106]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it28_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12107]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it29_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12108]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it30_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12109]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it31_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12110]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it32_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12111]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it33_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12112]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it34_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12113]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it35_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12114]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it36_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12115]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it37_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12116]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it38_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12117]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it39_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12118]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it40_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12119]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it41_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12120]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it42_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12121]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it43_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12122]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it44_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12123]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it45_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12124]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it46_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12125]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it47_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12126]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it48_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12127]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it49_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12128]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it50_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12129]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it51_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12130]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it52_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12131]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it53_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12132]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it54_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12133]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it55_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12134]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it56_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12135]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it57_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12136]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it58_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12137]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it59_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12138]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it60_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12139]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it61_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12140]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it62_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12141]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it63_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12142]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it64_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12143]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it65_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12144]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it66_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12145]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it67_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12146]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it68_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12147]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it69_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12148]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it70_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12149]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it71_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12150]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it72_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12151]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it73_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12152]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1926_pp2_it74_reg[63:6]' into 'tmp_11_reg_1926_reg[63:6]' [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:12153]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it124_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7606]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr1_reg_1868_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8984]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_flatten_fu_1544_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten8_fu_1630_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten1_fu_1725_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond1_i_fu_1737_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond1_fu_1642_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_fu_1556_p2" won't be mapped to RAM because it is too sparse.
ROM "aux1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "aux" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "empty_i" won't be mapped to RAM because it is too sparse.
ROM "din_rdy_i" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:130]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:907]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:908]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net none in module/entity xd_oarg_s2s_adapter does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:133]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/ip/zc702_processing_system7_1_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:18:43 ; elapsed = 00:18:57 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized0:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'floating_point_v7_0__parameterized0:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized0:/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'floating_point_v7_0__parameterized0:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_0__parameterized0:/i_synth/\ADDSUB_OP.ADDSUB /\SPEED_OP.DSP.OP /\DSP48E1_BODY.ALIGN_ADD /SUB_DELAY' (floating_point_v7_0_delay__parameterized0) to 'floating_point_v7_0__parameterized0:/i_synth/\ADDSUB_OP.ADDSUB /\SPEED_OP.DSP.OP /\DSP48E1_BODY.ALIGN_ADD /SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'mmult_fmul_32ns_32ns_32_4_max_dsp:/mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_fmul_32ns_32ns_32_4_max_dsp:/mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_fmul_32ns_32ns_32_4_max_dsp:/mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_fmul_32ns_32ns_32_4_max_dsp:/mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmult__GB0    |           1|     37587|
|2     |mmult__GB1    |           1|      9505|
|3     |mmult__GB2    |           1|     16360|
|4     |mmult__GB3    |           1|     14549|
|5     |zc702__GCB0   |           1|     28043|
|6     |zc702__GCB1   |           1|     13812|
|7     |zc702__GCB2   |           1|     16770|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:18:48 ; elapsed = 00:19:01 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it123_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7599]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it122_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7592]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it121_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7585]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it120_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7578]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it119_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7564]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it118_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7557]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it117_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7550]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it116_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7543]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it115_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7536]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it114_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7529]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it113_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7522]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it112_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7515]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it111_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7508]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it110_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7501]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it109_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7487]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it108_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7480]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it107_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7473]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it106_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7466]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it105_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7459]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it104_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7452]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it103_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7445]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it102_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7438]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it101_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7431]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it100_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7424]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it99_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:7424]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it98_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8236]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it97_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8229]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it96_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8222]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it95_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8215]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it94_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8208]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it93_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8201]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it92_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8194]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it91_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8187]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it90_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8180]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it89_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8166]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it88_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8159]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it87_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8152]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it86_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8145]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it85_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8138]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it84_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8131]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it83_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8124]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it82_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8117]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it81_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8110]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it80_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8103]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it79_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8089]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it78_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8082]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it77_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8075]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it76_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8068]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it75_reg' and it is trimmed from '7' to '6' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/mmult_v1_0/4d23c27d/hdl/verilog/mmult.v:8061]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten8_fu_1630_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten_fu_1544_p2" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten1_fu_1725_p2" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "OARGS_GEN.OUTPUT_ARGS_GEN[0].M2S_GEN.OARG_M2S_I/CONVERTER_I/word_cnt_0" won't be mapped to RAM because it is too sparse.
ROM "OARGS_GEN.OUTPUT_ARGS_GEN[0].M2S_GEN.OARG_M2S_I/CONVERTER_I/word_cnt_1" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "inst/exitcond_flatten_fu_140_p2" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:19:10 ; elapsed = 00:19:24 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:19:10 ; elapsed = 00:19:24 . Memory (MB): peak = 1581.793 ; gain = 1398.199

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmult__GB0    |           1|     40678|
|2     |mmult__GB1    |           1|     10066|
|3     |mmult__GB2    |           1|     17716|
|4     |mmult__GB3    |           1|     14548|
|5     |zc702__GCB0   |           1|     28905|
|6     |zc702__GCB1   |           1|     14725|
|7     |zc702__GCB2   |           1|     17381|
+------+--------------+------------+----------+
INFO: [Synth 8-3969] The signal a_buf_4_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_5_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_6_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_7_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_8_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_11_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_15_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_4_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_5_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_6_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_7_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_8_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_10_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_11_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_12_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_13_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_14_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_15_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_9_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_3_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_2_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_1_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_0_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_9_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_3_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_2_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_1_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_0_U/mmult_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_2/\mmult_fadd_32ns_32ns_32_5_full_dsp_U0/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_2/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_2/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it9_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_2/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_2/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it19_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_2/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it34_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_2/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it29_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_2/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it94_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_2/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it89_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it44_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it39_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it54_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it49_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it64_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it59_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it74_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it69_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it84_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it79_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it104_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it99_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it109_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_10_reg_1965_pp2_it124_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zc702_i/mmult_0/insti_3_0/\ap_reg_ppstg_tmp_9_reg_1902_pp2_it119_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:20:47 ; elapsed = 00:21:31 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:20:47 ; elapsed = 00:21:31 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:20:47 ; elapsed = 00:21:31 . Memory (MB): peak = 1581.793 ; gain = 1398.199

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmult__GB0    |           1|     35930|
|2     |mmult__GB1    |           1|      9003|
|3     |mmult__GB2    |           1|     15536|
|4     |mmult__GB3    |           1|      1837|
|5     |zc702__GCB0   |           1|     24766|
|6     |zc702__GCB1   |           1|     11830|
|7     |zc702__GCB2   |           1|     13449|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:20:47 ; elapsed = 00:21:31 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:21:14 ; elapsed = 00:21:59 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:21:41 ; elapsed = 00:22:26 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmult__GB0    |           1|     35930|
|2     |mmult__GB1    |           1|      9003|
|3     |mmult__GB2    |           1|     15536|
|4     |mmult__GB3    |           1|      1837|
|5     |zc702__GCB0   |           1|     24766|
|6     |zc702__GCB1   |           1|     11830|
|7     |zc702__GCB2   |           1|     13449|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[149] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[148] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[147] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[146] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[145] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[144] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[143] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[142] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[141] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[140] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[139] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[138] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[137] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[136] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[135] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[134] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[133] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[132] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[131] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[130] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[129] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[128] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[127] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[126] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[125] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[124] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[123] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[122] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[121] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[120] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[119] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[118] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[117] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[116] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[115] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[114] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[113] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[112] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[111] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[110] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[109] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[108] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[107] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[106] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[105] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[104] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[103] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[102] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[101] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[100] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[99] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[98] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[97] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[96] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[95] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[94] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[93] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[92] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[91] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[90] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[89] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[88] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[87] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[86] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[85] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[84] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[83] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[82] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[81] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[80] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[79] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[78] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[77] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[76] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[75] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[74] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[73] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[72] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[71] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[70] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[69] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[68] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[67] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[65] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[64] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[29] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[28] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[27] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[24] ) is unused and will be removed from module axi_dma_smple_sm__1.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_dma__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_dma__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_dma__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_dma__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance \U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:23:30 ; elapsed = 00:24:34 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:23:36 ; elapsed = 00:24:40 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:23:37 ; elapsed = 00:24:40 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:23:54 ; elapsed = 00:24:58 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     4|
|3     |CARRY4     |   355|
|4     |DSP48E1    |    33|
|5     |DSP48E1_1  |    33|
|6     |DSP48E1_2  |    32|
|7     |DSP48E1_3  |    32|
|8     |DSP48E1_4  |    32|
|9     |GND        |     5|
|10    |LUT1       |  1183|
|11    |LUT2       |  3038|
|12    |LUT3       |  5191|
|13    |LUT4       |  3755|
|14    |LUT5       |  3145|
|15    |LUT6       |  7228|
|16    |MUXCY      |  2183|
|17    |MUXCY_L    |   111|
|18    |MUXF7      |   125|
|19    |PS7        |     1|
|20    |RAM32M     |    75|
|21    |RAM32X1D   |     1|
|22    |RAMB18E1   |     4|
|23    |RAMB18E1_1 |     2|
|24    |RAMB36E1_1 |     4|
|25    |RAMB36E1_2 |     6|
|26    |RAMB36E1_3 |     3|
|27    |RAMB36E1_4 |     2|
|28    |RAMB36E1_5 |     2|
|29    |RAMB36E1_6 |    32|
|30    |SRL16      |     4|
|31    |SRL16E     |   490|
|32    |SRLC32E    |   209|
|33    |VCC        |     1|
|34    |XORCY      |   639|
|35    |FDCE       |  1050|
|36    |FDE        |    99|
|37    |FDPE       |   274|
|38    |FDR        |    64|
|39    |FDRE       | 23916|
|40    |FDSE       |   180|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:23:57 ; elapsed = 00:25:00 . Memory (MB): peak = 1581.793 ; gain = 1398.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:23:22 . Memory (MB): peak = 1581.793 ; gain = 515.848
Synthesis Optimization Complete : Time (s): cpu = 00:23:57 ; elapsed = 00:25:01 . Memory (MB): peak = 1581.793 ; gain = 1398.199
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_0_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_11_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_15_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_1_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_2_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_3_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_4_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_5_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_6_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_7_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_8_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/a_buf_9_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_0_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_10_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_11_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_12_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_13_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_14_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_15_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_1_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_2_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_3_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_4_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_5_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_6_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_7_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_8_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0/inst/b_buf_9_U/mmult_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/madd_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/WR_PORT_WIDER_GEN.USE_SDP_GEN.BANK_I/PORT_64_GEN.BRAM_7_SERIES.BRAM_I' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/madd_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/WR_PORT_WIDER_GEN.USE_SDP_GEN.BANK_I/PORT_64_GEN.BRAM_7_SERIES.BRAM_I' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/madd_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].M2S_GEN.OARG_M2S_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/WR_PORT_NARROWER_GEN.DONT_USE_SDP_GEN.BANK_I/NO_DEPTH_EXPANSION_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.BRAM_I' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zc702_i/madd_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].M2S_GEN.OARG_M2S_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/WR_PORT_NARROWER_GEN.DONT_USE_SDP_GEN.BANK_I/NO_DEPTH_EXPANSION_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.BRAM_I' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 1565 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zc702_i/axi_interconnect_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 851 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 602 instances
  FDE => FDRE: 99 instances
  FDR => FDRE: 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 75 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 4 instances
  SRLC32E => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
2043 Infos, 404 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:24:16 ; elapsed = 00:25:16 . Memory (MB): peak = 1581.793 ; gain = 1267.816
INFO: [Common 17-600] The following parameters have non-default value.
synth.vivado.isSynthRun
# write_checkpoint -noxdef zc702_wrapper.dcp
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1581.793 ; gain = 0.000
# catch { report_utilization -file zc702_wrapper_utilization_synth.rpt -pb zc702_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.921 . Memory (MB): peak = 1581.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 05 13:43:16 2015...
