

================================================================
== Vitis HLS Report for 'Gamma'
================================================================
* Date:           Wed Nov  8 16:03:35 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.907 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max   |    min   |    max    |  min |    max   |   Type  |
    +---------+----------+----------+-----------+------+----------+---------+
    |     1029|  11803269|  6.860 us|  78.692 ms|  1029|  11803269|       no|
    +---------+----------+----------+-----------+------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+------+-------+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+------+-------+---------+
        |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126  |Gamma_Pipeline_VITIS_LOOP_315_1  |     1027|     1027|   6.847 us|  6.847 us|  1027|   1027|       no|
        |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160  |Gamma_Pipeline_VITIS_LOOP_327_4  |        6|    16389|  40.002 ns|  0.109 ms|     6|  16389|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+------+-------+---------+

        * Loop: 
        +--------------------+---------+----------+-----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles)  | Iteration |  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |    max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+----------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_325_3  |        0|  11802240|  9 ~ 16392|          -|          -|  0 ~ 720|        no|
        +--------------------+---------+----------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     327|    146|    -|
|Memory           |       12|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    520|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|    0|     366|    694|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+----+-----+
    |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126  |Gamma_Pipeline_VITIS_LOOP_315_1  |        0|   0|   68|  62|    0|
    |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160  |Gamma_Pipeline_VITIS_LOOP_327_4  |        0|   0|  259|  84|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+----+-----+
    |Total                                       |                                 |        0|   0|  327| 146|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_0_U    |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_0_1_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_0_2_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_0_3_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_U    |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_1_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_2_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_3_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_U    |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_1_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_2_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_3_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |       12|  0|   0|    0| 12288|  120|    12|       122880|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_2_fu_202_p2         |         +|   0|  0|  13|          10|           1|
    |icmp_ln325_fu_197_p2  |      icmp|   0|  0|  13|          10|          10|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          21|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  31|          6|    1|          6|
    |ap_done           |   9|          2|    1|          2|
    |imgGamma_write    |   9|          2|    1|          2|
    |imgRgb_read       |   9|          2|    1|          2|
    |lut_0_1_address0  |  14|          3|   10|         30|
    |lut_0_1_ce0       |  14|          3|    1|          3|
    |lut_0_1_we0       |   9|          2|    1|          2|
    |lut_0_2_address0  |  14|          3|   10|         30|
    |lut_0_2_ce0       |  14|          3|    1|          3|
    |lut_0_2_we0       |   9|          2|    1|          2|
    |lut_0_3_address0  |  14|          3|   10|         30|
    |lut_0_3_ce0       |  14|          3|    1|          3|
    |lut_0_3_we0       |   9|          2|    1|          2|
    |lut_0_address0    |  14|          3|   10|         30|
    |lut_0_ce0         |  14|          3|    1|          3|
    |lut_0_we0         |   9|          2|    1|          2|
    |lut_1_1_address0  |  14|          3|   10|         30|
    |lut_1_1_ce0       |  14|          3|    1|          3|
    |lut_1_1_we0       |   9|          2|    1|          2|
    |lut_1_2_address0  |  14|          3|   10|         30|
    |lut_1_2_ce0       |  14|          3|    1|          3|
    |lut_1_2_we0       |   9|          2|    1|          2|
    |lut_1_3_address0  |  14|          3|   10|         30|
    |lut_1_3_ce0       |  14|          3|    1|          3|
    |lut_1_3_we0       |   9|          2|    1|          2|
    |lut_1_address0    |  14|          3|   10|         30|
    |lut_1_ce0         |  14|          3|    1|          3|
    |lut_1_we0         |   9|          2|    1|          2|
    |lut_2_1_address0  |  14|          3|   10|         30|
    |lut_2_1_ce0       |  14|          3|    1|          3|
    |lut_2_1_we0       |   9|          2|    1|          2|
    |lut_2_2_address0  |  14|          3|   10|         30|
    |lut_2_2_ce0       |  14|          3|    1|          3|
    |lut_2_2_we0       |   9|          2|    1|          2|
    |lut_2_3_address0  |  14|          3|   10|         30|
    |lut_2_3_ce0       |  14|          3|    1|          3|
    |lut_2_3_we0       |   9|          2|    1|          2|
    |lut_2_address0    |  14|          3|   10|         30|
    |lut_2_ce0         |  14|          3|    1|          3|
    |lut_2_we0         |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    |y_fu_62           |   9|          2|   10|         20|
    +------------------+----+-----------+-----+-----------+
    |Total             | 520|        112|  159|        454|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   5|   0|    5|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |empty_90_reg_225                                         |  10|   0|   10|          0|
    |empty_reg_220                                            |  10|   0|   10|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                           |   1|   0|    1|          0|
    |y_fu_62                                                  |  10|   0|   10|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  39|   0|   39|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|imgRgb_dout              |   in|  120|     ap_fifo|        imgRgb|       pointer|
|imgRgb_num_data_valid    |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgRgb_fifo_cap          |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgRgb_empty_n           |   in|    1|     ap_fifo|        imgRgb|       pointer|
|imgRgb_read              |  out|    1|     ap_fifo|        imgRgb|       pointer|
|imgGamma_din             |  out|  120|     ap_fifo|      imgGamma|       pointer|
|imgGamma_num_data_valid  |   in|    5|     ap_fifo|      imgGamma|       pointer|
|imgGamma_fifo_cap        |   in|    5|     ap_fifo|      imgGamma|       pointer|
|imgGamma_full_n          |   in|    1|     ap_fifo|      imgGamma|       pointer|
|imgGamma_write           |  out|    1|     ap_fifo|      imgGamma|       pointer|
|width                    |   in|   16|     ap_none|         width|       pointer|
|height                   |   in|   16|     ap_none|        height|       pointer|
|gamma_lut_0_address0     |  out|   10|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_ce0          |  out|    1|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_q0           |   in|   16|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_1_address0     |  out|   10|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_ce0          |  out|    1|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_q0           |   in|   16|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_2_address0     |  out|   10|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_ce0          |  out|    1|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_q0           |   in|   16|   ap_memory|   gamma_lut_2|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

