Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Thu Apr 09 16:17:32 2015
| Host              : Jeronimo running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file use_Iterative_Sorter_FSM_timing_summary_routed.rpt -rpx use_Iterative_Sorter_FSM_timing_summary_routed.rpx
| Design            : use_Iterative_Sorter_FSM
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.432        0.000                      0                 1092        0.103        0.000                      0                 1092        4.500        0.000                       0                   560  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.432        0.000                      0                 1092        0.103        0.000                      0                 1092        4.500        0.000                       0                   560  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 sort/arr_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[3][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.214ns (28.030%)  route 3.117ns (71.970%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 13.799 - 10.000 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.322     4.057    sort/clk_IBUF_BUFG
    SLICE_X81Y55                                                      r  sort/arr_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     4.398 r  sort/arr_reg[4][2]/Q
                         net (fo=7, routed)           1.252     5.650    sort/p_4_in[2]
    SLICE_X77Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.747 r  sort/arr[4][31]_i_37/O
                         net (fo=1, routed)           0.000     5.747    sort/n_0_arr[4][31]_i_37
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.159 r  sort/arr_reg[4][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.159    sort/n_0_arr_reg[4][31]_i_22
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.248 r  sort/arr_reg[4][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.248    sort/n_0_arr_reg[4][31]_i_13
    SLICE_X77Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.337 r  sort/arr_reg[4][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.337    sort/n_0_arr_reg[4][31]_i_4
    SLICE_X77Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.426 r  sort/arr_reg[4][31]_i_3/CO[3]
                         net (fo=3, routed)           0.767     7.193    sort/n_0_arr_reg[4][31]_i_3
    SLICE_X79Y65         LUT5 (Prop_lut5_I1_O)        0.097     7.290 r  sort/arr[3][31]_i_1/O
                         net (fo=32, routed)          1.098     8.388    sort/n_0_arr[3][31]_i_1
    SLICE_X73Y57         FDRE                                         r  sort/arr_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.209    13.799    sort/clk_IBUF_BUFG
    SLICE_X73Y57                                                      r  sort/arr_reg[3][3]/C
                         clock pessimism              0.206    14.005    
                         clock uncertainty           -0.035    13.969    
    SLICE_X73Y57         FDRE (Setup_fdre_C_CE)      -0.150    13.819    sort/arr_reg[3][3]
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.103ns (25.903%)  route 3.155ns (74.097%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X86Y59                                                      r  sort/arr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[1][5]/Q
                         net (fo=7, routed)           1.435     5.837    sort/p_1_in[5]
    SLICE_X75Y60         LUT4 (Prop_lut4_I2_O)        0.097     5.934 r  sort/arr[1][31]_i_36/O
                         net (fo=1, routed)           0.000     5.934    sort/n_0_arr[1][31]_i_36
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.235 r  sort/arr_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.235    sort/n_0_arr_reg[1][31]_i_22
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.324 r  sort/arr_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.324    sort/n_0_arr_reg[1][31]_i_13
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.413 r  sort/arr_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.413    sort/n_0_arr_reg[1][31]_i_4
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.502 r  sort/arr_reg[1][31]_i_3/CO[3]
                         net (fo=3, routed)           0.917     7.419    sort/n_0_arr_reg[1][31]_i_3
    SLICE_X78Y64         LUT5 (Prop_lut5_I3_O)        0.097     7.516 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          0.804     8.320    sort/n_0_arr[1][31]_i_1
    SLICE_X85Y60         FDRE                                         r  sort/arr_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.220    13.810    sort/clk_IBUF_BUFG
    SLICE_X85Y60                                                      r  sort/arr_reg[1][1]/C
                         clock pessimism              0.206    14.016    
                         clock uncertainty           -0.035    13.980    
    SLICE_X85Y60         FDRE (Setup_fdre_C_CE)      -0.150    13.830    sort/arr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.103ns (25.903%)  route 3.155ns (74.097%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X86Y59                                                      r  sort/arr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[1][5]/Q
                         net (fo=7, routed)           1.435     5.837    sort/p_1_in[5]
    SLICE_X75Y60         LUT4 (Prop_lut4_I2_O)        0.097     5.934 r  sort/arr[1][31]_i_36/O
                         net (fo=1, routed)           0.000     5.934    sort/n_0_arr[1][31]_i_36
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.235 r  sort/arr_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.235    sort/n_0_arr_reg[1][31]_i_22
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.324 r  sort/arr_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.324    sort/n_0_arr_reg[1][31]_i_13
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.413 r  sort/arr_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.413    sort/n_0_arr_reg[1][31]_i_4
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.502 r  sort/arr_reg[1][31]_i_3/CO[3]
                         net (fo=3, routed)           0.917     7.419    sort/n_0_arr_reg[1][31]_i_3
    SLICE_X78Y64         LUT5 (Prop_lut5_I3_O)        0.097     7.516 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          0.804     8.320    sort/n_0_arr[1][31]_i_1
    SLICE_X85Y60         FDRE                                         r  sort/arr_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.220    13.810    sort/clk_IBUF_BUFG
    SLICE_X85Y60                                                      r  sort/arr_reg[1][4]/C
                         clock pessimism              0.206    14.016    
                         clock uncertainty           -0.035    13.980    
    SLICE_X85Y60         FDRE (Setup_fdre_C_CE)      -0.150    13.830    sort/arr_reg[1][4]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[0][18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.103ns (26.425%)  route 3.071ns (73.575%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X86Y59                                                      r  sort/arr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[1][5]/Q
                         net (fo=7, routed)           1.435     5.837    sort/p_1_in[5]
    SLICE_X75Y60         LUT4 (Prop_lut4_I2_O)        0.097     5.934 r  sort/arr[1][31]_i_36/O
                         net (fo=1, routed)           0.000     5.934    sort/n_0_arr[1][31]_i_36
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.235 r  sort/arr_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.235    sort/n_0_arr_reg[1][31]_i_22
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.324 r  sort/arr_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.324    sort/n_0_arr_reg[1][31]_i_13
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.413 r  sort/arr_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.413    sort/n_0_arr_reg[1][31]_i_4
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.502 r  sort/arr_reg[1][31]_i_3/CO[3]
                         net (fo=3, routed)           0.816     7.318    sort/n_0_arr_reg[1][31]_i_3
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.097     7.415 r  sort/arr[0][31]_i_1/O
                         net (fo=32, routed)          0.821     8.236    sort/n_0_arr[0][31]_i_1
    SLICE_X72Y62         FDRE                                         r  sort/arr_reg[0][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.206    13.796    sort/clk_IBUF_BUFG
    SLICE_X72Y62                                                      r  sort/arr_reg[0][18]/C
                         clock pessimism              0.206    14.002    
                         clock uncertainty           -0.035    13.966    
    SLICE_X72Y62         FDRE (Setup_fdre_C_CE)      -0.150    13.816    sort/arr_reg[0][18]
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[0][19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.103ns (26.425%)  route 3.071ns (73.575%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X86Y59                                                      r  sort/arr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[1][5]/Q
                         net (fo=7, routed)           1.435     5.837    sort/p_1_in[5]
    SLICE_X75Y60         LUT4 (Prop_lut4_I2_O)        0.097     5.934 r  sort/arr[1][31]_i_36/O
                         net (fo=1, routed)           0.000     5.934    sort/n_0_arr[1][31]_i_36
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.235 r  sort/arr_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.235    sort/n_0_arr_reg[1][31]_i_22
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.324 r  sort/arr_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.324    sort/n_0_arr_reg[1][31]_i_13
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.413 r  sort/arr_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.413    sort/n_0_arr_reg[1][31]_i_4
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.502 r  sort/arr_reg[1][31]_i_3/CO[3]
                         net (fo=3, routed)           0.816     7.318    sort/n_0_arr_reg[1][31]_i_3
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.097     7.415 r  sort/arr[0][31]_i_1/O
                         net (fo=32, routed)          0.821     8.236    sort/n_0_arr[0][31]_i_1
    SLICE_X72Y62         FDRE                                         r  sort/arr_reg[0][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.206    13.796    sort/clk_IBUF_BUFG
    SLICE_X72Y62                                                      r  sort/arr_reg[0][19]/C
                         clock pessimism              0.206    14.002    
                         clock uncertainty           -0.035    13.966    
    SLICE_X72Y62         FDRE (Setup_fdre_C_CE)      -0.150    13.816    sort/arr_reg[0][19]
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[0][22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.103ns (26.425%)  route 3.071ns (73.575%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X86Y59                                                      r  sort/arr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[1][5]/Q
                         net (fo=7, routed)           1.435     5.837    sort/p_1_in[5]
    SLICE_X75Y60         LUT4 (Prop_lut4_I2_O)        0.097     5.934 r  sort/arr[1][31]_i_36/O
                         net (fo=1, routed)           0.000     5.934    sort/n_0_arr[1][31]_i_36
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.235 r  sort/arr_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.235    sort/n_0_arr_reg[1][31]_i_22
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.324 r  sort/arr_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.324    sort/n_0_arr_reg[1][31]_i_13
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.413 r  sort/arr_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.413    sort/n_0_arr_reg[1][31]_i_4
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.502 r  sort/arr_reg[1][31]_i_3/CO[3]
                         net (fo=3, routed)           0.816     7.318    sort/n_0_arr_reg[1][31]_i_3
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.097     7.415 r  sort/arr[0][31]_i_1/O
                         net (fo=32, routed)          0.821     8.236    sort/n_0_arr[0][31]_i_1
    SLICE_X72Y62         FDRE                                         r  sort/arr_reg[0][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.206    13.796    sort/clk_IBUF_BUFG
    SLICE_X72Y62                                                      r  sort/arr_reg[0][22]/C
                         clock pessimism              0.206    14.002    
                         clock uncertainty           -0.035    13.966    
    SLICE_X72Y62         FDRE (Setup_fdre_C_CE)      -0.150    13.816    sort/arr_reg[0][22]
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[0][23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.103ns (26.425%)  route 3.071ns (73.575%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X86Y59                                                      r  sort/arr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[1][5]/Q
                         net (fo=7, routed)           1.435     5.837    sort/p_1_in[5]
    SLICE_X75Y60         LUT4 (Prop_lut4_I2_O)        0.097     5.934 r  sort/arr[1][31]_i_36/O
                         net (fo=1, routed)           0.000     5.934    sort/n_0_arr[1][31]_i_36
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.235 r  sort/arr_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.235    sort/n_0_arr_reg[1][31]_i_22
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.324 r  sort/arr_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.324    sort/n_0_arr_reg[1][31]_i_13
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.413 r  sort/arr_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.413    sort/n_0_arr_reg[1][31]_i_4
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.502 r  sort/arr_reg[1][31]_i_3/CO[3]
                         net (fo=3, routed)           0.816     7.318    sort/n_0_arr_reg[1][31]_i_3
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.097     7.415 r  sort/arr[0][31]_i_1/O
                         net (fo=32, routed)          0.821     8.236    sort/n_0_arr[0][31]_i_1
    SLICE_X72Y62         FDRE                                         r  sort/arr_reg[0][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.206    13.796    sort/clk_IBUF_BUFG
    SLICE_X72Y62                                                      r  sort/arr_reg[0][23]/C
                         clock pessimism              0.206    14.002    
                         clock uncertainty           -0.035    13.966    
    SLICE_X72Y62         FDRE (Setup_fdre_C_CE)      -0.150    13.816    sort/arr_reg[0][23]
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.103ns (26.691%)  route 3.029ns (73.309%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 13.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X86Y59                                                      r  sort/arr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[1][5]/Q
                         net (fo=7, routed)           1.435     5.837    sort/p_1_in[5]
    SLICE_X75Y60         LUT4 (Prop_lut4_I2_O)        0.097     5.934 r  sort/arr[1][31]_i_36/O
                         net (fo=1, routed)           0.000     5.934    sort/n_0_arr[1][31]_i_36
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.235 r  sort/arr_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.235    sort/n_0_arr_reg[1][31]_i_22
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.324 r  sort/arr_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.324    sort/n_0_arr_reg[1][31]_i_13
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.413 r  sort/arr_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.413    sort/n_0_arr_reg[1][31]_i_4
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.502 r  sort/arr_reg[1][31]_i_3/CO[3]
                         net (fo=3, routed)           0.917     7.419    sort/n_0_arr_reg[1][31]_i_3
    SLICE_X78Y64         LUT5 (Prop_lut5_I3_O)        0.097     7.516 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          0.678     8.194    sort/n_0_arr[1][31]_i_1
    SLICE_X75Y57         FDRE                                         r  sort/arr_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.211    13.801    sort/clk_IBUF_BUFG
    SLICE_X75Y57                                                      r  sort/arr_reg[1][11]/C
                         clock pessimism              0.206    14.007    
                         clock uncertainty           -0.035    13.971    
    SLICE_X75Y57         FDRE (Setup_fdre_C_CE)      -0.150    13.821    sort/arr_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.103ns (26.691%)  route 3.029ns (73.309%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 13.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X86Y59                                                      r  sort/arr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[1][5]/Q
                         net (fo=7, routed)           1.435     5.837    sort/p_1_in[5]
    SLICE_X75Y60         LUT4 (Prop_lut4_I2_O)        0.097     5.934 r  sort/arr[1][31]_i_36/O
                         net (fo=1, routed)           0.000     5.934    sort/n_0_arr[1][31]_i_36
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.235 r  sort/arr_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.235    sort/n_0_arr_reg[1][31]_i_22
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.324 r  sort/arr_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.324    sort/n_0_arr_reg[1][31]_i_13
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.413 r  sort/arr_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.413    sort/n_0_arr_reg[1][31]_i_4
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.502 r  sort/arr_reg[1][31]_i_3/CO[3]
                         net (fo=3, routed)           0.917     7.419    sort/n_0_arr_reg[1][31]_i_3
    SLICE_X78Y64         LUT5 (Prop_lut5_I3_O)        0.097     7.516 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          0.678     8.194    sort/n_0_arr[1][31]_i_1
    SLICE_X75Y57         FDRE                                         r  sort/arr_reg[1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.211    13.801    sort/clk_IBUF_BUFG
    SLICE_X75Y57                                                      r  sort/arr_reg[1][15]/C
                         clock pessimism              0.206    14.007    
                         clock uncertainty           -0.035    13.971    
    SLICE_X75Y57         FDRE (Setup_fdre_C_CE)      -0.150    13.821    sort/arr_reg[1][15]
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.103ns (26.691%)  route 3.029ns (73.309%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 13.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X86Y59                                                      r  sort/arr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[1][5]/Q
                         net (fo=7, routed)           1.435     5.837    sort/p_1_in[5]
    SLICE_X75Y60         LUT4 (Prop_lut4_I2_O)        0.097     5.934 r  sort/arr[1][31]_i_36/O
                         net (fo=1, routed)           0.000     5.934    sort/n_0_arr[1][31]_i_36
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.235 r  sort/arr_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.235    sort/n_0_arr_reg[1][31]_i_22
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.324 r  sort/arr_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.324    sort/n_0_arr_reg[1][31]_i_13
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.413 r  sort/arr_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.413    sort/n_0_arr_reg[1][31]_i_4
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.502 r  sort/arr_reg[1][31]_i_3/CO[3]
                         net (fo=3, routed)           0.917     7.419    sort/n_0_arr_reg[1][31]_i_3
    SLICE_X78Y64         LUT5 (Prop_lut5_I3_O)        0.097     7.516 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          0.678     8.194    sort/n_0_arr[1][31]_i_1
    SLICE_X75Y57         FDRE                                         r  sort/arr_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         1.211    13.801    sort/clk_IBUF_BUFG
    SLICE_X75Y57                                                      r  sort/arr_reg[1][3]/C
                         clock pessimism              0.206    14.007    
                         clock uncertainty           -0.035    13.971    
    SLICE_X75Y57         FDRE (Setup_fdre_C_CE)      -0.150    13.821    sort/arr_reg[1][3]
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  5.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 big_number_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.604     1.437    clk_IBUF_BUFG
    SLICE_X85Y61                                                      r  big_number_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  big_number_reg[174]/Q
                         net (fo=1, routed)           0.051     1.629    sort/big_number[174]
    SLICE_X84Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.674 r  sort/arr[5][14]_i_1/O
                         net (fo=1, routed)           0.000     1.674    sort/next_arr[5]_2[14]
    SLICE_X84Y61         FDRE                                         r  sort/arr_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.876     1.945    sort/clk_IBUF_BUFG
    SLICE_X84Y61                                                      r  sort/arr_reg[5][14]/C
                         clock pessimism             -0.494     1.450    
    SLICE_X84Y61         FDRE (Hold_fdre_C_D)         0.121     1.571    sort/arr_reg[5][14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 big_number_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.595     1.428    clk_IBUF_BUFG
    SLICE_X81Y68                                                      r  big_number_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  big_number_reg[221]/Q
                         net (fo=1, routed)           0.053     1.622    sort/big_number[221]
    SLICE_X80Y68         LUT5 (Prop_lut5_I3_O)        0.045     1.667 r  sort/arr[6][29]_i_1/O
                         net (fo=1, routed)           0.000     1.667    sort/next_arr[6]_1[29]
    SLICE_X80Y68         FDRE                                         r  sort/arr_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.865     1.934    sort/clk_IBUF_BUFG
    SLICE_X80Y68                                                      r  sort/arr_reg[6][29]/C
                         clock pessimism             -0.492     1.441    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.121     1.562    sort/arr_reg[6][29]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 big_number_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.596     1.429    clk_IBUF_BUFG
    SLICE_X79Y65                                                      r  big_number_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  big_number_reg[155]/Q
                         net (fo=1, routed)           0.053     1.623    sort/big_number[155]
    SLICE_X78Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.668 r  sort/arr[4][27]_i_1/O
                         net (fo=1, routed)           0.000     1.668    sort/next_arr[4]_3[27]
    SLICE_X78Y65         FDRE                                         r  sort/arr_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.866     1.935    sort/clk_IBUF_BUFG
    SLICE_X78Y65                                                      r  sort/arr_reg[4][27]/C
                         clock pessimism             -0.492     1.442    
    SLICE_X78Y65         FDRE (Hold_fdre_C_D)         0.121     1.563    sort/arr_reg[4][27]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 big_number_reg[185]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.590     1.423    clk_IBUF_BUFG
    SLICE_X72Y66                                                      r  big_number_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  big_number_reg[185]/Q
                         net (fo=1, routed)           0.050     1.614    sort/big_number[185]
    SLICE_X73Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.659 r  sort/arr[5][25]_i_1/O
                         net (fo=1, routed)           0.000     1.659    sort/next_arr[5]_2[25]
    SLICE_X73Y66         FDRE                                         r  sort/arr_reg[5][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.860     1.929    sort/clk_IBUF_BUFG
    SLICE_X73Y66                                                      r  sort/arr_reg[5][25]/C
                         clock pessimism             -0.492     1.436    
    SLICE_X73Y66         FDRE (Hold_fdre_C_D)         0.092     1.528    sort/arr_reg[5][25]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 big_number_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.605     1.438    clk_IBUF_BUFG
    SLICE_X82Y59                                                      r  big_number_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  big_number_reg[97]/Q
                         net (fo=1, routed)           0.053     1.632    sort/big_number[97]
    SLICE_X83Y59         LUT5 (Prop_lut5_I3_O)        0.045     1.677 r  sort/arr[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.677    sort/next_arr[3]_4[1]
    SLICE_X83Y59         FDRE                                         r  sort/arr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.877     1.946    sort/clk_IBUF_BUFG
    SLICE_X83Y59                                                      r  sort/arr_reg[3][1]/C
                         clock pessimism             -0.494     1.451    
    SLICE_X83Y59         FDRE (Hold_fdre_C_D)         0.091     1.542    sort/arr_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 big_number_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.798%)  route 0.110ns (37.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.589     1.422    clk_IBUF_BUFG
    SLICE_X73Y67                                                      r  big_number_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y67         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  big_number_reg[92]/Q
                         net (fo=1, routed)           0.110     1.674    sort/big_number[92]
    SLICE_X74Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.719 r  sort/arr[2][28]_i_1/O
                         net (fo=1, routed)           0.000     1.719    sort/next_arr[2]_5[28]
    SLICE_X74Y67         FDRE                                         r  sort/arr_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.862     1.931    sort/clk_IBUF_BUFG
    SLICE_X74Y67                                                      r  sort/arr_reg[2][28]/C
                         clock pessimism             -0.469     1.461    
    SLICE_X74Y67         FDRE (Hold_fdre_C_D)         0.121     1.582    sort/arr_reg[2][28]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 big_number_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.593     1.426    clk_IBUF_BUFG
    SLICE_X79Y68                                                      r  big_number_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y68         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  big_number_reg[120]/Q
                         net (fo=1, routed)           0.086     1.653    sort/big_number[120]
    SLICE_X78Y68         LUT5 (Prop_lut5_I3_O)        0.045     1.698 r  sort/arr[3][24]_i_1/O
                         net (fo=1, routed)           0.000     1.698    sort/next_arr[3]_4[24]
    SLICE_X78Y68         FDRE                                         r  sort/arr_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.863     1.932    sort/clk_IBUF_BUFG
    SLICE_X78Y68                                                      r  sort/arr_reg[3][24]/C
                         clock pessimism             -0.492     1.439    
    SLICE_X78Y68         FDRE (Hold_fdre_C_D)         0.120     1.559    sort/arr_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 big_number_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.595     1.428    clk_IBUF_BUFG
    SLICE_X81Y68                                                      r  big_number_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  big_number_reg[218]/Q
                         net (fo=1, routed)           0.086     1.655    sort/big_number[218]
    SLICE_X80Y68         LUT5 (Prop_lut5_I3_O)        0.045     1.700 r  sort/arr[6][26]_i_1/O
                         net (fo=1, routed)           0.000     1.700    sort/next_arr[6]_1[26]
    SLICE_X80Y68         FDRE                                         r  sort/arr_reg[6][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.865     1.934    sort/clk_IBUF_BUFG
    SLICE_X80Y68                                                      r  sort/arr_reg[6][26]/C
                         clock pessimism             -0.492     1.441    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.120     1.561    sort/arr_reg[6][26]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 big_number_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.596     1.429    clk_IBUF_BUFG
    SLICE_X79Y65                                                      r  big_number_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  big_number_reg[145]/Q
                         net (fo=1, routed)           0.086     1.656    sort/big_number[145]
    SLICE_X78Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.701 r  sort/arr[4][17]_i_1/O
                         net (fo=1, routed)           0.000     1.701    sort/next_arr[4]_3[17]
    SLICE_X78Y65         FDRE                                         r  sort/arr_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.866     1.935    sort/clk_IBUF_BUFG
    SLICE_X78Y65                                                      r  sort/arr_reg[4][17]/C
                         clock pessimism             -0.492     1.442    
    SLICE_X78Y65         FDRE (Hold_fdre_C_D)         0.120     1.562    sort/arr_reg[4][17]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 big_number_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.427    clk_IBUF_BUFG
    SLICE_X75Y62                                                      r  big_number_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  big_number_reg[203]/Q
                         net (fo=1, routed)           0.086     1.654    sort/big_number[203]
    SLICE_X74Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.699 r  sort/arr[6][11]_i_1/O
                         net (fo=1, routed)           0.000     1.699    sort/next_arr[6]_1[11]
    SLICE_X74Y62         FDRE                                         r  sort/arr_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=559, routed)         0.866     1.935    sort/clk_IBUF_BUFG
    SLICE_X74Y62                                                      r  sort/arr_reg[6][11]/C
                         clock pessimism             -0.494     1.440    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.120     1.560    sort/arr_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin                                                                                                                                                      
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962     10.000  8.038  RAMB18_X2Y24    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962     10.000  8.038  RAMB18_X2Y24    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I              n/a            1.592     10.000  8.408  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I                                                                                                                                     
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X73Y56    addr_reg[0]/C                                                                                                                                            
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X73Y56    addr_reg[1]/C                                                                                                                                            
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X73Y56    addr_reg[2]/C                                                                                                                                            
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X80Y54    big_number_reg[0]/C                                                                                                                                      
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X82Y59    big_number_reg[100]/C                                                                                                                                    
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X79Y63    big_number_reg[101]/C                                                                                                                                    
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X80Y58    big_number_reg[102]/C                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y54    big_number_reg[0]/C                                                                                                                                      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y58    big_number_reg[102]/C                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y58    big_number_reg[103]/C                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y58    big_number_reg[104]/C                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y58    big_number_reg[105]/C                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X84Y63    big_number_reg[106]/C                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X84Y63    big_number_reg[108]/C                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X81Y54    big_number_reg[128]/C                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X81Y54    big_number_reg[130]/C                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X81Y54    big_number_reg[134]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y54    big_number_reg[0]/C                                                                                                                                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y58    big_number_reg[102]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y58    big_number_reg[103]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y58    big_number_reg[104]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X80Y58    big_number_reg[105]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X84Y63    big_number_reg[106]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X84Y63    big_number_reg[108]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X81Y54    big_number_reg[128]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X81Y54    big_number_reg[130]/C                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X81Y54    big_number_reg[134]/C                                                                                                                                    



