
lab1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a44c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800a624  0800a624  0000b624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a664  0800a664  0000c014  2**0
                  CONTENTS
  4 .ARM          00000008  0800a664  0800a664  0000b664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a66c  0800a66c  0000c014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a66c  0800a66c  0000b66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a670  0800a670  0000b670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  0800a674  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a8  20000014  0800a688  0000c014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005bc  0800a688  0000c5bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e290  00000000  00000000  0000c044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003523  00000000  00000000  0002a2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001838  00000000  00000000  0002d7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c1  00000000  00000000  0002f030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c596  00000000  00000000  000302f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c5f7  00000000  00000000  0005c887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00136319  00000000  00000000  00078e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001af197  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006990  00000000  00000000  001af1dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  001b5b6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000014 	.word	0x20000014
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800a60c 	.word	0x0800a60c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000018 	.word	0x20000018
 8000214:	0800a60c 	.word	0x0800a60c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000510:	4b08      	ldr	r3, [pc, #32]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000512:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000514:	4907      	ldr	r1, [pc, #28]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	4313      	orrs	r3, r2
 800051a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800051c:	4b05      	ldr	r3, [pc, #20]	@ (8000534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800051e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4013      	ands	r3, r2
 8000524:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000526:	68fb      	ldr	r3, [r7, #12]
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr
 8000534:	40021000 	.word	0x40021000

08000538 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000540:	4b08      	ldr	r3, [pc, #32]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000542:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000544:	4907      	ldr	r1, [pc, #28]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4313      	orrs	r3, r2
 800054a:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800054c:	4b05      	ldr	r3, [pc, #20]	@ (8000564 <LL_APB1_GRP2_EnableClock+0x2c>)
 800054e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4013      	ands	r3, r2
 8000554:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000556:	68fb      	ldr	r3, [r7, #12]
}
 8000558:	bf00      	nop
 800055a:	3714      	adds	r7, #20
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	40021000 	.word	0x40021000

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056e:	f001 fade 	bl	8001b2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000572:	f000 f977 	bl	8000864 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000576:	f000 fd81 	bl	800107c <MX_GPIO_Init>
  MX_ADC1_Init();
 800057a:	f000 f9c1 	bl	8000900 <MX_ADC1_Init>
  MX_COMP2_Init();
 800057e:	f000 fa37 	bl	80009f0 <MX_COMP2_Init>
  MX_COMP3_Init();
 8000582:	f000 fa5b 	bl	8000a3c <MX_COMP3_Init>
  MX_COMP4_Init();
 8000586:	f000 fa7f 	bl	8000a88 <MX_COMP4_Init>
  MX_DAC1_Init();
 800058a:	f000 faa3 	bl	8000ad4 <MX_DAC1_Init>
  MX_DAC2_Init();
 800058e:	f000 fadb 	bl	8000b48 <MX_DAC2_Init>
  MX_DAC3_Init();
 8000592:	f000 fb13 	bl	8000bbc <MX_DAC3_Init>
  MX_HRTIM1_Init();
 8000596:	f000 fb55 	bl	8000c44 <MX_HRTIM1_Init>
  MX_UCPD1_Init();
 800059a:	f000 fccd 	bl	8000f38 <MX_UCPD1_Init>
  MX_USART3_UART_Init();
 800059e:	f000 fcf9 	bl	8000f94 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 80005a2:	f000 fd43 	bl	800102c <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
HAL_ADC_Start(&hadc1);
 80005a6:	48aa      	ldr	r0, [pc, #680]	@ (8000850 <main+0x2e8>)
 80005a8:	f001 ff3c 	bl	8002424 <HAL_ADC_Start>
while(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY)!= HAL_OK)
 80005ac:	bf00      	nop
 80005ae:	f04f 31ff 	mov.w	r1, #4294967295
 80005b2:	48a7      	ldr	r0, [pc, #668]	@ (8000850 <main+0x2e8>)
 80005b4:	f002 f81a 	bl	80025ec <HAL_ADC_PollForConversion>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d1f7      	bne.n	80005ae <main+0x46>
{

}
LeftRight=HAL_ADC_GetValue(&hadc1);
 80005be:	48a4      	ldr	r0, [pc, #656]	@ (8000850 <main+0x2e8>)
 80005c0:	f002 f91a 	bl	80027f8 <HAL_ADC_GetValue>
 80005c4:	4603      	mov	r3, r0
 80005c6:	4aa3      	ldr	r2, [pc, #652]	@ (8000854 <main+0x2ec>)
 80005c8:	6013      	str	r3, [r2, #0]

InitGlass();
 80005ca:	f000 fe67 	bl	800129c <InitGlass>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  char button=HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 80005ce:	2101      	movs	r1, #1
 80005d0:	48a1      	ldr	r0, [pc, #644]	@ (8000858 <main+0x2f0>)
 80005d2:	f003 ff3b 	bl	800444c <HAL_GPIO_ReadPin>
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]
	  if (button==1) {
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d12d      	bne.n	800063c <main+0xd4>
HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 80005e0:	2110      	movs	r1, #16
 80005e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e6:	f003 ff61 	bl	80044ac <HAL_GPIO_TogglePin>
      HAL_Delay(500);
 80005ea:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005ee:	f001 fb0f 	bl	8001c10 <HAL_Delay>
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 80005f2:	2110      	movs	r1, #16
 80005f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005f8:	f003 ff58 	bl	80044ac <HAL_GPIO_TogglePin>
            HAL_Delay(500);
 80005fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000600:	f001 fb06 	bl	8001c10 <HAL_Delay>
            HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000604:	2110      	movs	r1, #16
 8000606:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800060a:	f003 ff4f 	bl	80044ac <HAL_GPIO_TogglePin>
                  HAL_Delay(500);
 800060e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000612:	f001 fafd 	bl	8001c10 <HAL_Delay>
                  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000616:	2110      	movs	r1, #16
 8000618:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061c:	f003 ff46 	bl	80044ac <HAL_GPIO_TogglePin>
                        HAL_Delay(500);
 8000620:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000624:	f001 faf4 	bl	8001c10 <HAL_Delay>
                        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000628:	2110      	movs	r1, #16
 800062a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800062e:	f003 ff3d 	bl	80044ac <HAL_GPIO_TogglePin>
                        HAL_Delay(500);
 8000632:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000636:	f001 faeb 	bl	8001c10 <HAL_Delay>
 800063a:	e009      	b.n	8000650 <main+0xe8>

	}
	  else {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	2110      	movs	r1, #16
 8000640:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000644:	f003 ff1a 	bl	800447c <HAL_GPIO_WritePin>
	      HAL_Delay(500);
 8000648:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800064c:	f001 fae0 	bl	8001c10 <HAL_Delay>
	}
	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1)
 8000650:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000654:	4881      	ldr	r0, [pc, #516]	@ (800085c <main+0x2f4>)
 8000656:	f003 fef9 	bl	800444c <HAL_GPIO_ReadPin>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d122      	bne.n	80006a6 <main+0x13e>
 8000660:	2110      	movs	r1, #16
 8000662:	487d      	ldr	r0, [pc, #500]	@ (8000858 <main+0x2f0>)
 8000664:	f003 fef2 	bl	800444c <HAL_GPIO_ReadPin>
 8000668:	4603      	mov	r3, r0
 800066a:	2b01      	cmp	r3, #1
 800066c:	d11b      	bne.n	80006a6 <main+0x13e>
 800066e:	2104      	movs	r1, #4
 8000670:	487a      	ldr	r0, [pc, #488]	@ (800085c <main+0x2f4>)
 8000672:	f003 feeb 	bl	800444c <HAL_GPIO_ReadPin>
 8000676:	4603      	mov	r3, r0
 8000678:	2b01      	cmp	r3, #1
 800067a:	d114      	bne.n	80006a6 <main+0x13e>
	  {
		HAL_GPIO_WritePin (GPIOF, GPIO_PIN_0, 1);
 800067c:	2201      	movs	r2, #1
 800067e:	2101      	movs	r1, #1
 8000680:	4877      	ldr	r0, [pc, #476]	@ (8000860 <main+0x2f8>)
 8000682:	f003 fefb 	bl	800447c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin (GPIOF, GPIO_PIN_1, 0);
 8000686:	2200      	movs	r2, #0
 8000688:	2102      	movs	r1, #2
 800068a:	4875      	ldr	r0, [pc, #468]	@ (8000860 <main+0x2f8>)
 800068c:	f003 fef6 	bl	800447c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, 1);
 8000690:	2201      	movs	r2, #1
 8000692:	2120      	movs	r1, #32
 8000694:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000698:	f003 fef0 	bl	800447c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin (GPIOC, GPIO_PIN_1, 1);
 800069c:	2201      	movs	r2, #1
 800069e:	2102      	movs	r1, #2
 80006a0:	486d      	ldr	r0, [pc, #436]	@ (8000858 <main+0x2f0>)
 80006a2:	f003 feeb 	bl	800447c <HAL_GPIO_WritePin>
	  }
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1)
 80006a6:	2120      	movs	r1, #32
 80006a8:	486b      	ldr	r0, [pc, #428]	@ (8000858 <main+0x2f0>)
 80006aa:	f003 fecf 	bl	800444c <HAL_GPIO_ReadPin>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d122      	bne.n	80006fa <main+0x192>
 80006b4:	2110      	movs	r1, #16
 80006b6:	4868      	ldr	r0, [pc, #416]	@ (8000858 <main+0x2f0>)
 80006b8:	f003 fec8 	bl	800444c <HAL_GPIO_ReadPin>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d11b      	bne.n	80006fa <main+0x192>
 80006c2:	2104      	movs	r1, #4
 80006c4:	4865      	ldr	r0, [pc, #404]	@ (800085c <main+0x2f4>)
 80006c6:	f003 fec1 	bl	800444c <HAL_GPIO_ReadPin>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d114      	bne.n	80006fa <main+0x192>
	 	 	  {
	 	 		HAL_GPIO_WritePin (GPIOF, GPIO_PIN_0, 0);
 80006d0:	2200      	movs	r2, #0
 80006d2:	2101      	movs	r1, #1
 80006d4:	4862      	ldr	r0, [pc, #392]	@ (8000860 <main+0x2f8>)
 80006d6:	f003 fed1 	bl	800447c <HAL_GPIO_WritePin>
	 	 		HAL_GPIO_WritePin (GPIOF, GPIO_PIN_1, 1);
 80006da:	2201      	movs	r2, #1
 80006dc:	2102      	movs	r1, #2
 80006de:	4860      	ldr	r0, [pc, #384]	@ (8000860 <main+0x2f8>)
 80006e0:	f003 fecc 	bl	800447c <HAL_GPIO_WritePin>
	 	 		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, 0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2120      	movs	r1, #32
 80006e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ec:	f003 fec6 	bl	800447c <HAL_GPIO_WritePin>
	 	 		HAL_GPIO_WritePin (GPIOC, GPIO_PIN_1, 1);
 80006f0:	2201      	movs	r2, #1
 80006f2:	2102      	movs	r1, #2
 80006f4:	4858      	ldr	r0, [pc, #352]	@ (8000858 <main+0x2f0>)
 80006f6:	f003 fec1 	bl	800447c <HAL_GPIO_WritePin>
	 	 	  }
	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==1 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1)
 80006fa:	2104      	movs	r1, #4
 80006fc:	4857      	ldr	r0, [pc, #348]	@ (800085c <main+0x2f4>)
 80006fe:	f003 fea5 	bl	800444c <HAL_GPIO_ReadPin>
 8000702:	4603      	mov	r3, r0
 8000704:	2b01      	cmp	r3, #1
 8000706:	d142      	bne.n	800078e <main+0x226>
 8000708:	2110      	movs	r1, #16
 800070a:	4853      	ldr	r0, [pc, #332]	@ (8000858 <main+0x2f0>)
 800070c:	f003 fe9e 	bl	800444c <HAL_GPIO_ReadPin>
 8000710:	4603      	mov	r3, r0
 8000712:	2b01      	cmp	r3, #1
 8000714:	d13b      	bne.n	800078e <main+0x226>
 8000716:	2120      	movs	r1, #32
 8000718:	484f      	ldr	r0, [pc, #316]	@ (8000858 <main+0x2f0>)
 800071a:	f003 fe97 	bl	800444c <HAL_GPIO_ReadPin>
 800071e:	4603      	mov	r3, r0
 8000720:	2b01      	cmp	r3, #1
 8000722:	d134      	bne.n	800078e <main+0x226>
 8000724:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000728:	484c      	ldr	r0, [pc, #304]	@ (800085c <main+0x2f4>)
 800072a:	f003 fe8f 	bl	800444c <HAL_GPIO_ReadPin>
 800072e:	4603      	mov	r3, r0
 8000730:	2b01      	cmp	r3, #1
 8000732:	d12c      	bne.n	800078e <main+0x226>
	 	 	  {
	 	 		HAL_GPIO_WritePin (GPIOF, GPIO_PIN_0, 0);
 8000734:	2200      	movs	r2, #0
 8000736:	2101      	movs	r1, #1
 8000738:	4849      	ldr	r0, [pc, #292]	@ (8000860 <main+0x2f8>)
 800073a:	f003 fe9f 	bl	800447c <HAL_GPIO_WritePin>
	 	 		HAL_GPIO_WritePin (GPIOF, GPIO_PIN_1, 0);
 800073e:	2200      	movs	r2, #0
 8000740:	2102      	movs	r1, #2
 8000742:	4847      	ldr	r0, [pc, #284]	@ (8000860 <main+0x2f8>)
 8000744:	f003 fe9a 	bl	800447c <HAL_GPIO_WritePin>
	 	 		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, 0);
 8000748:	2200      	movs	r2, #0
 800074a:	2120      	movs	r1, #32
 800074c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000750:	f003 fe94 	bl	800447c <HAL_GPIO_WritePin>
	 	 		HAL_GPIO_WritePin (GPIOC, GPIO_PIN_1, 0);
 8000754:	2200      	movs	r2, #0
 8000756:	2102      	movs	r1, #2
 8000758:	483f      	ldr	r0, [pc, #252]	@ (8000858 <main+0x2f0>)
 800075a:	f003 fe8f 	bl	800447c <HAL_GPIO_WritePin>
	  			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, 0);
 800075e:	2200      	movs	r2, #0
 8000760:	2140      	movs	r1, #64	@ 0x40
 8000762:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000766:	f003 fe89 	bl	800447c <HAL_GPIO_WritePin>
	  			HAL_GPIO_WritePin (GPIOB, GPIO_PIN_8, 0);
 800076a:	2200      	movs	r2, #0
 800076c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000770:	483a      	ldr	r0, [pc, #232]	@ (800085c <main+0x2f4>)
 8000772:	f003 fe83 	bl	800447c <HAL_GPIO_WritePin>
	  			HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, 0);
 8000776:	2200      	movs	r2, #0
 8000778:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800077c:	4837      	ldr	r0, [pc, #220]	@ (800085c <main+0x2f4>)
 800077e:	f003 fe7d 	bl	800447c <HAL_GPIO_WritePin>
	  			HAL_GPIO_WritePin (GPIOC, GPIO_PIN_9, 0);
 8000782:	2200      	movs	r2, #0
 8000784:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000788:	4833      	ldr	r0, [pc, #204]	@ (8000858 <main+0x2f0>)
 800078a:	f003 fe77 	bl	800447c <HAL_GPIO_WritePin>
	 	 	  }
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1 )
 800078e:	2110      	movs	r1, #16
 8000790:	4831      	ldr	r0, [pc, #196]	@ (8000858 <main+0x2f0>)
 8000792:	f003 fe5b 	bl	800444c <HAL_GPIO_ReadPin>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d126      	bne.n	80007ea <main+0x282>
 800079c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007a0:	482e      	ldr	r0, [pc, #184]	@ (800085c <main+0x2f4>)
 80007a2:	f003 fe53 	bl	800444c <HAL_GPIO_ReadPin>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d11e      	bne.n	80007ea <main+0x282>
 80007ac:	2120      	movs	r1, #32
 80007ae:	482a      	ldr	r0, [pc, #168]	@ (8000858 <main+0x2f0>)
 80007b0:	f003 fe4c 	bl	800444c <HAL_GPIO_ReadPin>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d117      	bne.n	80007ea <main+0x282>
		  {
			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, 1);
 80007ba:	2201      	movs	r2, #1
 80007bc:	2140      	movs	r1, #64	@ 0x40
 80007be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007c2:	f003 fe5b 	bl	800447c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOB, GPIO_PIN_8, 0);
 80007c6:	2200      	movs	r2, #0
 80007c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007cc:	4823      	ldr	r0, [pc, #140]	@ (800085c <main+0x2f4>)
 80007ce:	f003 fe55 	bl	800447c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, 1);
 80007d2:	2201      	movs	r2, #1
 80007d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007d8:	4820      	ldr	r0, [pc, #128]	@ (800085c <main+0x2f4>)
 80007da:	f003 fe4f 	bl	800447c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOC, GPIO_PIN_9, 1);
 80007de:	2201      	movs	r2, #1
 80007e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007e4:	481c      	ldr	r0, [pc, #112]	@ (8000858 <main+0x2f0>)
 80007e6:	f003 fe49 	bl	800447c <HAL_GPIO_WritePin>
		  }
	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==1 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==1)
 80007ea:	2104      	movs	r1, #4
 80007ec:	481b      	ldr	r0, [pc, #108]	@ (800085c <main+0x2f4>)
 80007ee:	f003 fe2d 	bl	800444c <HAL_GPIO_ReadPin>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	f47f aeea 	bne.w	80005ce <main+0x66>
 80007fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007fe:	4817      	ldr	r0, [pc, #92]	@ (800085c <main+0x2f4>)
 8000800:	f003 fe24 	bl	800444c <HAL_GPIO_ReadPin>
 8000804:	4603      	mov	r3, r0
 8000806:	2b01      	cmp	r3, #1
 8000808:	f47f aee1 	bne.w	80005ce <main+0x66>
 800080c:	2120      	movs	r1, #32
 800080e:	4812      	ldr	r0, [pc, #72]	@ (8000858 <main+0x2f0>)
 8000810:	f003 fe1c 	bl	800444c <HAL_GPIO_ReadPin>
 8000814:	4603      	mov	r3, r0
 8000816:	2b01      	cmp	r3, #1
 8000818:	f47f aed9 	bne.w	80005ce <main+0x66>
	  		  {
	  			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, 0);
 800081c:	2200      	movs	r2, #0
 800081e:	2140      	movs	r1, #64	@ 0x40
 8000820:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000824:	f003 fe2a 	bl	800447c <HAL_GPIO_WritePin>
	  			HAL_GPIO_WritePin (GPIOB, GPIO_PIN_8, 1);
 8000828:	2201      	movs	r2, #1
 800082a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800082e:	480b      	ldr	r0, [pc, #44]	@ (800085c <main+0x2f4>)
 8000830:	f003 fe24 	bl	800447c <HAL_GPIO_WritePin>
	  			HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, 0);
 8000834:	2200      	movs	r2, #0
 8000836:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800083a:	4808      	ldr	r0, [pc, #32]	@ (800085c <main+0x2f4>)
 800083c:	f003 fe1e 	bl	800447c <HAL_GPIO_WritePin>
	  			HAL_GPIO_WritePin (GPIOC, GPIO_PIN_9, 1);
 8000840:	2201      	movs	r2, #1
 8000842:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000846:	4804      	ldr	r0, [pc, #16]	@ (8000858 <main+0x2f0>)
 8000848:	f003 fe18 	bl	800447c <HAL_GPIO_WritePin>
  {
 800084c:	e6bf      	b.n	80005ce <main+0x66>
 800084e:	bf00      	nop
 8000850:	20000030 	.word	0x20000030
 8000854:	200005b0 	.word	0x200005b0
 8000858:	48000800 	.word	0x48000800
 800085c:	48000400 	.word	0x48000400
 8000860:	48001400 	.word	0x48001400

08000864 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b094      	sub	sp, #80	@ 0x50
 8000868:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086a:	f107 0318 	add.w	r3, r7, #24
 800086e:	2238      	movs	r2, #56	@ 0x38
 8000870:	2100      	movs	r1, #0
 8000872:	4618      	mov	r0, r3
 8000874:	f009 fe9d 	bl	800a5b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	605a      	str	r2, [r3, #4]
 8000880:	609a      	str	r2, [r3, #8]
 8000882:	60da      	str	r2, [r3, #12]
 8000884:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000886:	2000      	movs	r0, #0
 8000888:	f006 fbf4 	bl	8007074 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800088c:	2322      	movs	r3, #34	@ 0x22
 800088e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000890:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000896:	2340      	movs	r3, #64	@ 0x40
 8000898:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800089a:	2301      	movs	r3, #1
 800089c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089e:	2302      	movs	r3, #2
 80008a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008a2:	2302      	movs	r3, #2
 80008a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80008a6:	2304      	movs	r3, #4
 80008a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80008aa:	2355      	movs	r3, #85	@ 0x55
 80008ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80008ae:	2308      	movs	r3, #8
 80008b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 80008b2:	2308      	movs	r3, #8
 80008b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008b6:	2302      	movs	r3, #2
 80008b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ba:	f107 0318 	add.w	r3, r7, #24
 80008be:	4618      	mov	r0, r3
 80008c0:	f006 fc7c 	bl	80071bc <HAL_RCC_OscConfig>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80008ca:	f000 fdd7 	bl	800147c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ce:	230f      	movs	r3, #15
 80008d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d2:	2303      	movs	r3, #3
 80008d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d6:	2300      	movs	r3, #0
 80008d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008da:	2300      	movs	r3, #0
 80008dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008de:	2300      	movs	r3, #0
 80008e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	2104      	movs	r1, #4
 80008e6:	4618      	mov	r0, r3
 80008e8:	f006 ff7a 	bl	80077e0 <HAL_RCC_ClockConfig>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80008f2:	f000 fdc3 	bl	800147c <Error_Handler>
  }
}
 80008f6:	bf00      	nop
 80008f8:	3750      	adds	r7, #80	@ 0x50
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
	...

08000900 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08c      	sub	sp, #48	@ 0x30
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000906:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	2220      	movs	r2, #32
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f009 fe4a 	bl	800a5b2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800091e:	4b32      	ldr	r3, [pc, #200]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000920:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000924:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000926:	4b30      	ldr	r3, [pc, #192]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000928:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800092c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800092e:	4b2e      	ldr	r3, [pc, #184]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000934:	4b2c      	ldr	r3, [pc, #176]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000936:	2200      	movs	r2, #0
 8000938:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800093a:	4b2b      	ldr	r3, [pc, #172]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000940:	4b29      	ldr	r3, [pc, #164]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000942:	2200      	movs	r2, #0
 8000944:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000946:	4b28      	ldr	r3, [pc, #160]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000948:	2204      	movs	r2, #4
 800094a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800094c:	4b26      	ldr	r3, [pc, #152]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 800094e:	2200      	movs	r2, #0
 8000950:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000952:	4b25      	ldr	r3, [pc, #148]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000954:	2200      	movs	r2, #0
 8000956:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000958:	4b23      	ldr	r3, [pc, #140]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 800095a:	2201      	movs	r2, #1
 800095c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800095e:	4b22      	ldr	r3, [pc, #136]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000960:	2200      	movs	r2, #0
 8000962:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000966:	4b20      	ldr	r3, [pc, #128]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000968:	2200      	movs	r2, #0
 800096a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800096c:	4b1e      	ldr	r3, [pc, #120]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 800096e:	2200      	movs	r2, #0
 8000970:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000972:	4b1d      	ldr	r3, [pc, #116]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000974:	2200      	movs	r2, #0
 8000976:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800097a:	4b1b      	ldr	r3, [pc, #108]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 800097c:	2200      	movs	r2, #0
 800097e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000980:	4b19      	ldr	r3, [pc, #100]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 8000982:	2200      	movs	r2, #0
 8000984:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000988:	4817      	ldr	r0, [pc, #92]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 800098a:	f001 fb8f 	bl	80020ac <HAL_ADC_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000994:	f000 fd72 	bl	800147c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000998:	2300      	movs	r3, #0
 800099a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800099c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009a0:	4619      	mov	r1, r3
 80009a2:	4811      	ldr	r0, [pc, #68]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 80009a4:	f002 fc32 	bl	800320c <HAL_ADCEx_MultiModeConfigChannel>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80009ae:	f000 fd65 	bl	800147c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80009b2:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <MX_ADC1_Init+0xec>)
 80009b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009b6:	2306      	movs	r3, #6
 80009b8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80009ba:	2300      	movs	r3, #0
 80009bc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009be:	237f      	movs	r3, #127	@ 0x7f
 80009c0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009c2:	2304      	movs	r3, #4
 80009c4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	4619      	mov	r1, r3
 80009ce:	4806      	ldr	r0, [pc, #24]	@ (80009e8 <MX_ADC1_Init+0xe8>)
 80009d0:	f001 ff20 	bl	8002814 <HAL_ADC_ConfigChannel>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80009da:	f000 fd4f 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	3730      	adds	r7, #48	@ 0x30
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20000030 	.word	0x20000030
 80009ec:	10c00010 	.word	0x10c00010

080009f0 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 80009f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a34 <MX_COMP2_Init+0x44>)
 80009f6:	4a10      	ldr	r2, [pc, #64]	@ (8000a38 <MX_COMP2_Init+0x48>)
 80009f8:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80009fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000a34 <MX_COMP2_Init+0x44>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000a00:	4b0c      	ldr	r3, [pc, #48]	@ (8000a34 <MX_COMP2_Init+0x44>)
 8000a02:	2240      	movs	r2, #64	@ 0x40
 8000a04:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000a06:	4b0b      	ldr	r3, [pc, #44]	@ (8000a34 <MX_COMP2_Init+0x44>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000a0c:	4b09      	ldr	r3, [pc, #36]	@ (8000a34 <MX_COMP2_Init+0x44>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000a12:	4b08      	ldr	r3, [pc, #32]	@ (8000a34 <MX_COMP2_Init+0x44>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000a18:	4b06      	ldr	r3, [pc, #24]	@ (8000a34 <MX_COMP2_Init+0x44>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000a1e:	4805      	ldr	r0, [pc, #20]	@ (8000a34 <MX_COMP2_Init+0x44>)
 8000a20:	f002 fe4c 	bl	80036bc <HAL_COMP_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_COMP2_Init+0x3e>
  {
    Error_Handler();
 8000a2a:	f000 fd27 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	2000009c 	.word	0x2000009c
 8000a38:	40010204 	.word	0x40010204

08000a3c <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 8000a40:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <MX_COMP3_Init+0x44>)
 8000a42:	4a10      	ldr	r2, [pc, #64]	@ (8000a84 <MX_COMP3_Init+0x48>)
 8000a44:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <MX_COMP3_Init+0x44>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <MX_COMP3_Init+0x44>)
 8000a4e:	2240      	movs	r2, #64	@ 0x40
 8000a50:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000a52:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <MX_COMP3_Init+0x44>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000a58:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <MX_COMP3_Init+0x44>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000a5e:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <MX_COMP3_Init+0x44>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <MX_COMP3_Init+0x44>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 8000a6a:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <MX_COMP3_Init+0x44>)
 8000a6c:	f002 fe26 	bl	80036bc <HAL_COMP_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_COMP3_Init+0x3e>
  {
    Error_Handler();
 8000a76:	f000 fd01 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	200000c0 	.word	0x200000c0
 8000a84:	40010208 	.word	0x40010208

08000a88 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000acc <MX_COMP4_Init+0x44>)
 8000a8e:	4a10      	ldr	r2, [pc, #64]	@ (8000ad0 <MX_COMP4_Init+0x48>)
 8000a90:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000a92:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <MX_COMP4_Init+0x44>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8000a98:	4b0c      	ldr	r3, [pc, #48]	@ (8000acc <MX_COMP4_Init+0x44>)
 8000a9a:	2250      	movs	r2, #80	@ 0x50
 8000a9c:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000acc <MX_COMP4_Init+0x44>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000aa4:	4b09      	ldr	r3, [pc, #36]	@ (8000acc <MX_COMP4_Init+0x44>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000aaa:	4b08      	ldr	r3, [pc, #32]	@ (8000acc <MX_COMP4_Init+0x44>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <MX_COMP4_Init+0x44>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000ab6:	4805      	ldr	r0, [pc, #20]	@ (8000acc <MX_COMP4_Init+0x44>)
 8000ab8:	f002 fe00 	bl	80036bc <HAL_COMP_Init>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8000ac2:	f000 fcdb 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200000e4 	.word	0x200000e4
 8000ad0:	4001020c 	.word	0x4001020c

08000ad4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08c      	sub	sp, #48	@ 0x30
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000ada:	463b      	mov	r3, r7
 8000adc:	2230      	movs	r2, #48	@ 0x30
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f009 fd66 	bl	800a5b2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000ae6:	4b16      	ldr	r3, [pc, #88]	@ (8000b40 <MX_DAC1_Init+0x6c>)
 8000ae8:	4a16      	ldr	r2, [pc, #88]	@ (8000b44 <MX_DAC1_Init+0x70>)
 8000aea:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000aec:	4814      	ldr	r0, [pc, #80]	@ (8000b40 <MX_DAC1_Init+0x6c>)
 8000aee:	f003 f88e 	bl	8003c0e <HAL_DAC_Init>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000af8:	f000 fcc0 	bl	800147c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000afc:	2302      	movs	r3, #2
 8000afe:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000b00:	2300      	movs	r3, #0
 8000b02:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000b04:	2300      	movs	r3, #0
 8000b06:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000b10:	2300      	movs	r3, #0
 8000b12:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000b14:	2302      	movs	r3, #2
 8000b16:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b20:	463b      	mov	r3, r7
 8000b22:	2200      	movs	r2, #0
 8000b24:	4619      	mov	r1, r3
 8000b26:	4806      	ldr	r0, [pc, #24]	@ (8000b40 <MX_DAC1_Init+0x6c>)
 8000b28:	f003 f894 	bl	8003c54 <HAL_DAC_ConfigChannel>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000b32:	f000 fca3 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000b36:	bf00      	nop
 8000b38:	3730      	adds	r7, #48	@ 0x30
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	20000108 	.word	0x20000108
 8000b44:	50000800 	.word	0x50000800

08000b48 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08c      	sub	sp, #48	@ 0x30
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b4e:	463b      	mov	r3, r7
 8000b50:	2230      	movs	r2, #48	@ 0x30
 8000b52:	2100      	movs	r1, #0
 8000b54:	4618      	mov	r0, r3
 8000b56:	f009 fd2c 	bl	800a5b2 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8000b5a:	4b16      	ldr	r3, [pc, #88]	@ (8000bb4 <MX_DAC2_Init+0x6c>)
 8000b5c:	4a16      	ldr	r2, [pc, #88]	@ (8000bb8 <MX_DAC2_Init+0x70>)
 8000b5e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8000b60:	4814      	ldr	r0, [pc, #80]	@ (8000bb4 <MX_DAC2_Init+0x6c>)
 8000b62:	f003 f854 	bl	8003c0e <HAL_DAC_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8000b6c:	f000 fc86 	bl	800147c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000b70:	2302      	movs	r3, #2
 8000b72:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000b74:	2300      	movs	r3, #0
 8000b76:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b94:	463b      	mov	r3, r7
 8000b96:	2200      	movs	r2, #0
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4806      	ldr	r0, [pc, #24]	@ (8000bb4 <MX_DAC2_Init+0x6c>)
 8000b9c:	f003 f85a 	bl	8003c54 <HAL_DAC_ConfigChannel>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8000ba6:	f000 fc69 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000baa:	bf00      	nop
 8000bac:	3730      	adds	r7, #48	@ 0x30
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	2000011c 	.word	0x2000011c
 8000bb8:	50000c00 	.word	0x50000c00

08000bbc <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08c      	sub	sp, #48	@ 0x30
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000bc2:	463b      	mov	r3, r7
 8000bc4:	2230      	movs	r2, #48	@ 0x30
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f009 fcf2 	bl	800a5b2 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000bce:	4b1b      	ldr	r3, [pc, #108]	@ (8000c3c <MX_DAC3_Init+0x80>)
 8000bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c40 <MX_DAC3_Init+0x84>)
 8000bd2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000bd4:	4819      	ldr	r0, [pc, #100]	@ (8000c3c <MX_DAC3_Init+0x80>)
 8000bd6:	f003 f81a 	bl	8003c0e <HAL_DAC_Init>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000be0:	f000 fc4c 	bl	800147c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000be4:	2302      	movs	r3, #2
 8000be6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000be8:	2300      	movs	r3, #0
 8000bea:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000bec:	2300      	movs	r3, #0
 8000bee:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000c00:	2302      	movs	r3, #2
 8000c02:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000c04:	2300      	movs	r3, #0
 8000c06:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c08:	463b      	mov	r3, r7
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	480b      	ldr	r0, [pc, #44]	@ (8000c3c <MX_DAC3_Init+0x80>)
 8000c10:	f003 f820 	bl	8003c54 <HAL_DAC_ConfigChannel>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8000c1a:	f000 fc2f 	bl	800147c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000c1e:	463b      	mov	r3, r7
 8000c20:	2210      	movs	r2, #16
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <MX_DAC3_Init+0x80>)
 8000c26:	f003 f815 	bl	8003c54 <HAL_DAC_ConfigChannel>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_DAC3_Init+0x78>
  {
    Error_Handler();
 8000c30:	f000 fc24 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8000c34:	bf00      	nop
 8000c36:	3730      	adds	r7, #48	@ 0x30
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000130 	.word	0x20000130
 8000c40:	50001000 	.word	0x50001000

08000c44 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b0ac      	sub	sp, #176	@ 0xb0
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000c4a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8000c58:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
 8000c68:	615a      	str	r2, [r3, #20]
 8000c6a:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c70:	2260      	movs	r2, #96	@ 0x60
 8000c72:	2100      	movs	r1, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f009 fc9c 	bl	800a5b2 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000c7a:	1d3b      	adds	r3, r7, #4
 8000c7c:	2220      	movs	r2, #32
 8000c7e:	2100      	movs	r1, #0
 8000c80:	4618      	mov	r0, r3
 8000c82:	f009 fc96 	bl	800a5b2 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000c86:	4baa      	ldr	r3, [pc, #680]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000c88:	4aaa      	ldr	r2, [pc, #680]	@ (8000f34 <MX_HRTIM1_Init+0x2f0>)
 8000c8a:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000c8c:	4ba8      	ldr	r3, [pc, #672]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8000c92:	4ba7      	ldr	r3, [pc, #668]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000c98:	48a5      	ldr	r0, [pc, #660]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000c9a:	f003 fc45 	bl	8004528 <HAL_HRTIM_Init>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_HRTIM1_Init+0x64>
  {
    Error_Handler();
 8000ca4:	f000 fbea 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000ca8:	210c      	movs	r1, #12
 8000caa:	48a1      	ldr	r0, [pc, #644]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000cac:	f003 fd0c 	bl	80046c8 <HAL_HRTIM_DLLCalibrationStart>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_HRTIM1_Init+0x76>
  {
    Error_Handler();
 8000cb6:	f000 fbe1 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000cba:	210a      	movs	r1, #10
 8000cbc:	489c      	ldr	r0, [pc, #624]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000cbe:	f003 fd5b 	bl	8004778 <HAL_HRTIM_PollForDLLCalibration>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 8000cc8:	f000 fbd8 	bl	800147c <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 8000ccc:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 8000cd0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000ce0:	2308      	movs	r3, #8
 8000ce2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000ce6:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000cea:	461a      	mov	r2, r3
 8000cec:	2100      	movs	r1, #0
 8000cee:	4890      	ldr	r0, [pc, #576]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000cf0:	f003 fd76 	bl	80047e0 <HAL_HRTIM_TimeBaseConfig>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_HRTIM1_Init+0xba>
  {
    Error_Handler();
 8000cfa:	f000 fbbf 	bl	800147c <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 8000d0a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000d0e:	461a      	mov	r2, r3
 8000d10:	2100      	movs	r1, #0
 8000d12:	4887      	ldr	r0, [pc, #540]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000d14:	f003 fe19 	bl	800494a <HAL_HRTIM_WaveformTimerControl>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_HRTIM1_Init+0xde>
  {
    Error_Handler();
 8000d1e:	f000 fbad 	bl	800147c <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000d22:	2300      	movs	r3, #0
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000d26:	2300      	movs	r3, #0
 8000d28:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 8000d32:	2301      	movs	r3, #1
 8000d34:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000d36:	2300      	movs	r3, #0
 8000d38:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000d42:	2300      	movs	r3, #0
 8000d44:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000d52:	2300      	movs	r3, #0
 8000d54:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000d56:	2300      	movs	r3, #0
 8000d58:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8000d62:	2300      	movs	r3, #0
 8000d64:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 8000d66:	2300      	movs	r3, #0
 8000d68:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8000d72:	2300      	movs	r3, #0
 8000d74:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8000d76:	2300      	movs	r3, #0
 8000d78:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000d80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d84:	461a      	mov	r2, r3
 8000d86:	2100      	movs	r1, #0
 8000d88:	4869      	ldr	r0, [pc, #420]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000d8a:	f003 fd51 	bl	8004830 <HAL_HRTIM_WaveformTimerConfig>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_HRTIM1_Init+0x154>
  {
    Error_Handler();
 8000d94:	f000 fb72 	bl	800147c <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000d9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da0:	461a      	mov	r2, r3
 8000da2:	2103      	movs	r1, #3
 8000da4:	4862      	ldr	r0, [pc, #392]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000da6:	f003 fd43 	bl	8004830 <HAL_HRTIM_WaveformTimerConfig>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_HRTIM1_Init+0x170>
  {
    Error_Handler();
 8000db0:	f000 fb64 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000db4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db8:	461a      	mov	r2, r3
 8000dba:	2104      	movs	r1, #4
 8000dbc:	485c      	ldr	r0, [pc, #368]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000dbe:	f003 fd37 	bl	8004830 <HAL_HRTIM_WaveformTimerConfig>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_HRTIM1_Init+0x188>
  {
    Error_Handler();
 8000dc8:	f000 fb58 	bl	800147c <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 8000dd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	2105      	movs	r1, #5
 8000dd8:	4855      	ldr	r0, [pc, #340]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000dda:	f003 fd29 	bl	8004830 <HAL_HRTIM_WaveformTimerConfig>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_HRTIM1_Init+0x1a4>
  {
    Error_Handler();
 8000de4:	f000 fb4a 	bl	800147c <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000de8:	2300      	movs	r3, #0
 8000dea:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000dec:	2300      	movs	r3, #0
 8000dee:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000df0:	2300      	movs	r3, #0
 8000df2:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000df4:	2300      	movs	r3, #0
 8000df6:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000e04:	2300      	movs	r3, #0
 8000e06:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4848      	ldr	r0, [pc, #288]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000e10:	f003 fdce 	bl	80049b0 <HAL_HRTIM_WaveformOutputConfig>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_HRTIM1_Init+0x1da>
  {
    Error_Handler();
 8000e1a:	f000 fb2f 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2240      	movs	r2, #64	@ 0x40
 8000e22:	2103      	movs	r1, #3
 8000e24:	4842      	ldr	r0, [pc, #264]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000e26:	f003 fdc3 	bl	80049b0 <HAL_HRTIM_WaveformOutputConfig>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <MX_HRTIM1_Init+0x1f0>
  {
    Error_Handler();
 8000e30:	f000 fb24 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000e34:	1d3b      	adds	r3, r7, #4
 8000e36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	483c      	ldr	r0, [pc, #240]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000e3e:	f003 fdb7 	bl	80049b0 <HAL_HRTIM_WaveformOutputConfig>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_HRTIM1_Init+0x208>
  {
    Error_Handler();
 8000e48:	f000 fb18 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e52:	2105      	movs	r1, #5
 8000e54:	4836      	ldr	r0, [pc, #216]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000e56:	f003 fdab 	bl	80049b0 <HAL_HRTIM_WaveformOutputConfig>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_HRTIM1_Init+0x220>
  {
    Error_Handler();
 8000e60:	f000 fb0c 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000e64:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000e68:	461a      	mov	r2, r3
 8000e6a:	2103      	movs	r1, #3
 8000e6c:	4830      	ldr	r0, [pc, #192]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000e6e:	f003 fcb7 	bl	80047e0 <HAL_HRTIM_TimeBaseConfig>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <MX_HRTIM1_Init+0x238>
  {
    Error_Handler();
 8000e78:	f000 fb00 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8000e7c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000e80:	461a      	mov	r2, r3
 8000e82:	2103      	movs	r1, #3
 8000e84:	482a      	ldr	r0, [pc, #168]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000e86:	f003 fd60 	bl	800494a <HAL_HRTIM_WaveformTimerControl>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_HRTIM1_Init+0x250>
  {
    Error_Handler();
 8000e90:	f000 faf4 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	2280      	movs	r2, #128	@ 0x80
 8000e98:	2103      	movs	r1, #3
 8000e9a:	4825      	ldr	r0, [pc, #148]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000e9c:	f003 fd88 	bl	80049b0 <HAL_HRTIM_WaveformOutputConfig>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8000ea6:	f000 fae9 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eb0:	2105      	movs	r1, #5
 8000eb2:	481f      	ldr	r0, [pc, #124]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000eb4:	f003 fd7c 	bl	80049b0 <HAL_HRTIM_WaveformOutputConfig>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_HRTIM1_Init+0x27e>
  {
    Error_Handler();
 8000ebe:	f000 fadd 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8000ec2:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	2104      	movs	r1, #4
 8000eca:	4819      	ldr	r0, [pc, #100]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000ecc:	f003 fc88 	bl	80047e0 <HAL_HRTIM_TimeBaseConfig>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_HRTIM1_Init+0x296>
  {
    Error_Handler();
 8000ed6:	f000 fad1 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 8000eda:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000ede:	461a      	mov	r2, r3
 8000ee0:	2104      	movs	r1, #4
 8000ee2:	4813      	ldr	r0, [pc, #76]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000ee4:	f003 fd31 	bl	800494a <HAL_HRTIM_WaveformTimerControl>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_HRTIM1_Init+0x2ae>
  {
    Error_Handler();
 8000eee:	f000 fac5 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 8000ef2:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	2105      	movs	r1, #5
 8000efa:	480d      	ldr	r0, [pc, #52]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000efc:	f003 fc70 	bl	80047e0 <HAL_HRTIM_TimeBaseConfig>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_HRTIM1_Init+0x2c6>
  {
    Error_Handler();
 8000f06:	f000 fab9 	bl	800147c <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 8000f0a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000f0e:	461a      	mov	r2, r3
 8000f10:	2105      	movs	r1, #5
 8000f12:	4807      	ldr	r0, [pc, #28]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000f14:	f003 fd19 	bl	800494a <HAL_HRTIM_WaveformTimerControl>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_HRTIM1_Init+0x2de>
  {
    Error_Handler();
 8000f1e:	f000 faad 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000f22:	4803      	ldr	r0, [pc, #12]	@ (8000f30 <MX_HRTIM1_Init+0x2ec>)
 8000f24:	f000 fc2e 	bl	8001784 <HAL_HRTIM_MspPostInit>

}
 8000f28:	bf00      	nop
 8000f2a:	37b0      	adds	r7, #176	@ 0xb0
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000144 	.word	0x20000144
 8000f34:	40016800 	.word	0x40016800

08000f38 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3e:	463b      	mov	r3, r7
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
 8000f4c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8000f4e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f52:	f7ff faf1 	bl	8000538 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000f56:	2002      	movs	r0, #2
 8000f58:	f7ff fad6 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB4   ------> UCPD1_CC2
  PB6   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8000f5c:	2310      	movs	r3, #16
 8000f5e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000f60:	2303      	movs	r3, #3
 8000f62:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f64:	2300      	movs	r3, #0
 8000f66:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f68:	463b      	mov	r3, r7
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4808      	ldr	r0, [pc, #32]	@ (8000f90 <MX_UCPD1_Init+0x58>)
 8000f6e:	f008 fc18 	bl	80097a2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000f72:	2340      	movs	r3, #64	@ 0x40
 8000f74:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000f76:	2303      	movs	r3, #3
 8000f78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7e:	463b      	mov	r3, r7
 8000f80:	4619      	mov	r1, r3
 8000f82:	4803      	ldr	r0, [pc, #12]	@ (8000f90 <MX_UCPD1_Init+0x58>)
 8000f84:	f008 fc0d 	bl	80097a2 <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8000f88:	bf00      	nop
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	48000400 	.word	0x48000400

08000f94 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f98:	4b22      	ldr	r3, [pc, #136]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000f9a:	4a23      	ldr	r2, [pc, #140]	@ (8001028 <MX_USART3_UART_Init+0x94>)
 8000f9c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f9e:	4b21      	ldr	r3, [pc, #132]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fa0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fa4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000fa6:	4b1f      	ldr	r3, [pc, #124]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000fac:	4b1d      	ldr	r3, [pc, #116]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fba:	220c      	movs	r2, #12
 8000fbc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fbe:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fc4:	4b17      	ldr	r3, [pc, #92]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fca:	4b16      	ldr	r3, [pc, #88]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV4;
 8000fd0:	4b14      	ldr	r3, [pc, #80]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fd2:	2202      	movs	r2, #2
 8000fd4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fd6:	4b13      	ldr	r3, [pc, #76]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000fdc:	4811      	ldr	r0, [pc, #68]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000fde:	f007 f869 	bl	80080b4 <HAL_UART_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000fe8:	f000 fa48 	bl	800147c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fec:	2100      	movs	r1, #0
 8000fee:	480d      	ldr	r0, [pc, #52]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8000ff0:	f008 f9c1 	bl	8009376 <HAL_UARTEx_SetTxFifoThreshold>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000ffa:	f000 fa3f 	bl	800147c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ffe:	2100      	movs	r1, #0
 8001000:	4808      	ldr	r0, [pc, #32]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8001002:	f008 f9f6 	bl	80093f2 <HAL_UARTEx_SetRxFifoThreshold>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800100c:	f000 fa36 	bl	800147c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001010:	4804      	ldr	r0, [pc, #16]	@ (8001024 <MX_USART3_UART_Init+0x90>)
 8001012:	f008 f977 	bl	8009304 <HAL_UARTEx_DisableFifoMode>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800101c:	f000 fa2e 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000240 	.word	0x20000240
 8001028:	40004800 	.word	0x40004800

0800102c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001030:	4b10      	ldr	r3, [pc, #64]	@ (8001074 <MX_USB_PCD_Init+0x48>)
 8001032:	4a11      	ldr	r2, [pc, #68]	@ (8001078 <MX_USB_PCD_Init+0x4c>)
 8001034:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001036:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <MX_USB_PCD_Init+0x48>)
 8001038:	2208      	movs	r2, #8
 800103a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800103c:	4b0d      	ldr	r3, [pc, #52]	@ (8001074 <MX_USB_PCD_Init+0x48>)
 800103e:	2202      	movs	r2, #2
 8001040:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001042:	4b0c      	ldr	r3, [pc, #48]	@ (8001074 <MX_USB_PCD_Init+0x48>)
 8001044:	2202      	movs	r2, #2
 8001046:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8001048:	4b0a      	ldr	r3, [pc, #40]	@ (8001074 <MX_USB_PCD_Init+0x48>)
 800104a:	2200      	movs	r2, #0
 800104c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800104e:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <MX_USB_PCD_Init+0x48>)
 8001050:	2200      	movs	r2, #0
 8001052:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8001054:	4b07      	ldr	r3, [pc, #28]	@ (8001074 <MX_USB_PCD_Init+0x48>)
 8001056:	2200      	movs	r2, #0
 8001058:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800105a:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <MX_USB_PCD_Init+0x48>)
 800105c:	2200      	movs	r2, #0
 800105e:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001060:	4804      	ldr	r0, [pc, #16]	@ (8001074 <MX_USB_PCD_Init+0x48>)
 8001062:	f004 fce1 	bl	8005a28 <HAL_PCD_Init>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 800106c:	f000 fa06 	bl	800147c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001070:	bf00      	nop
 8001072:	bd80      	pop	{r7, pc}
 8001074:	200002d4 	.word	0x200002d4
 8001078:	40005c00 	.word	0x40005c00

0800107c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08a      	sub	sp, #40	@ 0x28
 8001080:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001082:	f107 0314 	add.w	r3, r7, #20
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
 8001090:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001092:	4b7d      	ldr	r3, [pc, #500]	@ (8001288 <MX_GPIO_Init+0x20c>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	4a7c      	ldr	r2, [pc, #496]	@ (8001288 <MX_GPIO_Init+0x20c>)
 8001098:	f043 0304 	orr.w	r3, r3, #4
 800109c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800109e:	4b7a      	ldr	r3, [pc, #488]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	f003 0304 	and.w	r3, r3, #4
 80010a6:	613b      	str	r3, [r7, #16]
 80010a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010aa:	4b77      	ldr	r3, [pc, #476]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	4a76      	ldr	r2, [pc, #472]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010b0:	f043 0320 	orr.w	r3, r3, #32
 80010b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b6:	4b74      	ldr	r3, [pc, #464]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ba:	f003 0320 	and.w	r3, r3, #32
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	4b71      	ldr	r3, [pc, #452]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c6:	4a70      	ldr	r2, [pc, #448]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ce:	4b6e      	ldr	r3, [pc, #440]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010da:	4b6b      	ldr	r3, [pc, #428]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010de:	4a6a      	ldr	r2, [pc, #424]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010e0:	f043 0302 	orr.w	r3, r3, #2
 80010e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010e6:	4b68      	ldr	r3, [pc, #416]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	f003 0302 	and.w	r3, r3, #2
 80010ee:	607b      	str	r3, [r7, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010f2:	4b65      	ldr	r3, [pc, #404]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	4a64      	ldr	r2, [pc, #400]	@ (8001288 <MX_GPIO_Init+0x20c>)
 80010f8:	f043 0308 	orr.w	r3, r3, #8
 80010fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010fe:	4b62      	ldr	r3, [pc, #392]	@ (8001288 <MX_GPIO_Init+0x20c>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	603b      	str	r3, [r7, #0]
 8001108:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_1|BUCKBOOST_USBPD_EN_Pin
 800110a:	2200      	movs	r2, #0
 800110c:	f24d 210a 	movw	r1, #53770	@ 0xd20a
 8001110:	485e      	ldr	r0, [pc, #376]	@ (800128c <MX_GPIO_Init+0x210>)
 8001112:	f003 f9b3 	bl	800447c <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|USBPD_1A_PROTECT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	2103      	movs	r1, #3
 800111a:	485d      	ldr	r0, [pc, #372]	@ (8001290 <MX_GPIO_Init+0x214>)
 800111c:	f003 f9ae 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|LD2_Pin, GPIO_PIN_RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	f248 0170 	movw	r1, #32880	@ 0x8070
 8001126:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800112a:	f003 f9a7 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD5_Pin|LD4_Pin|GPIO_PIN_8
 800112e:	2200      	movs	r2, #0
 8001130:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8001134:	4857      	ldr	r0, [pc, #348]	@ (8001294 <MX_GPIO_Init+0x218>)
 8001136:	f003 f9a1 	bl	800447c <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USBPD_550mA_PROTECT_GPIO_Port, USBPD_550mA_PROTECT_Pin, GPIO_PIN_RESET);
 800113a:	2200      	movs	r2, #0
 800113c:	2104      	movs	r1, #4
 800113e:	4856      	ldr	r0, [pc, #344]	@ (8001298 <MX_GPIO_Init+0x21c>)
 8001140:	f003 f99c 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001144:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800114a:	2300      	movs	r3, #0
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	4619      	mov	r1, r3
 8001158:	484c      	ldr	r0, [pc, #304]	@ (800128c <MX_GPIO_Init+0x210>)
 800115a:	f002 fff5 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_LOAD_1_Pin BUCKBOOST_LOAD_2_Pin PC1 BUCKBOOST_USBPD_EN_Pin
                           PC9 USBPD_1A_PROTECT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_1|BUCKBOOST_USBPD_EN_Pin
 800115e:	f24d 230a 	movw	r3, #53770	@ 0xd20a
 8001162:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|USBPD_1A_PROTECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001164:	2301      	movs	r3, #1
 8001166:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116c:	2300      	movs	r3, #0
 800116e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4619      	mov	r1, r3
 8001176:	4845      	ldr	r0, [pc, #276]	@ (800128c <MX_GPIO_Init+0x210>)
 8001178:	f002 ffe6 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800117c:	2303      	movs	r3, #3
 800117e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001180:	2301      	movs	r3, #1
 8001182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001188:	2300      	movs	r3, #0
 800118a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	4619      	mov	r1, r3
 8001192:	483f      	ldr	r0, [pc, #252]	@ (8001290 <MX_GPIO_Init+0x214>)
 8001194:	f002 ffd8 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001198:	2301      	movs	r3, #1
 800119a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800119c:	2300      	movs	r3, #0
 800119e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011a0:	2302      	movs	r3, #2
 80011a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	4619      	mov	r1, r3
 80011aa:	4838      	ldr	r0, [pc, #224]	@ (800128c <MX_GPIO_Init+0x210>)
 80011ac:	f002 ffcc 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|LD2_Pin;
 80011b0:	f248 0370 	movw	r3, #32880	@ 0x8070
 80011b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b6:	2301      	movs	r3, #1
 80011b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c2:	f107 0314 	add.w	r3, r7, #20
 80011c6:	4619      	mov	r1, r3
 80011c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011cc:	f002 ffbc 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOYSTICK_LEFT_Pin JOYSTICK_DOWN_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_LEFT_Pin|JOYSTICK_DOWN_Pin;
 80011d0:	2330      	movs	r3, #48	@ 0x30
 80011d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011d4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011da:	2301      	movs	r3, #1
 80011dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	4829      	ldr	r0, [pc, #164]	@ (800128c <MX_GPIO_Init+0x210>)
 80011e6:	f002 ffaf 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD5_Pin LD4_Pin PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD3_Pin|LD5_Pin|LD4_Pin|GPIO_PIN_8
 80011ea:	f240 33a2 	movw	r3, #930	@ 0x3a2
 80011ee:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2300      	movs	r3, #0
 80011fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fc:	f107 0314 	add.w	r3, r7, #20
 8001200:	4619      	mov	r1, r3
 8001202:	4824      	ldr	r0, [pc, #144]	@ (8001294 <MX_GPIO_Init+0x218>)
 8001204:	f002 ffa0 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOYSTICK_RIGHT_Pin JOYSTICK_UP_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_RIGHT_Pin|JOYSTICK_UP_Pin;
 8001208:	f240 4304 	movw	r3, #1028	@ 0x404
 800120c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800120e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001214:	2301      	movs	r3, #1
 8001216:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	4619      	mov	r1, r3
 800121e:	481d      	ldr	r0, [pc, #116]	@ (8001294 <MX_GPIO_Init+0x218>)
 8001220:	f002 ff92 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_550mA_PROTECT_Pin */
  GPIO_InitStruct.Pin = USBPD_550mA_PROTECT_Pin;
 8001224:	2304      	movs	r3, #4
 8001226:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001228:	2301      	movs	r3, #1
 800122a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001230:	2300      	movs	r3, #0
 8001232:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USBPD_550mA_PROTECT_GPIO_Port, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	4817      	ldr	r0, [pc, #92]	@ (8001298 <MX_GPIO_Init+0x21c>)
 800123c:	f002 ff84 	bl	8004148 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001240:	2200      	movs	r2, #0
 8001242:	2100      	movs	r1, #0
 8001244:	2008      	movs	r0, #8
 8001246:	f002 fcae 	bl	8003ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800124a:	2008      	movs	r0, #8
 800124c:	f002 fcc5 	bl	8003bda <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001250:	2200      	movs	r2, #0
 8001252:	2100      	movs	r1, #0
 8001254:	200a      	movs	r0, #10
 8001256:	f002 fca6 	bl	8003ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800125a:	200a      	movs	r0, #10
 800125c:	f002 fcbd 	bl	8003bda <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001260:	2200      	movs	r2, #0
 8001262:	2100      	movs	r1, #0
 8001264:	2017      	movs	r0, #23
 8001266:	f002 fc9e 	bl	8003ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800126a:	2017      	movs	r0, #23
 800126c:	f002 fcb5 	bl	8003bda <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001270:	2200      	movs	r2, #0
 8001272:	2100      	movs	r1, #0
 8001274:	2028      	movs	r0, #40	@ 0x28
 8001276:	f002 fc96 	bl	8003ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800127a:	2028      	movs	r0, #40	@ 0x28
 800127c:	f002 fcad 	bl	8003bda <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001280:	bf00      	nop
 8001282:	3728      	adds	r7, #40	@ 0x28
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40021000 	.word	0x40021000
 800128c:	48000800 	.word	0x48000800
 8001290:	48001400 	.word	0x48001400
 8001294:	48000400 	.word	0x48000400
 8001298:	48000c00 	.word	0x48000c00

0800129c <InitGlass>:

/* USER CODE BEGIN 4 */
void InitGlass()
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
	while((LeftRightRef>LeftRight +50 || LeftRightRef<LeftRight -50) && (UpDownRef>UpDown +50 || UpDownRef<UpDown -50))
 80012a0:	e08b      	b.n	80013ba <InitGlass+0x11e>
	{
		if(LeftRightRef >LeftRight )
 80012a2:	4b6e      	ldr	r3, [pc, #440]	@ (800145c <InitGlass+0x1c0>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b6e      	ldr	r3, [pc, #440]	@ (8001460 <InitGlass+0x1c4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d915      	bls.n	80012da <InitGlass+0x3e>
		{
			HAL_GPIO_WritePin (GPIOF, GPIO_PIN_0, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2101      	movs	r1, #1
 80012b2:	486c      	ldr	r0, [pc, #432]	@ (8001464 <InitGlass+0x1c8>)
 80012b4:	f003 f8e2 	bl	800447c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOF, GPIO_PIN_1, 1);
 80012b8:	2201      	movs	r2, #1
 80012ba:	2102      	movs	r1, #2
 80012bc:	4869      	ldr	r0, [pc, #420]	@ (8001464 <InitGlass+0x1c8>)
 80012be:	f003 f8dd 	bl	800447c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2120      	movs	r1, #32
 80012c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ca:	f003 f8d7 	bl	800447c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (GPIOC, GPIO_PIN_1, 1);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2102      	movs	r1, #2
 80012d2:	4865      	ldr	r0, [pc, #404]	@ (8001468 <InitGlass+0x1cc>)
 80012d4:	f003 f8d2 	bl	800447c <HAL_GPIO_WritePin>
 80012d8:	e014      	b.n	8001304 <InitGlass+0x68>
		}
		else
		{
					HAL_GPIO_WritePin (GPIOF, GPIO_PIN_0, 1);
 80012da:	2201      	movs	r2, #1
 80012dc:	2101      	movs	r1, #1
 80012de:	4861      	ldr	r0, [pc, #388]	@ (8001464 <InitGlass+0x1c8>)
 80012e0:	f003 f8cc 	bl	800447c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin (GPIOF, GPIO_PIN_1, 0);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2102      	movs	r1, #2
 80012e8:	485e      	ldr	r0, [pc, #376]	@ (8001464 <InitGlass+0x1c8>)
 80012ea:	f003 f8c7 	bl	800447c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, 1);
 80012ee:	2201      	movs	r2, #1
 80012f0:	2120      	movs	r1, #32
 80012f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012f6:	f003 f8c1 	bl	800447c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin (GPIOC, GPIO_PIN_1, 1);
 80012fa:	2201      	movs	r2, #1
 80012fc:	2102      	movs	r1, #2
 80012fe:	485a      	ldr	r0, [pc, #360]	@ (8001468 <InitGlass+0x1cc>)
 8001300:	f003 f8bc 	bl	800447c <HAL_GPIO_WritePin>

		}
		HAL_ADC_Start(&hadc1);
 8001304:	4859      	ldr	r0, [pc, #356]	@ (800146c <InitGlass+0x1d0>)
 8001306:	f001 f88d 	bl	8002424 <HAL_ADC_Start>
		while(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY)!= HAL_OK)
 800130a:	bf00      	nop
 800130c:	f04f 31ff 	mov.w	r1, #4294967295
 8001310:	4856      	ldr	r0, [pc, #344]	@ (800146c <InitGlass+0x1d0>)
 8001312:	f001 f96b 	bl	80025ec <HAL_ADC_PollForConversion>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1f7      	bne.n	800130c <InitGlass+0x70>
		{

		}
		LeftRight=HAL_ADC_GetValue(&hadc1);
 800131c:	4853      	ldr	r0, [pc, #332]	@ (800146c <InitGlass+0x1d0>)
 800131e:	f001 fa6b 	bl	80027f8 <HAL_ADC_GetValue>
 8001322:	4603      	mov	r3, r0
 8001324:	4a4e      	ldr	r2, [pc, #312]	@ (8001460 <InitGlass+0x1c4>)
 8001326:	6013      	str	r3, [r2, #0]


		if(UpDownRef >UpDown )
 8001328:	4b51      	ldr	r3, [pc, #324]	@ (8001470 <InitGlass+0x1d4>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b51      	ldr	r3, [pc, #324]	@ (8001474 <InitGlass+0x1d8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	429a      	cmp	r2, r3
 8001332:	d918      	bls.n	8001366 <InitGlass+0xca>
		{
			            HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, 1);
 8001334:	2201      	movs	r2, #1
 8001336:	2140      	movs	r1, #64	@ 0x40
 8001338:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800133c:	f003 f89e 	bl	800447c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin (GPIOB, GPIO_PIN_8, 0);
 8001340:	2200      	movs	r2, #0
 8001342:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001346:	484c      	ldr	r0, [pc, #304]	@ (8001478 <InitGlass+0x1dc>)
 8001348:	f003 f898 	bl	800447c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, 1);
 800134c:	2201      	movs	r2, #1
 800134e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001352:	4849      	ldr	r0, [pc, #292]	@ (8001478 <InitGlass+0x1dc>)
 8001354:	f003 f892 	bl	800447c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin (GPIOC, GPIO_PIN_9, 1);
 8001358:	2201      	movs	r2, #1
 800135a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800135e:	4842      	ldr	r0, [pc, #264]	@ (8001468 <InitGlass+0x1cc>)
 8001360:	f003 f88c 	bl	800447c <HAL_GPIO_WritePin>
 8001364:	e017      	b.n	8001396 <InitGlass+0xfa>
					  }
		else
		{
			            HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, 0);
 8001366:	2200      	movs	r2, #0
 8001368:	2140      	movs	r1, #64	@ 0x40
 800136a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800136e:	f003 f885 	bl	800447c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin (GPIOB, GPIO_PIN_8, 1);
 8001372:	2201      	movs	r2, #1
 8001374:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001378:	483f      	ldr	r0, [pc, #252]	@ (8001478 <InitGlass+0x1dc>)
 800137a:	f003 f87f 	bl	800447c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, 0);
 800137e:	2200      	movs	r2, #0
 8001380:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001384:	483c      	ldr	r0, [pc, #240]	@ (8001478 <InitGlass+0x1dc>)
 8001386:	f003 f879 	bl	800447c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin (GPIOC, GPIO_PIN_9, 1);
 800138a:	2201      	movs	r2, #1
 800138c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001390:	4835      	ldr	r0, [pc, #212]	@ (8001468 <InitGlass+0x1cc>)
 8001392:	f003 f873 	bl	800447c <HAL_GPIO_WritePin>

		}
		HAL_ADC_Start(&hadc1);
 8001396:	4835      	ldr	r0, [pc, #212]	@ (800146c <InitGlass+0x1d0>)
 8001398:	f001 f844 	bl	8002424 <HAL_ADC_Start>
		while(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY)!= HAL_OK)
 800139c:	bf00      	nop
 800139e:	f04f 31ff 	mov.w	r1, #4294967295
 80013a2:	4832      	ldr	r0, [pc, #200]	@ (800146c <InitGlass+0x1d0>)
 80013a4:	f001 f922 	bl	80025ec <HAL_ADC_PollForConversion>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d1f7      	bne.n	800139e <InitGlass+0x102>
		{

		}
		UpDown=HAL_ADC_GetValue(&hadc1);
 80013ae:	482f      	ldr	r0, [pc, #188]	@ (800146c <InitGlass+0x1d0>)
 80013b0:	f001 fa22 	bl	80027f8 <HAL_ADC_GetValue>
 80013b4:	4603      	mov	r3, r0
 80013b6:	4a2f      	ldr	r2, [pc, #188]	@ (8001474 <InitGlass+0x1d8>)
 80013b8:	6013      	str	r3, [r2, #0]
	while((LeftRightRef>LeftRight +50 || LeftRightRef<LeftRight -50) && (UpDownRef>UpDown +50 || UpDownRef<UpDown -50))
 80013ba:	4b29      	ldr	r3, [pc, #164]	@ (8001460 <InitGlass+0x1c4>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80013c2:	4b26      	ldr	r3, [pc, #152]	@ (800145c <InitGlass+0x1c0>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d307      	bcc.n	80013da <InitGlass+0x13e>
 80013ca:	4b25      	ldr	r3, [pc, #148]	@ (8001460 <InitGlass+0x1c4>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f1a3 0232 	sub.w	r2, r3, #50	@ 0x32
 80013d2:	4b22      	ldr	r3, [pc, #136]	@ (800145c <InitGlass+0x1c0>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d911      	bls.n	80013fe <InitGlass+0x162>
 80013da:	4b26      	ldr	r3, [pc, #152]	@ (8001474 <InitGlass+0x1d8>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80013e2:	4b23      	ldr	r3, [pc, #140]	@ (8001470 <InitGlass+0x1d4>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	f4ff af5b 	bcc.w	80012a2 <InitGlass+0x6>
 80013ec:	4b21      	ldr	r3, [pc, #132]	@ (8001474 <InitGlass+0x1d8>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f1a3 0232 	sub.w	r2, r3, #50	@ 0x32
 80013f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001470 <InitGlass+0x1d4>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	f63f af52 	bhi.w	80012a2 <InitGlass+0x6>
	}
	HAL_GPIO_WritePin (GPIOF, GPIO_PIN_0, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2101      	movs	r1, #1
 8001402:	4818      	ldr	r0, [pc, #96]	@ (8001464 <InitGlass+0x1c8>)
 8001404:	f003 f83a 	bl	800447c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOF, GPIO_PIN_1, 0);
 8001408:	2200      	movs	r2, #0
 800140a:	2102      	movs	r1, #2
 800140c:	4815      	ldr	r0, [pc, #84]	@ (8001464 <InitGlass+0x1c8>)
 800140e:	f003 f835 	bl	800447c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	2120      	movs	r1, #32
 8001416:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800141a:	f003 f82f 	bl	800447c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOC, GPIO_PIN_1, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	2102      	movs	r1, #2
 8001422:	4811      	ldr	r0, [pc, #68]	@ (8001468 <InitGlass+0x1cc>)
 8001424:	f003 f82a 	bl	800447c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, 0);
 8001428:	2200      	movs	r2, #0
 800142a:	2140      	movs	r1, #64	@ 0x40
 800142c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001430:	f003 f824 	bl	800447c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_8, 0);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800143a:	480f      	ldr	r0, [pc, #60]	@ (8001478 <InitGlass+0x1dc>)
 800143c:	f003 f81e 	bl	800447c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, 0);
 8001440:	2200      	movs	r2, #0
 8001442:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001446:	480c      	ldr	r0, [pc, #48]	@ (8001478 <InitGlass+0x1dc>)
 8001448:	f003 f818 	bl	800447c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOC, GPIO_PIN_9, 0);
 800144c:	2200      	movs	r2, #0
 800144e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001452:	4805      	ldr	r0, [pc, #20]	@ (8001468 <InitGlass+0x1cc>)
 8001454:	f003 f812 	bl	800447c <HAL_GPIO_WritePin>
//		UpDown=HAL_ADC_GetValue(&hadc1);
//	}



}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000000 	.word	0x20000000
 8001460:	200005b0 	.word	0x200005b0
 8001464:	48001400 	.word	0x48001400
 8001468:	48000800 	.word	0x48000800
 800146c:	20000030 	.word	0x20000030
 8001470:	20000004 	.word	0x20000004
 8001474:	200005b4 	.word	0x200005b4
 8001478:	48000400 	.word	0x48000400

0800147c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001480:	b672      	cpsid	i
}
 8001482:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <Error_Handler+0x8>

08001488 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800148e:	4b0f      	ldr	r3, [pc, #60]	@ (80014cc <HAL_MspInit+0x44>)
 8001490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001492:	4a0e      	ldr	r2, [pc, #56]	@ (80014cc <HAL_MspInit+0x44>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	6613      	str	r3, [r2, #96]	@ 0x60
 800149a:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <HAL_MspInit+0x44>)
 800149c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a6:	4b09      	ldr	r3, [pc, #36]	@ (80014cc <HAL_MspInit+0x44>)
 80014a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014aa:	4a08      	ldr	r2, [pc, #32]	@ (80014cc <HAL_MspInit+0x44>)
 80014ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014b2:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <HAL_MspInit+0x44>)
 80014b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ba:	603b      	str	r3, [r7, #0]
 80014bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	40021000 	.word	0x40021000

080014d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b0a0      	sub	sp, #128	@ 0x80
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014e8:	f107 0318 	add.w	r3, r7, #24
 80014ec:	2254      	movs	r2, #84	@ 0x54
 80014ee:	2100      	movs	r1, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	f009 f85e 	bl	800a5b2 <memset>
  if(hadc->Instance==ADC1)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014fe:	d14c      	bne.n	800159a <HAL_ADC_MspInit+0xca>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001500:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001504:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001506:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800150a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800150c:	f107 0318 	add.w	r3, r7, #24
 8001510:	4618      	mov	r0, r3
 8001512:	f006 fb81 	bl	8007c18 <HAL_RCCEx_PeriphCLKConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800151c:	f7ff ffae 	bl	800147c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001520:	4b20      	ldr	r3, [pc, #128]	@ (80015a4 <HAL_ADC_MspInit+0xd4>)
 8001522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001524:	4a1f      	ldr	r2, [pc, #124]	@ (80015a4 <HAL_ADC_MspInit+0xd4>)
 8001526:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800152a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800152c:	4b1d      	ldr	r3, [pc, #116]	@ (80015a4 <HAL_ADC_MspInit+0xd4>)
 800152e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001530:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001534:	617b      	str	r3, [r7, #20]
 8001536:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001538:	4b1a      	ldr	r3, [pc, #104]	@ (80015a4 <HAL_ADC_MspInit+0xd4>)
 800153a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153c:	4a19      	ldr	r2, [pc, #100]	@ (80015a4 <HAL_ADC_MspInit+0xd4>)
 800153e:	f043 0304 	orr.w	r3, r3, #4
 8001542:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001544:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <HAL_ADC_MspInit+0xd4>)
 8001546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001548:	f003 0304 	and.w	r3, r3, #4
 800154c:	613b      	str	r3, [r7, #16]
 800154e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001550:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <HAL_ADC_MspInit+0xd4>)
 8001552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001554:	4a13      	ldr	r2, [pc, #76]	@ (80015a4 <HAL_ADC_MspInit+0xd4>)
 8001556:	f043 0301 	orr.w	r3, r3, #1
 800155a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800155c:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <HAL_ADC_MspInit+0xd4>)
 800155e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = USBPD_VIN_Pin;
 8001568:	2304      	movs	r3, #4
 800156a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800156c:	2303      	movs	r3, #3
 800156e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USBPD_VIN_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001578:	4619      	mov	r1, r3
 800157a:	480b      	ldr	r0, [pc, #44]	@ (80015a8 <HAL_ADC_MspInit+0xd8>)
 800157c:	f002 fde4 	bl	8004148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|BUCKBOOST_I_IN_AVG_Pin|GPIO_PIN_3;
 8001580:	230e      	movs	r3, #14
 8001582:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001584:	2303      	movs	r3, #3
 8001586:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001590:	4619      	mov	r1, r3
 8001592:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001596:	f002 fdd7 	bl	8004148 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800159a:	bf00      	nop
 800159c:	3780      	adds	r7, #128	@ 0x80
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40021000 	.word	0x40021000
 80015a8:	48000800 	.word	0x48000800

080015ac <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08a      	sub	sp, #40	@ 0x28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a2e      	ldr	r2, [pc, #184]	@ (8001684 <HAL_COMP_MspInit+0xd8>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d119      	bne.n	8001602 <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001688 <HAL_COMP_MspInit+0xdc>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d2:	4a2d      	ldr	r2, [pc, #180]	@ (8001688 <HAL_COMP_MspInit+0xdc>)
 80015d4:	f043 0301 	orr.w	r3, r3, #1
 80015d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015da:	4b2b      	ldr	r3, [pc, #172]	@ (8001688 <HAL_COMP_MspInit+0xdc>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	613b      	str	r3, [r7, #16]
 80015e4:	693b      	ldr	r3, [r7, #16]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = BUCK_RED_SENSE_Pin;
 80015e6:	2380      	movs	r3, #128	@ 0x80
 80015e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ea:	2303      	movs	r3, #3
 80015ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUCK_RED_SENSE_GPIO_Port, &GPIO_InitStruct);
 80015f2:	f107 0314 	add.w	r3, r7, #20
 80015f6:	4619      	mov	r1, r3
 80015f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015fc:	f002 fda4 	bl	8004148 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }

}
 8001600:	e03b      	b.n	800167a <HAL_COMP_MspInit+0xce>
  else if(hcomp->Instance==COMP3)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a21      	ldr	r2, [pc, #132]	@ (800168c <HAL_COMP_MspInit+0xe0>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d119      	bne.n	8001640 <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160c:	4b1e      	ldr	r3, [pc, #120]	@ (8001688 <HAL_COMP_MspInit+0xdc>)
 800160e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001610:	4a1d      	ldr	r2, [pc, #116]	@ (8001688 <HAL_COMP_MspInit+0xdc>)
 8001612:	f043 0301 	orr.w	r3, r3, #1
 8001616:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001618:	4b1b      	ldr	r3, [pc, #108]	@ (8001688 <HAL_COMP_MspInit+0xdc>)
 800161a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161c:	f003 0301 	and.w	r3, r3, #1
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUCK_GREEN_SENSE_Pin;
 8001624:	2301      	movs	r3, #1
 8001626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001628:	2303      	movs	r3, #3
 800162a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUCK_GREEN_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	4619      	mov	r1, r3
 8001636:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800163a:	f002 fd85 	bl	8004148 <HAL_GPIO_Init>
}
 800163e:	e01c      	b.n	800167a <HAL_COMP_MspInit+0xce>
  else if(hcomp->Instance==COMP4)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a12      	ldr	r2, [pc, #72]	@ (8001690 <HAL_COMP_MspInit+0xe4>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d117      	bne.n	800167a <HAL_COMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800164a:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <HAL_COMP_MspInit+0xdc>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	4a0e      	ldr	r2, [pc, #56]	@ (8001688 <HAL_COMP_MspInit+0xdc>)
 8001650:	f043 0302 	orr.w	r3, r3, #2
 8001654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001656:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <HAL_COMP_MspInit+0xdc>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BUCK_BLUE_SENSE_Pin;
 8001662:	2301      	movs	r3, #1
 8001664:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001666:	2303      	movs	r3, #3
 8001668:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUCK_BLUE_SENSE_GPIO_Port, &GPIO_InitStruct);
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	4619      	mov	r1, r3
 8001674:	4807      	ldr	r0, [pc, #28]	@ (8001694 <HAL_COMP_MspInit+0xe8>)
 8001676:	f002 fd67 	bl	8004148 <HAL_GPIO_Init>
}
 800167a:	bf00      	nop
 800167c:	3728      	adds	r7, #40	@ 0x28
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40010204 	.word	0x40010204
 8001688:	40021000 	.word	0x40021000
 800168c:	40010208 	.word	0x40010208
 8001690:	4001020c 	.word	0x4001020c
 8001694:	48000400 	.word	0x48000400

08001698 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001698:	b480      	push	{r7}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001718 <HAL_DAC_MspInit+0x80>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d10c      	bne.n	80016c4 <HAL_DAC_MspInit+0x2c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80016aa:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <HAL_DAC_MspInit+0x84>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ae:	4a1b      	ldr	r2, [pc, #108]	@ (800171c <HAL_DAC_MspInit+0x84>)
 80016b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b6:	4b19      	ldr	r3, [pc, #100]	@ (800171c <HAL_DAC_MspInit+0x84>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 80016c2:	e022      	b.n	800170a <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC2)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a15      	ldr	r2, [pc, #84]	@ (8001720 <HAL_DAC_MspInit+0x88>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d10c      	bne.n	80016e8 <HAL_DAC_MspInit+0x50>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80016ce:	4b13      	ldr	r3, [pc, #76]	@ (800171c <HAL_DAC_MspInit+0x84>)
 80016d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d2:	4a12      	ldr	r2, [pc, #72]	@ (800171c <HAL_DAC_MspInit+0x84>)
 80016d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016da:	4b10      	ldr	r3, [pc, #64]	@ (800171c <HAL_DAC_MspInit+0x84>)
 80016dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016e2:	613b      	str	r3, [r7, #16]
 80016e4:	693b      	ldr	r3, [r7, #16]
}
 80016e6:	e010      	b.n	800170a <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC3)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001724 <HAL_DAC_MspInit+0x8c>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d10b      	bne.n	800170a <HAL_DAC_MspInit+0x72>
    __HAL_RCC_DAC3_CLK_ENABLE();
 80016f2:	4b0a      	ldr	r3, [pc, #40]	@ (800171c <HAL_DAC_MspInit+0x84>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f6:	4a09      	ldr	r2, [pc, #36]	@ (800171c <HAL_DAC_MspInit+0x84>)
 80016f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016fe:	4b07      	ldr	r3, [pc, #28]	@ (800171c <HAL_DAC_MspInit+0x84>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]
}
 800170a:	bf00      	nop
 800170c:	371c      	adds	r7, #28
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	50000800 	.word	0x50000800
 800171c:	40021000 	.word	0x40021000
 8001720:	50000c00 	.word	0x50000c00
 8001724:	50001000 	.word	0x50001000

08001728 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a11      	ldr	r2, [pc, #68]	@ (800177c <HAL_HRTIM_MspInit+0x54>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d11b      	bne.n	8001772 <HAL_HRTIM_MspInit+0x4a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 800173a:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <HAL_HRTIM_MspInit+0x58>)
 800173c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800173e:	4a10      	ldr	r2, [pc, #64]	@ (8001780 <HAL_HRTIM_MspInit+0x58>)
 8001740:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001744:	6613      	str	r3, [r2, #96]	@ 0x60
 8001746:	4b0e      	ldr	r3, [pc, #56]	@ (8001780 <HAL_HRTIM_MspInit+0x58>)
 8001748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800174a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 0, 0);
 8001752:	2200      	movs	r2, #0
 8001754:	2100      	movs	r1, #0
 8001756:	2043      	movs	r0, #67	@ 0x43
 8001758:	f002 fa25 	bl	8003ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 800175c:	2043      	movs	r0, #67	@ 0x43
 800175e:	f002 fa3c 	bl	8003bda <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIMF_IRQn, 0, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	2100      	movs	r1, #0
 8001766:	204a      	movs	r0, #74	@ 0x4a
 8001768:	f002 fa1d 	bl	8003ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMF_IRQn);
 800176c:	204a      	movs	r0, #74	@ 0x4a
 800176e:	f002 fa34 	bl	8003bda <HAL_NVIC_EnableIRQ>

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 8001772:	bf00      	nop
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40016800 	.word	0x40016800
 8001780:	40021000 	.word	0x40021000

08001784 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	@ 0x28
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a37      	ldr	r2, [pc, #220]	@ (8001880 <HAL_HRTIM_MspPostInit+0xfc>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d167      	bne.n	8001876 <HAL_HRTIM_MspPostInit+0xf2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a6:	4b37      	ldr	r3, [pc, #220]	@ (8001884 <HAL_HRTIM_MspPostInit+0x100>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017aa:	4a36      	ldr	r2, [pc, #216]	@ (8001884 <HAL_HRTIM_MspPostInit+0x100>)
 80017ac:	f043 0302 	orr.w	r3, r3, #2
 80017b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b2:	4b34      	ldr	r3, [pc, #208]	@ (8001884 <HAL_HRTIM_MspPostInit+0x100>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	613b      	str	r3, [r7, #16]
 80017bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017be:	4b31      	ldr	r3, [pc, #196]	@ (8001884 <HAL_HRTIM_MspPostInit+0x100>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c2:	4a30      	ldr	r2, [pc, #192]	@ (8001884 <HAL_HRTIM_MspPostInit+0x100>)
 80017c4:	f043 0304 	orr.w	r3, r3, #4
 80017c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001884 <HAL_HRTIM_MspPostInit+0x100>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ce:	f003 0304 	and.w	r3, r3, #4
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001884 <HAL_HRTIM_MspPostInit+0x100>)
 80017d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017da:	4a2a      	ldr	r2, [pc, #168]	@ (8001884 <HAL_HRTIM_MspPostInit+0x100>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e2:	4b28      	ldr	r3, [pc, #160]	@ (8001884 <HAL_HRTIM_MspPostInit+0x100>)
 80017e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	60bb      	str	r3, [r7, #8]
 80017ec:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> HRTIM1_CHF1
    PC7     ------> HRTIM1_CHF2
    PC8     ------> HRTIM1_CHE1
    PA8     ------> HRTIM1_CHA1
    */
    GPIO_InitStruct.Pin = BUCKBOOST_N1_DRIVE_Pin|BUCKBOOST_N2_DRIVE_Pin|BUCKBOOST_P2_DRIVE_Pin;
 80017ee:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80017f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f4:	2302      	movs	r3, #2
 80017f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fc:	2303      	movs	r3, #3
 80017fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001800:	230d      	movs	r3, #13
 8001802:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	4619      	mov	r1, r3
 800180a:	481f      	ldr	r0, [pc, #124]	@ (8001888 <HAL_HRTIM_MspPostInit+0x104>)
 800180c:	f002 fc9c 	bl	8004148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_RED_DRIVE_Pin|RC_TP4_Pin;
 8001810:	23c0      	movs	r3, #192	@ 0xc0
 8001812:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001814:	2302      	movs	r3, #2
 8001816:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181c:	2303      	movs	r3, #3
 800181e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001820:	230d      	movs	r3, #13
 8001822:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	4619      	mov	r1, r3
 800182a:	4818      	ldr	r0, [pc, #96]	@ (800188c <HAL_HRTIM_MspPostInit+0x108>)
 800182c:	f002 fc8c 	bl	8004148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_GREEN_DRIVE_Pin;
 8001830:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001836:	2302      	movs	r3, #2
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183e:	2303      	movs	r3, #3
 8001840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8001842:	2303      	movs	r3, #3
 8001844:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001846:	f107 0314 	add.w	r3, r7, #20
 800184a:	4619      	mov	r1, r3
 800184c:	480f      	ldr	r0, [pc, #60]	@ (800188c <HAL_HRTIM_MspPostInit+0x108>)
 800184e:	f002 fc7b 	bl	8004148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_BLUE_DRIVE_Pin;
 8001852:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001860:	2303      	movs	r3, #3
 8001862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001864:	230d      	movs	r3, #13
 8001866:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001872:	f002 fc69 	bl	8004148 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001876:	bf00      	nop
 8001878:	3728      	adds	r7, #40	@ 0x28
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40016800 	.word	0x40016800
 8001884:	40021000 	.word	0x40021000
 8001888:	48000400 	.word	0x48000400
 800188c:	48000800 	.word	0x48000800

08001890 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b09e      	sub	sp, #120	@ 0x78
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001898:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	2254      	movs	r2, #84	@ 0x54
 80018ae:	2100      	movs	r1, #0
 80018b0:	4618      	mov	r0, r3
 80018b2:	f008 fe7e 	bl	800a5b2 <memset>
  if(huart->Instance==USART3)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a23      	ldr	r2, [pc, #140]	@ (8001948 <HAL_UART_MspInit+0xb8>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d13e      	bne.n	800193e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80018c0:	2304      	movs	r3, #4
 80018c2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018c8:	f107 0310 	add.w	r3, r7, #16
 80018cc:	4618      	mov	r0, r3
 80018ce:	f006 f9a3 	bl	8007c18 <HAL_RCCEx_PeriphCLKConfig>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018d8:	f7ff fdd0 	bl	800147c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80018dc:	4b1b      	ldr	r3, [pc, #108]	@ (800194c <HAL_UART_MspInit+0xbc>)
 80018de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e0:	4a1a      	ldr	r2, [pc, #104]	@ (800194c <HAL_UART_MspInit+0xbc>)
 80018e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80018e8:	4b18      	ldr	r3, [pc, #96]	@ (800194c <HAL_UART_MspInit+0xbc>)
 80018ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f4:	4b15      	ldr	r3, [pc, #84]	@ (800194c <HAL_UART_MspInit+0xbc>)
 80018f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f8:	4a14      	ldr	r2, [pc, #80]	@ (800194c <HAL_UART_MspInit+0xbc>)
 80018fa:	f043 0304 	orr.w	r3, r3, #4
 80018fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001900:	4b12      	ldr	r3, [pc, #72]	@ (800194c <HAL_UART_MspInit+0xbc>)
 8001902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001904:	f003 0304 	and.w	r3, r3, #4
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 800190c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001910:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001912:	2302      	movs	r3, #2
 8001914:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800191a:	2301      	movs	r3, #1
 800191c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800191e:	2307      	movs	r3, #7
 8001920:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001922:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001926:	4619      	mov	r1, r3
 8001928:	4809      	ldr	r0, [pc, #36]	@ (8001950 <HAL_UART_MspInit+0xc0>)
 800192a:	f002 fc0d 	bl	8004148 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2100      	movs	r1, #0
 8001932:	2027      	movs	r0, #39	@ 0x27
 8001934:	f002 f937 	bl	8003ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001938:	2027      	movs	r0, #39	@ 0x27
 800193a:	f002 f94e 	bl	8003bda <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 800193e:	bf00      	nop
 8001940:	3778      	adds	r7, #120	@ 0x78
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40004800 	.word	0x40004800
 800194c:	40021000 	.word	0x40021000
 8001950:	48000800 	.word	0x48000800

08001954 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b098      	sub	sp, #96	@ 0x60
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800195c:	f107 030c 	add.w	r3, r7, #12
 8001960:	2254      	movs	r2, #84	@ 0x54
 8001962:	2100      	movs	r1, #0
 8001964:	4618      	mov	r0, r3
 8001966:	f008 fe24 	bl	800a5b2 <memset>
  if(hpcd->Instance==USB)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a15      	ldr	r2, [pc, #84]	@ (80019c4 <HAL_PCD_MspInit+0x70>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d122      	bne.n	80019ba <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001974:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001978:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800197a:	2300      	movs	r3, #0
 800197c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800197e:	f107 030c 	add.w	r3, r7, #12
 8001982:	4618      	mov	r0, r3
 8001984:	f006 f948 	bl	8007c18 <HAL_RCCEx_PeriphCLKConfig>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800198e:	f7ff fd75 	bl	800147c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001992:	4b0d      	ldr	r3, [pc, #52]	@ (80019c8 <HAL_PCD_MspInit+0x74>)
 8001994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001996:	4a0c      	ldr	r2, [pc, #48]	@ (80019c8 <HAL_PCD_MspInit+0x74>)
 8001998:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800199c:	6593      	str	r3, [r2, #88]	@ 0x58
 800199e:	4b0a      	ldr	r3, [pc, #40]	@ (80019c8 <HAL_PCD_MspInit+0x74>)
 80019a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80019a6:	60bb      	str	r3, [r7, #8]
 80019a8:	68bb      	ldr	r3, [r7, #8]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 0, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2100      	movs	r1, #0
 80019ae:	2013      	movs	r0, #19
 80019b0:	f002 f8f9 	bl	8003ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 80019b4:	2013      	movs	r0, #19
 80019b6:	f002 f910 	bl	8003bda <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_MspInit 1 */

  }

}
 80019ba:	bf00      	nop
 80019bc:	3760      	adds	r7, #96	@ 0x60
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40005c00 	.word	0x40005c00
 80019c8:	40021000 	.word	0x40021000

080019cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <NMI_Handler+0x4>

080019d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <HardFault_Handler+0x4>

080019dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <MemManage_Handler+0x4>

080019e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <BusFault_Handler+0x4>

080019ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <UsageFault_Handler+0x4>

080019f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a22:	f000 f8d7 	bl	8001bd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_RIGHT_Pin);
 8001a2e:	2004      	movs	r0, #4
 8001a30:	f002 fd56 	bl	80044e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_LEFT_Pin);
 8001a3c:	2010      	movs	r0, #16
 8001a3e:	f002 fd4f 	bl	80044e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
	...

08001a48 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001a4c:	4802      	ldr	r0, [pc, #8]	@ (8001a58 <USB_HP_IRQHandler+0x10>)
 8001a4e:	f004 f8b9 	bl	8005bc4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200002d4 	.word	0x200002d4

08001a5c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_DOWN_Pin);
 8001a60:	2020      	movs	r0, #32
 8001a62:	f002 fd3d 	bl	80044e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
	...

08001a6c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001a70:	4802      	ldr	r0, [pc, #8]	@ (8001a7c <USART3_IRQHandler+0x10>)
 8001a72:	f006 fb6f 	bl	8008154 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000240 	.word	0x20000240

08001a80 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_UP_Pin);
 8001a84:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001a88:	f002 fd2a 	bl	80044e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */

  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 8001a94:	2106      	movs	r1, #6
 8001a96:	4802      	ldr	r0, [pc, #8]	@ (8001aa0 <HRTIM1_Master_IRQHandler+0x10>)
 8001a98:	f002 ffbb 	bl	8004a12 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000144 	.word	0x20000144

08001aa4 <HRTIM1_TIMF_IRQHandler>:

/**
  * @brief This function handles HRTIM timer F global interrupt.
  */
void HRTIM1_TIMF_IRQHandler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 0 */

  /* USER CODE END HRTIM1_TIMF_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_TIMER_F);
 8001aa8:	2105      	movs	r1, #5
 8001aaa:	4802      	ldr	r0, [pc, #8]	@ (8001ab4 <HRTIM1_TIMF_IRQHandler+0x10>)
 8001aac:	f002 ffb1 	bl	8004a12 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 1 */

  /* USER CODE END HRTIM1_TIMF_IRQn 1 */
}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000144 	.word	0x20000144

08001ab8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001abc:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <SystemInit+0x20>)
 8001abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ac2:	4a05      	ldr	r2, [pc, #20]	@ (8001ad8 <SystemInit+0x20>)
 8001ac4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ac8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	e000ed00 	.word	0xe000ed00

08001adc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001adc:	480d      	ldr	r0, [pc, #52]	@ (8001b14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ade:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ae0:	f7ff ffea 	bl	8001ab8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ae4:	480c      	ldr	r0, [pc, #48]	@ (8001b18 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ae6:	490d      	ldr	r1, [pc, #52]	@ (8001b1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8001b20 <LoopForever+0xe>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001aec:	e002      	b.n	8001af4 <LoopCopyDataInit>

08001aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001af2:	3304      	adds	r3, #4

08001af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001af8:	d3f9      	bcc.n	8001aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001afa:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001afc:	4c0a      	ldr	r4, [pc, #40]	@ (8001b28 <LoopForever+0x16>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b00:	e001      	b.n	8001b06 <LoopFillZerobss>

08001b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b04:	3204      	adds	r2, #4

08001b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b08:	d3fb      	bcc.n	8001b02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b0a:	f008 fd5b 	bl	800a5c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b0e:	f7fe fd2b 	bl	8000568 <main>

08001b12 <LoopForever>:

LoopForever:
    b LoopForever
 8001b12:	e7fe      	b.n	8001b12 <LoopForever>
  ldr   r0, =_estack
 8001b14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b1c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001b20:	0800a674 	.word	0x0800a674
  ldr r2, =_sbss
 8001b24:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001b28:	200005bc 	.word	0x200005bc

08001b2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b2c:	e7fe      	b.n	8001b2c <ADC1_2_IRQHandler>

08001b2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b34:	2300      	movs	r3, #0
 8001b36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b38:	2003      	movs	r0, #3
 8001b3a:	f002 f829 	bl	8003b90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b3e:	2000      	movs	r0, #0
 8001b40:	f000 f80e 	bl	8001b60 <HAL_InitTick>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d002      	beq.n	8001b50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	71fb      	strb	r3, [r7, #7]
 8001b4e:	e001      	b.n	8001b54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b50:	f7ff fc9a 	bl	8001488 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b54:	79fb      	ldrb	r3, [r7, #7]

}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
	...

08001b60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001b6c:	4b16      	ldr	r3, [pc, #88]	@ (8001bc8 <HAL_InitTick+0x68>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d022      	beq.n	8001bba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001b74:	4b15      	ldr	r3, [pc, #84]	@ (8001bcc <HAL_InitTick+0x6c>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4b13      	ldr	r3, [pc, #76]	@ (8001bc8 <HAL_InitTick+0x68>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b80:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f002 f834 	bl	8003bf6 <HAL_SYSTICK_Config>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d10f      	bne.n	8001bb4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b0f      	cmp	r3, #15
 8001b98:	d809      	bhi.n	8001bae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	6879      	ldr	r1, [r7, #4]
 8001b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba2:	f002 f800 	bl	8003ba6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd0 <HAL_InitTick+0x70>)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6013      	str	r3, [r2, #0]
 8001bac:	e007      	b.n	8001bbe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	73fb      	strb	r3, [r7, #15]
 8001bb2:	e004      	b.n	8001bbe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	73fb      	strb	r3, [r7, #15]
 8001bb8:	e001      	b.n	8001bbe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20000010 	.word	0x20000010
 8001bcc:	20000008 	.word	0x20000008
 8001bd0:	2000000c 	.word	0x2000000c

08001bd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bd8:	4b05      	ldr	r3, [pc, #20]	@ (8001bf0 <HAL_IncTick+0x1c>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4b05      	ldr	r3, [pc, #20]	@ (8001bf4 <HAL_IncTick+0x20>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4413      	add	r3, r2
 8001be2:	4a03      	ldr	r2, [pc, #12]	@ (8001bf0 <HAL_IncTick+0x1c>)
 8001be4:	6013      	str	r3, [r2, #0]
}
 8001be6:	bf00      	nop
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	200005b8 	.word	0x200005b8
 8001bf4:	20000010 	.word	0x20000010

08001bf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001bfc:	4b03      	ldr	r3, [pc, #12]	@ (8001c0c <HAL_GetTick+0x14>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	200005b8 	.word	0x200005b8

08001c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c18:	f7ff ffee 	bl	8001bf8 <HAL_GetTick>
 8001c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c28:	d004      	beq.n	8001c34 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c2a:	4b09      	ldr	r3, [pc, #36]	@ (8001c50 <HAL_Delay+0x40>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	4413      	add	r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c34:	bf00      	nop
 8001c36:	f7ff ffdf 	bl	8001bf8 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d8f7      	bhi.n	8001c36 <HAL_Delay+0x26>
  {
  }
}
 8001c46:	bf00      	nop
 8001c48:	bf00      	nop
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000010 	.word	0x20000010

08001c54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	431a      	orrs	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	609a      	str	r2, [r3, #8]
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b083      	sub	sp, #12
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	609a      	str	r2, [r3, #8]
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b087      	sub	sp, #28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
 8001cc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	3360      	adds	r3, #96	@ 0x60
 8001cce:	461a      	mov	r2, r3
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	4413      	add	r3, r2
 8001cd6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <LL_ADC_SetOffset+0x44>)
 8001cde:	4013      	ands	r3, r2
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001ce6:	683a      	ldr	r2, [r7, #0]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	4313      	orrs	r3, r2
 8001cec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001cf4:	bf00      	nop
 8001cf6:	371c      	adds	r7, #28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	03fff000 	.word	0x03fff000

08001d04 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	3360      	adds	r3, #96	@ 0x60
 8001d12:	461a      	mov	r2, r3
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3714      	adds	r7, #20
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b087      	sub	sp, #28
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	3360      	adds	r3, #96	@ 0x60
 8001d40:	461a      	mov	r2, r3
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	431a      	orrs	r2, r3
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001d5a:	bf00      	nop
 8001d5c:	371c      	adds	r7, #28
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b087      	sub	sp, #28
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	60f8      	str	r0, [r7, #12]
 8001d6e:	60b9      	str	r1, [r7, #8]
 8001d70:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	3360      	adds	r3, #96	@ 0x60
 8001d76:	461a      	mov	r2, r3
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	4413      	add	r3, r2
 8001d7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001d90:	bf00      	nop
 8001d92:	371c      	adds	r7, #28
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b087      	sub	sp, #28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	3360      	adds	r3, #96	@ 0x60
 8001dac:	461a      	mov	r2, r3
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001dc6:	bf00      	nop
 8001dc8:	371c      	adds	r7, #28
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
 8001dda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	695b      	ldr	r3, [r3, #20]
 8001de0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	431a      	orrs	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	615a      	str	r2, [r3, #20]
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e000      	b.n	8001e12 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b087      	sub	sp, #28
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	60f8      	str	r0, [r7, #12]
 8001e26:	60b9      	str	r1, [r7, #8]
 8001e28:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	3330      	adds	r3, #48	@ 0x30
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	0a1b      	lsrs	r3, r3, #8
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	f003 030c 	and.w	r3, r3, #12
 8001e3a:	4413      	add	r3, r2
 8001e3c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	f003 031f 	and.w	r3, r3, #31
 8001e48:	211f      	movs	r1, #31
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	43db      	mvns	r3, r3
 8001e50:	401a      	ands	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	0e9b      	lsrs	r3, r3, #26
 8001e56:	f003 011f 	and.w	r1, r3, #31
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	f003 031f 	and.w	r3, r3, #31
 8001e60:	fa01 f303 	lsl.w	r3, r1, r3
 8001e64:	431a      	orrs	r2, r3
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e6a:	bf00      	nop
 8001e6c:	371c      	adds	r7, #28
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001e76:	b480      	push	{r7}
 8001e78:	b087      	sub	sp, #28
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	60f8      	str	r0, [r7, #12]
 8001e7e:	60b9      	str	r1, [r7, #8]
 8001e80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	3314      	adds	r3, #20
 8001e86:	461a      	mov	r2, r3
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	0e5b      	lsrs	r3, r3, #25
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	f003 0304 	and.w	r3, r3, #4
 8001e92:	4413      	add	r3, r2
 8001e94:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	0d1b      	lsrs	r3, r3, #20
 8001e9e:	f003 031f 	and.w	r3, r3, #31
 8001ea2:	2107      	movs	r1, #7
 8001ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	401a      	ands	r2, r3
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	0d1b      	lsrs	r3, r3, #20
 8001eb0:	f003 031f 	and.w	r3, r3, #31
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ec0:	bf00      	nop
 8001ec2:	371c      	adds	r7, #28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	401a      	ands	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f003 0318 	and.w	r3, r3, #24
 8001eee:	4908      	ldr	r1, [pc, #32]	@ (8001f10 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ef0:	40d9      	lsrs	r1, r3
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	400b      	ands	r3, r1
 8001ef6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001efa:	431a      	orrs	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001f02:	bf00      	nop
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	0007ffff 	.word	0x0007ffff

08001f14 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f003 031f 	and.w	r3, r3, #31
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001f5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6093      	str	r3, [r2, #8]
}
 8001f64:	bf00      	nop
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f84:	d101      	bne.n	8001f8a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f86:	2301      	movs	r3, #1
 8001f88:	e000      	b.n	8001f8c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f8a:	2300      	movs	r3, #0
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001fa8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001fd4:	d101      	bne.n	8001fda <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e000      	b.n	8001fdc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ff8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ffc:	f043 0201 	orr.w	r2, r3, #1
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	2b01      	cmp	r3, #1
 8002022:	d101      	bne.n	8002028 <LL_ADC_IsEnabled+0x18>
 8002024:	2301      	movs	r3, #1
 8002026:	e000      	b.n	800202a <LL_ADC_IsEnabled+0x1a>
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002036:	b480      	push	{r7}
 8002038:	b083      	sub	sp, #12
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002046:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800204a:	f043 0204 	orr.w	r2, r3, #4
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f003 0304 	and.w	r3, r3, #4
 800206e:	2b04      	cmp	r3, #4
 8002070:	d101      	bne.n	8002076 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002072:	2301      	movs	r3, #1
 8002074:	e000      	b.n	8002078 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 0308 	and.w	r3, r3, #8
 8002094:	2b08      	cmp	r3, #8
 8002096:	d101      	bne.n	800209c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002098:	2301      	movs	r3, #1
 800209a:	e000      	b.n	800209e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
	...

080020ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80020ac:	b590      	push	{r4, r7, lr}
 80020ae:	b089      	sub	sp, #36	@ 0x24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b4:	2300      	movs	r3, #0
 80020b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e1a9      	b.n	800241a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d109      	bne.n	80020e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f7ff f9fb 	bl	80014d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff ff3f 	bl	8001f70 <LL_ADC_IsDeepPowerDownEnabled>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d004      	beq.n	8002102 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f7ff ff25 	bl	8001f4c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff ff5a 	bl	8001fc0 <LL_ADC_IsInternalRegulatorEnabled>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d115      	bne.n	800213e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff ff3e 	bl	8001f98 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800211c:	4b9c      	ldr	r3, [pc, #624]	@ (8002390 <HAL_ADC_Init+0x2e4>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	099b      	lsrs	r3, r3, #6
 8002122:	4a9c      	ldr	r2, [pc, #624]	@ (8002394 <HAL_ADC_Init+0x2e8>)
 8002124:	fba2 2303 	umull	r2, r3, r2, r3
 8002128:	099b      	lsrs	r3, r3, #6
 800212a:	3301      	adds	r3, #1
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002130:	e002      	b.n	8002138 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	3b01      	subs	r3, #1
 8002136:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1f9      	bne.n	8002132 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff ff3c 	bl	8001fc0 <LL_ADC_IsInternalRegulatorEnabled>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10d      	bne.n	800216a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002152:	f043 0210 	orr.w	r2, r3, #16
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800215e:	f043 0201 	orr.w	r2, r3, #1
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff ff75 	bl	800205e <LL_ADC_REG_IsConversionOngoing>
 8002174:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800217a:	f003 0310 	and.w	r3, r3, #16
 800217e:	2b00      	cmp	r3, #0
 8002180:	f040 8142 	bne.w	8002408 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	2b00      	cmp	r3, #0
 8002188:	f040 813e 	bne.w	8002408 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002190:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002194:	f043 0202 	orr.w	r2, r3, #2
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff ff35 	bl	8002010 <LL_ADC_IsEnabled>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d141      	bne.n	8002230 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021b4:	d004      	beq.n	80021c0 <HAL_ADC_Init+0x114>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a77      	ldr	r2, [pc, #476]	@ (8002398 <HAL_ADC_Init+0x2ec>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d10f      	bne.n	80021e0 <HAL_ADC_Init+0x134>
 80021c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80021c4:	f7ff ff24 	bl	8002010 <LL_ADC_IsEnabled>
 80021c8:	4604      	mov	r4, r0
 80021ca:	4873      	ldr	r0, [pc, #460]	@ (8002398 <HAL_ADC_Init+0x2ec>)
 80021cc:	f7ff ff20 	bl	8002010 <LL_ADC_IsEnabled>
 80021d0:	4603      	mov	r3, r0
 80021d2:	4323      	orrs	r3, r4
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	bf0c      	ite	eq
 80021d8:	2301      	moveq	r3, #1
 80021da:	2300      	movne	r3, #0
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	e012      	b.n	8002206 <HAL_ADC_Init+0x15a>
 80021e0:	486e      	ldr	r0, [pc, #440]	@ (800239c <HAL_ADC_Init+0x2f0>)
 80021e2:	f7ff ff15 	bl	8002010 <LL_ADC_IsEnabled>
 80021e6:	4604      	mov	r4, r0
 80021e8:	486d      	ldr	r0, [pc, #436]	@ (80023a0 <HAL_ADC_Init+0x2f4>)
 80021ea:	f7ff ff11 	bl	8002010 <LL_ADC_IsEnabled>
 80021ee:	4603      	mov	r3, r0
 80021f0:	431c      	orrs	r4, r3
 80021f2:	486c      	ldr	r0, [pc, #432]	@ (80023a4 <HAL_ADC_Init+0x2f8>)
 80021f4:	f7ff ff0c 	bl	8002010 <LL_ADC_IsEnabled>
 80021f8:	4603      	mov	r3, r0
 80021fa:	4323      	orrs	r3, r4
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	bf0c      	ite	eq
 8002200:	2301      	moveq	r3, #1
 8002202:	2300      	movne	r3, #0
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d012      	beq.n	8002230 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002212:	d004      	beq.n	800221e <HAL_ADC_Init+0x172>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a5f      	ldr	r2, [pc, #380]	@ (8002398 <HAL_ADC_Init+0x2ec>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d101      	bne.n	8002222 <HAL_ADC_Init+0x176>
 800221e:	4a62      	ldr	r2, [pc, #392]	@ (80023a8 <HAL_ADC_Init+0x2fc>)
 8002220:	e000      	b.n	8002224 <HAL_ADC_Init+0x178>
 8002222:	4a62      	ldr	r2, [pc, #392]	@ (80023ac <HAL_ADC_Init+0x300>)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	4619      	mov	r1, r3
 800222a:	4610      	mov	r0, r2
 800222c:	f7ff fd12 	bl	8001c54 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	7f5b      	ldrb	r3, [r3, #29]
 8002234:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800223a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002240:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002246:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800224e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002250:	4313      	orrs	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800225a:	2b01      	cmp	r3, #1
 800225c:	d106      	bne.n	800226c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002262:	3b01      	subs	r3, #1
 8002264:	045b      	lsls	r3, r3, #17
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4313      	orrs	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002270:	2b00      	cmp	r3, #0
 8002272:	d009      	beq.n	8002288 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002278:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002280:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4313      	orrs	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68da      	ldr	r2, [r3, #12]
 800228e:	4b48      	ldr	r3, [pc, #288]	@ (80023b0 <HAL_ADC_Init+0x304>)
 8002290:	4013      	ands	r3, r2
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	6812      	ldr	r2, [r2, #0]
 8002296:	69b9      	ldr	r1, [r7, #24]
 8002298:	430b      	orrs	r3, r1
 800229a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff fee4 	bl	8002084 <LL_ADC_INJ_IsConversionOngoing>
 80022bc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d17f      	bne.n	80023c4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d17c      	bne.n	80023c4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022ce:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80022d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80022e6:	f023 0302 	bic.w	r3, r3, #2
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6812      	ldr	r2, [r2, #0]
 80022ee:	69b9      	ldr	r1, [r7, #24]
 80022f0:	430b      	orrs	r3, r1
 80022f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d017      	beq.n	800232c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	691a      	ldr	r2, [r3, #16]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800230a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002314:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002318:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	6911      	ldr	r1, [r2, #16]
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	430b      	orrs	r3, r1
 8002326:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800232a:	e013      	b.n	8002354 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	691a      	ldr	r2, [r3, #16]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800233a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	6812      	ldr	r2, [r2, #0]
 8002348:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800234c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002350:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800235a:	2b01      	cmp	r3, #1
 800235c:	d12a      	bne.n	80023b4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	691b      	ldr	r3, [r3, #16]
 8002364:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002368:	f023 0304 	bic.w	r3, r3, #4
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002374:	4311      	orrs	r1, r2
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800237a:	4311      	orrs	r1, r2
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002380:	430a      	orrs	r2, r1
 8002382:	431a      	orrs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f042 0201 	orr.w	r2, r2, #1
 800238c:	611a      	str	r2, [r3, #16]
 800238e:	e019      	b.n	80023c4 <HAL_ADC_Init+0x318>
 8002390:	20000008 	.word	0x20000008
 8002394:	053e2d63 	.word	0x053e2d63
 8002398:	50000100 	.word	0x50000100
 800239c:	50000400 	.word	0x50000400
 80023a0:	50000500 	.word	0x50000500
 80023a4:	50000600 	.word	0x50000600
 80023a8:	50000300 	.word	0x50000300
 80023ac:	50000700 	.word	0x50000700
 80023b0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	691a      	ldr	r2, [r3, #16]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0201 	bic.w	r2, r2, #1
 80023c2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d10c      	bne.n	80023e6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d2:	f023 010f 	bic.w	r1, r3, #15
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a1b      	ldr	r3, [r3, #32]
 80023da:	1e5a      	subs	r2, r3, #1
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	430a      	orrs	r2, r1
 80023e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80023e4:	e007      	b.n	80023f6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 020f 	bic.w	r2, r2, #15
 80023f4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023fa:	f023 0303 	bic.w	r3, r3, #3
 80023fe:	f043 0201 	orr.w	r2, r3, #1
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002406:	e007      	b.n	8002418 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800240c:	f043 0210 	orr.w	r2, r3, #16
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002418:	7ffb      	ldrb	r3, [r7, #31]
}
 800241a:	4618      	mov	r0, r3
 800241c:	3724      	adds	r7, #36	@ 0x24
 800241e:	46bd      	mov	sp, r7
 8002420:	bd90      	pop	{r4, r7, pc}
 8002422:	bf00      	nop

08002424 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002434:	d004      	beq.n	8002440 <HAL_ADC_Start+0x1c>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a67      	ldr	r2, [pc, #412]	@ (80025d8 <HAL_ADC_Start+0x1b4>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d101      	bne.n	8002444 <HAL_ADC_Start+0x20>
 8002440:	4b66      	ldr	r3, [pc, #408]	@ (80025dc <HAL_ADC_Start+0x1b8>)
 8002442:	e000      	b.n	8002446 <HAL_ADC_Start+0x22>
 8002444:	4b66      	ldr	r3, [pc, #408]	@ (80025e0 <HAL_ADC_Start+0x1bc>)
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff fd64 	bl	8001f14 <LL_ADC_GetMultimode>
 800244c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff fe03 	bl	800205e <LL_ADC_REG_IsConversionOngoing>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	f040 80b4 	bne.w	80025c8 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002466:	2b01      	cmp	r3, #1
 8002468:	d101      	bne.n	800246e <HAL_ADC_Start+0x4a>
 800246a:	2302      	movs	r3, #2
 800246c:	e0af      	b.n	80025ce <HAL_ADC_Start+0x1aa>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 fe0c 	bl	8003094 <ADC_Enable>
 800247c:	4603      	mov	r3, r0
 800247e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002480:	7dfb      	ldrb	r3, [r7, #23]
 8002482:	2b00      	cmp	r3, #0
 8002484:	f040 809b 	bne.w	80025be <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002490:	f023 0301 	bic.w	r3, r3, #1
 8002494:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a4d      	ldr	r2, [pc, #308]	@ (80025d8 <HAL_ADC_Start+0x1b4>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d009      	beq.n	80024ba <HAL_ADC_Start+0x96>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a4e      	ldr	r2, [pc, #312]	@ (80025e4 <HAL_ADC_Start+0x1c0>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d002      	beq.n	80024b6 <HAL_ADC_Start+0x92>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	e003      	b.n	80024be <HAL_ADC_Start+0x9a>
 80024b6:	4b4c      	ldr	r3, [pc, #304]	@ (80025e8 <HAL_ADC_Start+0x1c4>)
 80024b8:	e001      	b.n	80024be <HAL_ADC_Start+0x9a>
 80024ba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	6812      	ldr	r2, [r2, #0]
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d002      	beq.n	80024cc <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d105      	bne.n	80024d8 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024e4:	d106      	bne.n	80024f4 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ea:	f023 0206 	bic.w	r2, r3, #6
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	661a      	str	r2, [r3, #96]	@ 0x60
 80024f2:	e002      	b.n	80024fa <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	221c      	movs	r2, #28
 8002500:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a32      	ldr	r2, [pc, #200]	@ (80025d8 <HAL_ADC_Start+0x1b4>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d009      	beq.n	8002528 <HAL_ADC_Start+0x104>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a32      	ldr	r2, [pc, #200]	@ (80025e4 <HAL_ADC_Start+0x1c0>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d002      	beq.n	8002524 <HAL_ADC_Start+0x100>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	e003      	b.n	800252c <HAL_ADC_Start+0x108>
 8002524:	4b30      	ldr	r3, [pc, #192]	@ (80025e8 <HAL_ADC_Start+0x1c4>)
 8002526:	e001      	b.n	800252c <HAL_ADC_Start+0x108>
 8002528:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6812      	ldr	r2, [r2, #0]
 8002530:	4293      	cmp	r3, r2
 8002532:	d008      	beq.n	8002546 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d005      	beq.n	8002546 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	2b05      	cmp	r3, #5
 800253e:	d002      	beq.n	8002546 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	2b09      	cmp	r3, #9
 8002544:	d114      	bne.n	8002570 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d007      	beq.n	8002564 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002558:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800255c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff fd64 	bl	8002036 <LL_ADC_REG_StartConversion>
 800256e:	e02d      	b.n	80025cc <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002574:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a15      	ldr	r2, [pc, #84]	@ (80025d8 <HAL_ADC_Start+0x1b4>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d009      	beq.n	800259a <HAL_ADC_Start+0x176>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a16      	ldr	r2, [pc, #88]	@ (80025e4 <HAL_ADC_Start+0x1c0>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d002      	beq.n	8002596 <HAL_ADC_Start+0x172>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	e003      	b.n	800259e <HAL_ADC_Start+0x17a>
 8002596:	4b14      	ldr	r3, [pc, #80]	@ (80025e8 <HAL_ADC_Start+0x1c4>)
 8002598:	e001      	b.n	800259e <HAL_ADC_Start+0x17a>
 800259a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800259e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00f      	beq.n	80025cc <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025b4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80025bc:	e006      	b.n	80025cc <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80025c6:	e001      	b.n	80025cc <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80025c8:	2302      	movs	r3, #2
 80025ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80025cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	50000100 	.word	0x50000100
 80025dc:	50000300 	.word	0x50000300
 80025e0:	50000700 	.word	0x50000700
 80025e4:	50000500 	.word	0x50000500
 80025e8:	50000400 	.word	0x50000400

080025ec <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b088      	sub	sp, #32
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025fe:	d004      	beq.n	800260a <HAL_ADC_PollForConversion+0x1e>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a77      	ldr	r2, [pc, #476]	@ (80027e4 <HAL_ADC_PollForConversion+0x1f8>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d101      	bne.n	800260e <HAL_ADC_PollForConversion+0x22>
 800260a:	4b77      	ldr	r3, [pc, #476]	@ (80027e8 <HAL_ADC_PollForConversion+0x1fc>)
 800260c:	e000      	b.n	8002610 <HAL_ADC_PollForConversion+0x24>
 800260e:	4b77      	ldr	r3, [pc, #476]	@ (80027ec <HAL_ADC_PollForConversion+0x200>)
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff fc7f 	bl	8001f14 <LL_ADC_GetMultimode>
 8002616:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	2b08      	cmp	r3, #8
 800261e:	d102      	bne.n	8002626 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002620:	2308      	movs	r3, #8
 8002622:	61fb      	str	r3, [r7, #28]
 8002624:	e037      	b.n	8002696 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d005      	beq.n	8002638 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	2b05      	cmp	r3, #5
 8002630:	d002      	beq.n	8002638 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2b09      	cmp	r3, #9
 8002636:	d111      	bne.n	800265c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b00      	cmp	r3, #0
 8002644:	d007      	beq.n	8002656 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800264a:	f043 0220 	orr.w	r2, r3, #32
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e0c1      	b.n	80027da <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002656:	2304      	movs	r3, #4
 8002658:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800265a:	e01c      	b.n	8002696 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002664:	d004      	beq.n	8002670 <HAL_ADC_PollForConversion+0x84>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a5e      	ldr	r2, [pc, #376]	@ (80027e4 <HAL_ADC_PollForConversion+0x1f8>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d101      	bne.n	8002674 <HAL_ADC_PollForConversion+0x88>
 8002670:	4b5d      	ldr	r3, [pc, #372]	@ (80027e8 <HAL_ADC_PollForConversion+0x1fc>)
 8002672:	e000      	b.n	8002676 <HAL_ADC_PollForConversion+0x8a>
 8002674:	4b5d      	ldr	r3, [pc, #372]	@ (80027ec <HAL_ADC_PollForConversion+0x200>)
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff fc5a 	bl	8001f30 <LL_ADC_GetMultiDMATransfer>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d007      	beq.n	8002692 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002686:	f043 0220 	orr.w	r2, r3, #32
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e0a3      	b.n	80027da <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002692:	2304      	movs	r3, #4
 8002694:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002696:	f7ff faaf 	bl	8001bf8 <HAL_GetTick>
 800269a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800269c:	e021      	b.n	80026e2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026a4:	d01d      	beq.n	80026e2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80026a6:	f7ff faa7 	bl	8001bf8 <HAL_GetTick>
 80026aa:	4602      	mov	r2, r0
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d302      	bcc.n	80026bc <HAL_ADC_PollForConversion+0xd0>
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d112      	bne.n	80026e2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	4013      	ands	r3, r2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d10b      	bne.n	80026e2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ce:	f043 0204 	orr.w	r2, r3, #4
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e07b      	b.n	80027da <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0d6      	beq.n	800269e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff fb79 	bl	8001df8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d01c      	beq.n	8002746 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	7f5b      	ldrb	r3, [r3, #29]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d118      	bne.n	8002746 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	2b08      	cmp	r3, #8
 8002720:	d111      	bne.n	8002746 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002726:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002732:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d105      	bne.n	8002746 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800273e:	f043 0201 	orr.w	r2, r3, #1
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a26      	ldr	r2, [pc, #152]	@ (80027e4 <HAL_ADC_PollForConversion+0x1f8>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d009      	beq.n	8002764 <HAL_ADC_PollForConversion+0x178>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a26      	ldr	r2, [pc, #152]	@ (80027f0 <HAL_ADC_PollForConversion+0x204>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d002      	beq.n	8002760 <HAL_ADC_PollForConversion+0x174>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	e003      	b.n	8002768 <HAL_ADC_PollForConversion+0x17c>
 8002760:	4b24      	ldr	r3, [pc, #144]	@ (80027f4 <HAL_ADC_PollForConversion+0x208>)
 8002762:	e001      	b.n	8002768 <HAL_ADC_PollForConversion+0x17c>
 8002764:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	6812      	ldr	r2, [r2, #0]
 800276c:	4293      	cmp	r3, r2
 800276e:	d008      	beq.n	8002782 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d005      	beq.n	8002782 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	2b05      	cmp	r3, #5
 800277a:	d002      	beq.n	8002782 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	2b09      	cmp	r3, #9
 8002780:	d104      	bne.n	800278c <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	61bb      	str	r3, [r7, #24]
 800278a:	e014      	b.n	80027b6 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a14      	ldr	r2, [pc, #80]	@ (80027e4 <HAL_ADC_PollForConversion+0x1f8>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d009      	beq.n	80027aa <HAL_ADC_PollForConversion+0x1be>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a15      	ldr	r2, [pc, #84]	@ (80027f0 <HAL_ADC_PollForConversion+0x204>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d002      	beq.n	80027a6 <HAL_ADC_PollForConversion+0x1ba>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	e003      	b.n	80027ae <HAL_ADC_PollForConversion+0x1c2>
 80027a6:	4b13      	ldr	r3, [pc, #76]	@ (80027f4 <HAL_ADC_PollForConversion+0x208>)
 80027a8:	e001      	b.n	80027ae <HAL_ADC_PollForConversion+0x1c2>
 80027aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80027ae:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	2b08      	cmp	r3, #8
 80027ba:	d104      	bne.n	80027c6 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2208      	movs	r2, #8
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	e008      	b.n	80027d8 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d103      	bne.n	80027d8 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	220c      	movs	r2, #12
 80027d6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3720      	adds	r7, #32
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	50000100 	.word	0x50000100
 80027e8:	50000300 	.word	0x50000300
 80027ec:	50000700 	.word	0x50000700
 80027f0:	50000500 	.word	0x50000500
 80027f4:	50000400 	.word	0x50000400

080027f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002806:	4618      	mov	r0, r3
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
	...

08002814 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b0b6      	sub	sp, #216	@ 0xd8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002824:	2300      	movs	r3, #0
 8002826:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800282e:	2b01      	cmp	r3, #1
 8002830:	d102      	bne.n	8002838 <HAL_ADC_ConfigChannel+0x24>
 8002832:	2302      	movs	r3, #2
 8002834:	f000 bc13 	b.w	800305e <HAL_ADC_ConfigChannel+0x84a>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff fc0a 	bl	800205e <LL_ADC_REG_IsConversionOngoing>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	f040 83f3 	bne.w	8003038 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6818      	ldr	r0, [r3, #0]
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	6859      	ldr	r1, [r3, #4]
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	f7ff fadd 	bl	8001e1e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff fbf8 	bl	800205e <LL_ADC_REG_IsConversionOngoing>
 800286e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff fc04 	bl	8002084 <LL_ADC_INJ_IsConversionOngoing>
 800287c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002880:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002884:	2b00      	cmp	r3, #0
 8002886:	f040 81d9 	bne.w	8002c3c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800288a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800288e:	2b00      	cmp	r3, #0
 8002890:	f040 81d4 	bne.w	8002c3c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800289c:	d10f      	bne.n	80028be <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6818      	ldr	r0, [r3, #0]
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2200      	movs	r2, #0
 80028a8:	4619      	mov	r1, r3
 80028aa:	f7ff fae4 	bl	8001e76 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff fa8b 	bl	8001dd2 <LL_ADC_SetSamplingTimeCommonConfig>
 80028bc:	e00e      	b.n	80028dc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6818      	ldr	r0, [r3, #0]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	6819      	ldr	r1, [r3, #0]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	461a      	mov	r2, r3
 80028cc:	f7ff fad3 	bl	8001e76 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2100      	movs	r1, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff fa7b 	bl	8001dd2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	695a      	ldr	r2, [r3, #20]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	08db      	lsrs	r3, r3, #3
 80028e8:	f003 0303 	and.w	r3, r3, #3
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	d022      	beq.n	8002944 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6818      	ldr	r0, [r3, #0]
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	6919      	ldr	r1, [r3, #16]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800290e:	f7ff f9d5 	bl	8001cbc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6818      	ldr	r0, [r3, #0]
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	6919      	ldr	r1, [r3, #16]
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	461a      	mov	r2, r3
 8002920:	f7ff fa21 	bl	8001d66 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6818      	ldr	r0, [r3, #0]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002930:	2b01      	cmp	r3, #1
 8002932:	d102      	bne.n	800293a <HAL_ADC_ConfigChannel+0x126>
 8002934:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002938:	e000      	b.n	800293c <HAL_ADC_ConfigChannel+0x128>
 800293a:	2300      	movs	r3, #0
 800293c:	461a      	mov	r2, r3
 800293e:	f7ff fa2d 	bl	8001d9c <LL_ADC_SetOffsetSaturation>
 8002942:	e17b      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2100      	movs	r1, #0
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff f9da 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002950:	4603      	mov	r3, r0
 8002952:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10a      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x15c>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2100      	movs	r1, #0
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff f9cf 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002966:	4603      	mov	r3, r0
 8002968:	0e9b      	lsrs	r3, r3, #26
 800296a:	f003 021f 	and.w	r2, r3, #31
 800296e:	e01e      	b.n	80029ae <HAL_ADC_ConfigChannel+0x19a>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2100      	movs	r1, #0
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff f9c4 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 800297c:	4603      	mov	r3, r0
 800297e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002982:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002986:	fa93 f3a3 	rbit	r3, r3
 800298a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800298e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002992:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002996:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800299e:	2320      	movs	r3, #32
 80029a0:	e004      	b.n	80029ac <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80029a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029a6:	fab3 f383 	clz	r3, r3
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d105      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x1b2>
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	0e9b      	lsrs	r3, r3, #26
 80029c0:	f003 031f 	and.w	r3, r3, #31
 80029c4:	e018      	b.n	80029f8 <HAL_ADC_ConfigChannel+0x1e4>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80029d2:	fa93 f3a3 	rbit	r3, r3
 80029d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80029da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80029e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80029ea:	2320      	movs	r3, #32
 80029ec:	e004      	b.n	80029f8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80029ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029f2:	fab3 f383 	clz	r3, r3
 80029f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d106      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2200      	movs	r2, #0
 8002a02:	2100      	movs	r1, #0
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff f993 	bl	8001d30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2101      	movs	r1, #1
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff f977 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002a16:	4603      	mov	r3, r0
 8002a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d10a      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x222>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2101      	movs	r1, #1
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff f96c 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	0e9b      	lsrs	r3, r3, #26
 8002a30:	f003 021f 	and.w	r2, r3, #31
 8002a34:	e01e      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x260>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7ff f961 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002a42:	4603      	mov	r3, r0
 8002a44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a4c:	fa93 f3a3 	rbit	r3, r3
 8002a50:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002a54:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002a5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d101      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002a64:	2320      	movs	r3, #32
 8002a66:	e004      	b.n	8002a72 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002a68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a6c:	fab3 f383 	clz	r3, r3
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d105      	bne.n	8002a8c <HAL_ADC_ConfigChannel+0x278>
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	0e9b      	lsrs	r3, r3, #26
 8002a86:	f003 031f 	and.w	r3, r3, #31
 8002a8a:	e018      	b.n	8002abe <HAL_ADC_ConfigChannel+0x2aa>
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a98:	fa93 f3a3 	rbit	r3, r3
 8002a9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002aa0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002aa4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002aa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d101      	bne.n	8002ab4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002ab0:	2320      	movs	r3, #32
 8002ab2:	e004      	b.n	8002abe <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002ab4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ab8:	fab3 f383 	clz	r3, r3
 8002abc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d106      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	2101      	movs	r1, #1
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff f930 	bl	8001d30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2102      	movs	r1, #2
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff f914 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10a      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x2e8>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2102      	movs	r1, #2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff f909 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002af2:	4603      	mov	r3, r0
 8002af4:	0e9b      	lsrs	r3, r3, #26
 8002af6:	f003 021f 	and.w	r2, r3, #31
 8002afa:	e01e      	b.n	8002b3a <HAL_ADC_ConfigChannel+0x326>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2102      	movs	r1, #2
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff f8fe 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b12:	fa93 f3a3 	rbit	r3, r3
 8002b16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002b1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002b22:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002b2a:	2320      	movs	r3, #32
 8002b2c:	e004      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002b2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b32:	fab3 f383 	clz	r3, r3
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d105      	bne.n	8002b52 <HAL_ADC_ConfigChannel+0x33e>
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	0e9b      	lsrs	r3, r3, #26
 8002b4c:	f003 031f 	and.w	r3, r3, #31
 8002b50:	e016      	b.n	8002b80 <HAL_ADC_ConfigChannel+0x36c>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b5e:	fa93 f3a3 	rbit	r3, r3
 8002b62:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002b64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002b6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002b72:	2320      	movs	r3, #32
 8002b74:	e004      	b.n	8002b80 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002b76:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b7a:	fab3 f383 	clz	r3, r3
 8002b7e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d106      	bne.n	8002b92 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	2102      	movs	r1, #2
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff f8cf 	bl	8001d30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2103      	movs	r1, #3
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff f8b3 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10a      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x3aa>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2103      	movs	r1, #3
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7ff f8a8 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	0e9b      	lsrs	r3, r3, #26
 8002bb8:	f003 021f 	and.w	r2, r3, #31
 8002bbc:	e017      	b.n	8002bee <HAL_ADC_ConfigChannel+0x3da>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2103      	movs	r1, #3
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff f89d 	bl	8001d04 <LL_ADC_GetOffsetChannel>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bd0:	fa93 f3a3 	rbit	r3, r3
 8002bd4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002bd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bd8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002bda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002be0:	2320      	movs	r3, #32
 8002be2:	e003      	b.n	8002bec <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002be4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002be6:	fab3 f383 	clz	r3, r3
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d105      	bne.n	8002c06 <HAL_ADC_ConfigChannel+0x3f2>
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	0e9b      	lsrs	r3, r3, #26
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	e011      	b.n	8002c2a <HAL_ADC_ConfigChannel+0x416>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c0e:	fa93 f3a3 	rbit	r3, r3
 8002c12:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002c14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c16:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002c18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002c1e:	2320      	movs	r3, #32
 8002c20:	e003      	b.n	8002c2a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002c22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c24:	fab3 f383 	clz	r3, r3
 8002c28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d106      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2200      	movs	r2, #0
 8002c34:	2103      	movs	r1, #3
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff f87a 	bl	8001d30 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff f9e5 	bl	8002010 <LL_ADC_IsEnabled>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	f040 813d 	bne.w	8002ec8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6818      	ldr	r0, [r3, #0]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	6819      	ldr	r1, [r3, #0]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	f7ff f936 	bl	8001ecc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	4aa2      	ldr	r2, [pc, #648]	@ (8002ef0 <HAL_ADC_ConfigChannel+0x6dc>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	f040 812e 	bne.w	8002ec8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10b      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x480>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	0e9b      	lsrs	r3, r3, #26
 8002c82:	3301      	adds	r3, #1
 8002c84:	f003 031f 	and.w	r3, r3, #31
 8002c88:	2b09      	cmp	r3, #9
 8002c8a:	bf94      	ite	ls
 8002c8c:	2301      	movls	r3, #1
 8002c8e:	2300      	movhi	r3, #0
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	e019      	b.n	8002cc8 <HAL_ADC_ConfigChannel+0x4b4>
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c9c:	fa93 f3a3 	rbit	r3, r3
 8002ca0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002ca2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ca4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002ca6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002cac:	2320      	movs	r3, #32
 8002cae:	e003      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002cb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cb2:	fab3 f383 	clz	r3, r3
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	3301      	adds	r3, #1
 8002cba:	f003 031f 	and.w	r3, r3, #31
 8002cbe:	2b09      	cmp	r3, #9
 8002cc0:	bf94      	ite	ls
 8002cc2:	2301      	movls	r3, #1
 8002cc4:	2300      	movhi	r3, #0
 8002cc6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d079      	beq.n	8002dc0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d107      	bne.n	8002ce8 <HAL_ADC_ConfigChannel+0x4d4>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	0e9b      	lsrs	r3, r3, #26
 8002cde:	3301      	adds	r3, #1
 8002ce0:	069b      	lsls	r3, r3, #26
 8002ce2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ce6:	e015      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x500>
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cf0:	fa93 f3a3 	rbit	r3, r3
 8002cf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002cf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cf8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002cfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d101      	bne.n	8002d04 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002d00:	2320      	movs	r3, #32
 8002d02:	e003      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002d04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d06:	fab3 f383 	clz	r3, r3
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	069b      	lsls	r3, r3, #26
 8002d10:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d109      	bne.n	8002d34 <HAL_ADC_ConfigChannel+0x520>
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	0e9b      	lsrs	r3, r3, #26
 8002d26:	3301      	adds	r3, #1
 8002d28:	f003 031f 	and.w	r3, r3, #31
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d32:	e017      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x550>
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d3c:	fa93 f3a3 	rbit	r3, r3
 8002d40:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002d42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d44:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002d46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d101      	bne.n	8002d50 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002d4c:	2320      	movs	r3, #32
 8002d4e:	e003      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d52:	fab3 f383 	clz	r3, r3
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	3301      	adds	r3, #1
 8002d5a:	f003 031f 	and.w	r3, r3, #31
 8002d5e:	2101      	movs	r1, #1
 8002d60:	fa01 f303 	lsl.w	r3, r1, r3
 8002d64:	ea42 0103 	orr.w	r1, r2, r3
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10a      	bne.n	8002d8a <HAL_ADC_ConfigChannel+0x576>
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	0e9b      	lsrs	r3, r3, #26
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	f003 021f 	and.w	r2, r3, #31
 8002d80:	4613      	mov	r3, r2
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	4413      	add	r3, r2
 8002d86:	051b      	lsls	r3, r3, #20
 8002d88:	e018      	b.n	8002dbc <HAL_ADC_ConfigChannel+0x5a8>
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d92:	fa93 f3a3 	rbit	r3, r3
 8002d96:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002d98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002d9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002da2:	2320      	movs	r3, #32
 8002da4:	e003      	b.n	8002dae <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002da8:	fab3 f383 	clz	r3, r3
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	3301      	adds	r3, #1
 8002db0:	f003 021f 	and.w	r2, r3, #31
 8002db4:	4613      	mov	r3, r2
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	4413      	add	r3, r2
 8002dba:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dbc:	430b      	orrs	r3, r1
 8002dbe:	e07e      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d107      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x5c8>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	0e9b      	lsrs	r3, r3, #26
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	069b      	lsls	r3, r3, #26
 8002dd6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dda:	e015      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x5f4>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de4:	fa93 f3a3 	rbit	r3, r3
 8002de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dec:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002df4:	2320      	movs	r3, #32
 8002df6:	e003      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dfa:	fab3 f383 	clz	r3, r3
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	3301      	adds	r3, #1
 8002e02:	069b      	lsls	r3, r3, #26
 8002e04:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d109      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x614>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	0e9b      	lsrs	r3, r3, #26
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	f003 031f 	and.w	r3, r3, #31
 8002e20:	2101      	movs	r1, #1
 8002e22:	fa01 f303 	lsl.w	r3, r1, r3
 8002e26:	e017      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x644>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	6a3b      	ldr	r3, [r7, #32]
 8002e30:	fa93 f3a3 	rbit	r3, r3
 8002e34:	61fb      	str	r3, [r7, #28]
  return result;
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002e40:	2320      	movs	r3, #32
 8002e42:	e003      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e46:	fab3 f383 	clz	r3, r3
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	f003 031f 	and.w	r3, r3, #31
 8002e52:	2101      	movs	r1, #1
 8002e54:	fa01 f303 	lsl.w	r3, r1, r3
 8002e58:	ea42 0103 	orr.w	r1, r2, r3
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d10d      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x670>
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	0e9b      	lsrs	r3, r3, #26
 8002e6e:	3301      	adds	r3, #1
 8002e70:	f003 021f 	and.w	r2, r3, #31
 8002e74:	4613      	mov	r3, r2
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	4413      	add	r3, r2
 8002e7a:	3b1e      	subs	r3, #30
 8002e7c:	051b      	lsls	r3, r3, #20
 8002e7e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e82:	e01b      	b.n	8002ebc <HAL_ADC_ConfigChannel+0x6a8>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	fa93 f3a3 	rbit	r3, r3
 8002e90:	613b      	str	r3, [r7, #16]
  return result;
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d101      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002e9c:	2320      	movs	r3, #32
 8002e9e:	e003      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	fab3 f383 	clz	r3, r3
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	f003 021f 	and.w	r2, r3, #31
 8002eae:	4613      	mov	r3, r2
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	4413      	add	r3, r2
 8002eb4:	3b1e      	subs	r3, #30
 8002eb6:	051b      	lsls	r3, r3, #20
 8002eb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ebc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ebe:	683a      	ldr	r2, [r7, #0]
 8002ec0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	f7fe ffd7 	bl	8001e76 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4b09      	ldr	r3, [pc, #36]	@ (8002ef4 <HAL_ADC_ConfigChannel+0x6e0>)
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f000 80be 	beq.w	8003052 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ede:	d004      	beq.n	8002eea <HAL_ADC_ConfigChannel+0x6d6>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a04      	ldr	r2, [pc, #16]	@ (8002ef8 <HAL_ADC_ConfigChannel+0x6e4>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d10a      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x6ec>
 8002eea:	4b04      	ldr	r3, [pc, #16]	@ (8002efc <HAL_ADC_ConfigChannel+0x6e8>)
 8002eec:	e009      	b.n	8002f02 <HAL_ADC_ConfigChannel+0x6ee>
 8002eee:	bf00      	nop
 8002ef0:	407f0000 	.word	0x407f0000
 8002ef4:	80080000 	.word	0x80080000
 8002ef8:	50000100 	.word	0x50000100
 8002efc:	50000300 	.word	0x50000300
 8002f00:	4b59      	ldr	r3, [pc, #356]	@ (8003068 <HAL_ADC_ConfigChannel+0x854>)
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fe fecc 	bl	8001ca0 <LL_ADC_GetCommonPathInternalCh>
 8002f08:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a56      	ldr	r2, [pc, #344]	@ (800306c <HAL_ADC_ConfigChannel+0x858>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d004      	beq.n	8002f20 <HAL_ADC_ConfigChannel+0x70c>
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a55      	ldr	r2, [pc, #340]	@ (8003070 <HAL_ADC_ConfigChannel+0x85c>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d13a      	bne.n	8002f96 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002f20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d134      	bne.n	8002f96 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f34:	d005      	beq.n	8002f42 <HAL_ADC_ConfigChannel+0x72e>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a4e      	ldr	r2, [pc, #312]	@ (8003074 <HAL_ADC_ConfigChannel+0x860>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	f040 8085 	bne.w	800304c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f4a:	d004      	beq.n	8002f56 <HAL_ADC_ConfigChannel+0x742>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a49      	ldr	r2, [pc, #292]	@ (8003078 <HAL_ADC_ConfigChannel+0x864>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d101      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x746>
 8002f56:	4a49      	ldr	r2, [pc, #292]	@ (800307c <HAL_ADC_ConfigChannel+0x868>)
 8002f58:	e000      	b.n	8002f5c <HAL_ADC_ConfigChannel+0x748>
 8002f5a:	4a43      	ldr	r2, [pc, #268]	@ (8003068 <HAL_ADC_ConfigChannel+0x854>)
 8002f5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f64:	4619      	mov	r1, r3
 8002f66:	4610      	mov	r0, r2
 8002f68:	f7fe fe87 	bl	8001c7a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f6c:	4b44      	ldr	r3, [pc, #272]	@ (8003080 <HAL_ADC_ConfigChannel+0x86c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	099b      	lsrs	r3, r3, #6
 8002f72:	4a44      	ldr	r2, [pc, #272]	@ (8003084 <HAL_ADC_ConfigChannel+0x870>)
 8002f74:	fba2 2303 	umull	r2, r3, r2, r3
 8002f78:	099b      	lsrs	r3, r3, #6
 8002f7a:	1c5a      	adds	r2, r3, #1
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	4413      	add	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f86:	e002      	b.n	8002f8e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1f9      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f94:	e05a      	b.n	800304c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a3b      	ldr	r2, [pc, #236]	@ (8003088 <HAL_ADC_ConfigChannel+0x874>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d125      	bne.n	8002fec <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002fa0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fa4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d11f      	bne.n	8002fec <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a31      	ldr	r2, [pc, #196]	@ (8003078 <HAL_ADC_ConfigChannel+0x864>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d104      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x7ac>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a34      	ldr	r2, [pc, #208]	@ (800308c <HAL_ADC_ConfigChannel+0x878>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d047      	beq.n	8003050 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fc8:	d004      	beq.n	8002fd4 <HAL_ADC_ConfigChannel+0x7c0>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a2a      	ldr	r2, [pc, #168]	@ (8003078 <HAL_ADC_ConfigChannel+0x864>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d101      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x7c4>
 8002fd4:	4a29      	ldr	r2, [pc, #164]	@ (800307c <HAL_ADC_ConfigChannel+0x868>)
 8002fd6:	e000      	b.n	8002fda <HAL_ADC_ConfigChannel+0x7c6>
 8002fd8:	4a23      	ldr	r2, [pc, #140]	@ (8003068 <HAL_ADC_ConfigChannel+0x854>)
 8002fda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4610      	mov	r0, r2
 8002fe6:	f7fe fe48 	bl	8001c7a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fea:	e031      	b.n	8003050 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a27      	ldr	r2, [pc, #156]	@ (8003090 <HAL_ADC_ConfigChannel+0x87c>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d12d      	bne.n	8003052 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ff6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ffa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d127      	bne.n	8003052 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a1c      	ldr	r2, [pc, #112]	@ (8003078 <HAL_ADC_ConfigChannel+0x864>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d022      	beq.n	8003052 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003014:	d004      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x80c>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a17      	ldr	r2, [pc, #92]	@ (8003078 <HAL_ADC_ConfigChannel+0x864>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d101      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x810>
 8003020:	4a16      	ldr	r2, [pc, #88]	@ (800307c <HAL_ADC_ConfigChannel+0x868>)
 8003022:	e000      	b.n	8003026 <HAL_ADC_ConfigChannel+0x812>
 8003024:	4a10      	ldr	r2, [pc, #64]	@ (8003068 <HAL_ADC_ConfigChannel+0x854>)
 8003026:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800302a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800302e:	4619      	mov	r1, r3
 8003030:	4610      	mov	r0, r2
 8003032:	f7fe fe22 	bl	8001c7a <LL_ADC_SetCommonPathInternalCh>
 8003036:	e00c      	b.n	8003052 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303c:	f043 0220 	orr.w	r2, r3, #32
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800304a:	e002      	b.n	8003052 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800304c:	bf00      	nop
 800304e:	e000      	b.n	8003052 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003050:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800305a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800305e:	4618      	mov	r0, r3
 8003060:	37d8      	adds	r7, #216	@ 0xd8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	50000700 	.word	0x50000700
 800306c:	c3210000 	.word	0xc3210000
 8003070:	90c00010 	.word	0x90c00010
 8003074:	50000600 	.word	0x50000600
 8003078:	50000100 	.word	0x50000100
 800307c:	50000300 	.word	0x50000300
 8003080:	20000008 	.word	0x20000008
 8003084:	053e2d63 	.word	0x053e2d63
 8003088:	c7520000 	.word	0xc7520000
 800308c:	50000500 	.word	0x50000500
 8003090:	cb840000 	.word	0xcb840000

08003094 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800309c:	2300      	movs	r3, #0
 800309e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7fe ffb3 	bl	8002010 <LL_ADC_IsEnabled>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d176      	bne.n	800319e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689a      	ldr	r2, [r3, #8]
 80030b6:	4b3c      	ldr	r3, [pc, #240]	@ (80031a8 <ADC_Enable+0x114>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00d      	beq.n	80030da <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c2:	f043 0210 	orr.w	r2, r3, #16
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ce:	f043 0201 	orr.w	r2, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e062      	b.n	80031a0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fe ff82 	bl	8001fe8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030ec:	d004      	beq.n	80030f8 <ADC_Enable+0x64>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a2e      	ldr	r2, [pc, #184]	@ (80031ac <ADC_Enable+0x118>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d101      	bne.n	80030fc <ADC_Enable+0x68>
 80030f8:	4b2d      	ldr	r3, [pc, #180]	@ (80031b0 <ADC_Enable+0x11c>)
 80030fa:	e000      	b.n	80030fe <ADC_Enable+0x6a>
 80030fc:	4b2d      	ldr	r3, [pc, #180]	@ (80031b4 <ADC_Enable+0x120>)
 80030fe:	4618      	mov	r0, r3
 8003100:	f7fe fdce 	bl	8001ca0 <LL_ADC_GetCommonPathInternalCh>
 8003104:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003106:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800310a:	2b00      	cmp	r3, #0
 800310c:	d013      	beq.n	8003136 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800310e:	4b2a      	ldr	r3, [pc, #168]	@ (80031b8 <ADC_Enable+0x124>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	099b      	lsrs	r3, r3, #6
 8003114:	4a29      	ldr	r2, [pc, #164]	@ (80031bc <ADC_Enable+0x128>)
 8003116:	fba2 2303 	umull	r2, r3, r2, r3
 800311a:	099b      	lsrs	r3, r3, #6
 800311c:	1c5a      	adds	r2, r3, #1
 800311e:	4613      	mov	r3, r2
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	4413      	add	r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003128:	e002      	b.n	8003130 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	3b01      	subs	r3, #1
 800312e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d1f9      	bne.n	800312a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003136:	f7fe fd5f 	bl	8001bf8 <HAL_GetTick>
 800313a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800313c:	e028      	b.n	8003190 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f7fe ff64 	bl	8002010 <LL_ADC_IsEnabled>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d104      	bne.n	8003158 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f7fe ff48 	bl	8001fe8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003158:	f7fe fd4e 	bl	8001bf8 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b02      	cmp	r3, #2
 8003164:	d914      	bls.n	8003190 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b01      	cmp	r3, #1
 8003172:	d00d      	beq.n	8003190 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003178:	f043 0210 	orr.w	r2, r3, #16
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003184:	f043 0201 	orr.w	r2, r3, #1
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e007      	b.n	80031a0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	2b01      	cmp	r3, #1
 800319c:	d1cf      	bne.n	800313e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	8000003f 	.word	0x8000003f
 80031ac:	50000100 	.word	0x50000100
 80031b0:	50000300 	.word	0x50000300
 80031b4:	50000700 	.word	0x50000700
 80031b8:	20000008 	.word	0x20000008
 80031bc:	053e2d63 	.word	0x053e2d63

080031c0 <LL_ADC_IsEnabled>:
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d101      	bne.n	80031d8 <LL_ADC_IsEnabled+0x18>
 80031d4:	2301      	movs	r3, #1
 80031d6:	e000      	b.n	80031da <LL_ADC_IsEnabled+0x1a>
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr

080031e6 <LL_ADC_REG_IsConversionOngoing>:
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f003 0304 	and.w	r3, r3, #4
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	d101      	bne.n	80031fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80031fa:	2301      	movs	r3, #1
 80031fc:	e000      	b.n	8003200 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800320c:	b590      	push	{r4, r7, lr}
 800320e:	b0a1      	sub	sp, #132	@ 0x84
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003222:	2b01      	cmp	r3, #1
 8003224:	d101      	bne.n	800322a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003226:	2302      	movs	r3, #2
 8003228:	e0e7      	b.n	80033fa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003232:	2300      	movs	r3, #0
 8003234:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003236:	2300      	movs	r3, #0
 8003238:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003242:	d102      	bne.n	800324a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003244:	4b6f      	ldr	r3, [pc, #444]	@ (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003246:	60bb      	str	r3, [r7, #8]
 8003248:	e009      	b.n	800325e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a6e      	ldr	r2, [pc, #440]	@ (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d102      	bne.n	800325a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003254:	4b6d      	ldr	r3, [pc, #436]	@ (800340c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003256:	60bb      	str	r3, [r7, #8]
 8003258:	e001      	b.n	800325e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800325a:	2300      	movs	r3, #0
 800325c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10b      	bne.n	800327c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003268:	f043 0220 	orr.w	r2, r3, #32
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e0be      	b.n	80033fa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff ffb1 	bl	80031e6 <LL_ADC_REG_IsConversionOngoing>
 8003284:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff ffab 	bl	80031e6 <LL_ADC_REG_IsConversionOngoing>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	f040 80a0 	bne.w	80033d8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003298:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800329a:	2b00      	cmp	r3, #0
 800329c:	f040 809c 	bne.w	80033d8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032a8:	d004      	beq.n	80032b4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a55      	ldr	r2, [pc, #340]	@ (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d101      	bne.n	80032b8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80032b4:	4b56      	ldr	r3, [pc, #344]	@ (8003410 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80032b6:	e000      	b.n	80032ba <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80032b8:	4b56      	ldr	r3, [pc, #344]	@ (8003414 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80032ba:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d04b      	beq.n	800335c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80032c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	6859      	ldr	r1, [r3, #4]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80032d6:	035b      	lsls	r3, r3, #13
 80032d8:	430b      	orrs	r3, r1
 80032da:	431a      	orrs	r2, r3
 80032dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032de:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032e8:	d004      	beq.n	80032f4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a45      	ldr	r2, [pc, #276]	@ (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d10f      	bne.n	8003314 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80032f4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80032f8:	f7ff ff62 	bl	80031c0 <LL_ADC_IsEnabled>
 80032fc:	4604      	mov	r4, r0
 80032fe:	4841      	ldr	r0, [pc, #260]	@ (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003300:	f7ff ff5e 	bl	80031c0 <LL_ADC_IsEnabled>
 8003304:	4603      	mov	r3, r0
 8003306:	4323      	orrs	r3, r4
 8003308:	2b00      	cmp	r3, #0
 800330a:	bf0c      	ite	eq
 800330c:	2301      	moveq	r3, #1
 800330e:	2300      	movne	r3, #0
 8003310:	b2db      	uxtb	r3, r3
 8003312:	e012      	b.n	800333a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003314:	483c      	ldr	r0, [pc, #240]	@ (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003316:	f7ff ff53 	bl	80031c0 <LL_ADC_IsEnabled>
 800331a:	4604      	mov	r4, r0
 800331c:	483b      	ldr	r0, [pc, #236]	@ (800340c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800331e:	f7ff ff4f 	bl	80031c0 <LL_ADC_IsEnabled>
 8003322:	4603      	mov	r3, r0
 8003324:	431c      	orrs	r4, r3
 8003326:	483c      	ldr	r0, [pc, #240]	@ (8003418 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003328:	f7ff ff4a 	bl	80031c0 <LL_ADC_IsEnabled>
 800332c:	4603      	mov	r3, r0
 800332e:	4323      	orrs	r3, r4
 8003330:	2b00      	cmp	r3, #0
 8003332:	bf0c      	ite	eq
 8003334:	2301      	moveq	r3, #1
 8003336:	2300      	movne	r3, #0
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b00      	cmp	r3, #0
 800333c:	d056      	beq.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800333e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003346:	f023 030f 	bic.w	r3, r3, #15
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	6811      	ldr	r1, [r2, #0]
 800334e:	683a      	ldr	r2, [r7, #0]
 8003350:	6892      	ldr	r2, [r2, #8]
 8003352:	430a      	orrs	r2, r1
 8003354:	431a      	orrs	r2, r3
 8003356:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003358:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800335a:	e047      	b.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800335c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003364:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003366:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003370:	d004      	beq.n	800337c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a23      	ldr	r2, [pc, #140]	@ (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d10f      	bne.n	800339c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800337c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003380:	f7ff ff1e 	bl	80031c0 <LL_ADC_IsEnabled>
 8003384:	4604      	mov	r4, r0
 8003386:	481f      	ldr	r0, [pc, #124]	@ (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003388:	f7ff ff1a 	bl	80031c0 <LL_ADC_IsEnabled>
 800338c:	4603      	mov	r3, r0
 800338e:	4323      	orrs	r3, r4
 8003390:	2b00      	cmp	r3, #0
 8003392:	bf0c      	ite	eq
 8003394:	2301      	moveq	r3, #1
 8003396:	2300      	movne	r3, #0
 8003398:	b2db      	uxtb	r3, r3
 800339a:	e012      	b.n	80033c2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800339c:	481a      	ldr	r0, [pc, #104]	@ (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800339e:	f7ff ff0f 	bl	80031c0 <LL_ADC_IsEnabled>
 80033a2:	4604      	mov	r4, r0
 80033a4:	4819      	ldr	r0, [pc, #100]	@ (800340c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80033a6:	f7ff ff0b 	bl	80031c0 <LL_ADC_IsEnabled>
 80033aa:	4603      	mov	r3, r0
 80033ac:	431c      	orrs	r4, r3
 80033ae:	481a      	ldr	r0, [pc, #104]	@ (8003418 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80033b0:	f7ff ff06 	bl	80031c0 <LL_ADC_IsEnabled>
 80033b4:	4603      	mov	r3, r0
 80033b6:	4323      	orrs	r3, r4
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	bf0c      	ite	eq
 80033bc:	2301      	moveq	r3, #1
 80033be:	2300      	movne	r3, #0
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d012      	beq.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80033c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80033ce:	f023 030f 	bic.w	r3, r3, #15
 80033d2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80033d4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033d6:	e009      	b.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033dc:	f043 0220 	orr.w	r2, r3, #32
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80033ea:	e000      	b.n	80033ee <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033ec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80033f6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3784      	adds	r7, #132	@ 0x84
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd90      	pop	{r4, r7, pc}
 8003402:	bf00      	nop
 8003404:	50000100 	.word	0x50000100
 8003408:	50000400 	.word	0x50000400
 800340c:	50000500 	.word	0x50000500
 8003410:	50000300 	.word	0x50000300
 8003414:	50000700 	.word	0x50000700
 8003418:	50000600 	.word	0x50000600

0800341c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003424:	4b05      	ldr	r3, [pc, #20]	@ (800343c <LL_EXTI_EnableIT_0_31+0x20>)
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	4904      	ldr	r1, [pc, #16]	@ (800343c <LL_EXTI_EnableIT_0_31+0x20>)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4313      	orrs	r3, r2
 800342e:	600b      	str	r3, [r1, #0]
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	40010400 	.word	0x40010400

08003440 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003448:	4b05      	ldr	r3, [pc, #20]	@ (8003460 <LL_EXTI_EnableIT_32_63+0x20>)
 800344a:	6a1a      	ldr	r2, [r3, #32]
 800344c:	4904      	ldr	r1, [pc, #16]	@ (8003460 <LL_EXTI_EnableIT_32_63+0x20>)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4313      	orrs	r3, r2
 8003452:	620b      	str	r3, [r1, #32]
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	40010400 	.word	0x40010400

08003464 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800346c:	4b06      	ldr	r3, [pc, #24]	@ (8003488 <LL_EXTI_DisableIT_0_31+0x24>)
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	43db      	mvns	r3, r3
 8003474:	4904      	ldr	r1, [pc, #16]	@ (8003488 <LL_EXTI_DisableIT_0_31+0x24>)
 8003476:	4013      	ands	r3, r2
 8003478:	600b      	str	r3, [r1, #0]
}
 800347a:	bf00      	nop
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	40010400 	.word	0x40010400

0800348c <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003494:	4b06      	ldr	r3, [pc, #24]	@ (80034b0 <LL_EXTI_DisableIT_32_63+0x24>)
 8003496:	6a1a      	ldr	r2, [r3, #32]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	43db      	mvns	r3, r3
 800349c:	4904      	ldr	r1, [pc, #16]	@ (80034b0 <LL_EXTI_DisableIT_32_63+0x24>)
 800349e:	4013      	ands	r3, r2
 80034a0:	620b      	str	r3, [r1, #32]
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	40010400 	.word	0x40010400

080034b4 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80034bc:	4b05      	ldr	r3, [pc, #20]	@ (80034d4 <LL_EXTI_EnableEvent_0_31+0x20>)
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	4904      	ldr	r1, [pc, #16]	@ (80034d4 <LL_EXTI_EnableEvent_0_31+0x20>)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	604b      	str	r3, [r1, #4]

}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr
 80034d4:	40010400 	.word	0x40010400

080034d8 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80034e0:	4b05      	ldr	r3, [pc, #20]	@ (80034f8 <LL_EXTI_EnableEvent_32_63+0x20>)
 80034e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034e4:	4904      	ldr	r1, [pc, #16]	@ (80034f8 <LL_EXTI_EnableEvent_32_63+0x20>)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	40010400 	.word	0x40010400

080034fc <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003504:	4b06      	ldr	r3, [pc, #24]	@ (8003520 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	43db      	mvns	r3, r3
 800350c:	4904      	ldr	r1, [pc, #16]	@ (8003520 <LL_EXTI_DisableEvent_0_31+0x24>)
 800350e:	4013      	ands	r3, r2
 8003510:	604b      	str	r3, [r1, #4]
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	40010400 	.word	0x40010400

08003524 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800352c:	4b06      	ldr	r3, [pc, #24]	@ (8003548 <LL_EXTI_DisableEvent_32_63+0x24>)
 800352e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	43db      	mvns	r3, r3
 8003534:	4904      	ldr	r1, [pc, #16]	@ (8003548 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003536:	4013      	ands	r3, r2
 8003538:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800353a:	bf00      	nop
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	40010400 	.word	0x40010400

0800354c <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003554:	4b05      	ldr	r3, [pc, #20]	@ (800356c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003556:	689a      	ldr	r2, [r3, #8]
 8003558:	4904      	ldr	r1, [pc, #16]	@ (800356c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4313      	orrs	r3, r2
 800355e:	608b      	str	r3, [r1, #8]

}
 8003560:	bf00      	nop
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	40010400 	.word	0x40010400

08003570 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003578:	4b05      	ldr	r3, [pc, #20]	@ (8003590 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800357a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800357c:	4904      	ldr	r1, [pc, #16]	@ (8003590 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4313      	orrs	r3, r2
 8003582:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr
 8003590:	40010400 	.word	0x40010400

08003594 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800359c:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	43db      	mvns	r3, r3
 80035a4:	4904      	ldr	r1, [pc, #16]	@ (80035b8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80035a6:	4013      	ands	r3, r2
 80035a8:	608b      	str	r3, [r1, #8]

}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40010400 	.word	0x40010400

080035bc <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80035c4:	4b06      	ldr	r3, [pc, #24]	@ (80035e0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80035c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	43db      	mvns	r3, r3
 80035cc:	4904      	ldr	r1, [pc, #16]	@ (80035e0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80035ce:	4013      	ands	r3, r2
 80035d0:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	40010400 	.word	0x40010400

080035e4 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80035ec:	4b05      	ldr	r3, [pc, #20]	@ (8003604 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80035ee:	68da      	ldr	r2, [r3, #12]
 80035f0:	4904      	ldr	r1, [pc, #16]	@ (8003604 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	60cb      	str	r3, [r1, #12]
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr
 8003604:	40010400 	.word	0x40010400

08003608 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003610:	4b05      	ldr	r3, [pc, #20]	@ (8003628 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003614:	4904      	ldr	r1, [pc, #16]	@ (8003628 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4313      	orrs	r3, r2
 800361a:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800361c:	bf00      	nop
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr
 8003628:	40010400 	.word	0x40010400

0800362c <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003634:	4b06      	ldr	r3, [pc, #24]	@ (8003650 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003636:	68da      	ldr	r2, [r3, #12]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	43db      	mvns	r3, r3
 800363c:	4904      	ldr	r1, [pc, #16]	@ (8003650 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800363e:	4013      	ands	r3, r2
 8003640:	60cb      	str	r3, [r1, #12]
}
 8003642:	bf00      	nop
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	40010400 	.word	0x40010400

08003654 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800365c:	4b06      	ldr	r3, [pc, #24]	@ (8003678 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800365e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	43db      	mvns	r3, r3
 8003664:	4904      	ldr	r1, [pc, #16]	@ (8003678 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003666:	4013      	ands	r3, r2
 8003668:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800366a:	bf00      	nop
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	40010400 	.word	0x40010400

0800367c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003684:	4a04      	ldr	r2, [pc, #16]	@ (8003698 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6153      	str	r3, [r2, #20]
}
 800368a:	bf00      	nop
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	40010400 	.word	0x40010400

0800369c <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80036a4:	4a04      	ldr	r2, [pc, #16]	@ (80036b8 <LL_EXTI_ClearFlag_32_63+0x1c>)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	40010400 	.word	0x40010400

080036bc <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b088      	sub	sp, #32
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80036c4:	2300      	movs	r3, #0
 80036c6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80036c8:	2300      	movs	r3, #0
 80036ca:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d102      	bne.n	80036d8 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	77fb      	strb	r3, [r7, #31]
 80036d6:	e181      	b.n	80039dc <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80036e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80036e6:	d102      	bne.n	80036ee <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	77fb      	strb	r3, [r7, #31]
 80036ec:	e176      	b.n	80039dc <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	7f5b      	ldrb	r3, [r3, #29]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d108      	bne.n	800370a <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7fd ff51 	bl	80015ac <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003714:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	695b      	ldr	r3, [r3, #20]
 8003724:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003730:	4313      	orrs	r3, r2
 8003732:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4b90      	ldr	r3, [pc, #576]	@ (800397c <HAL_COMP_Init+0x2c0>)
 800373c:	4013      	ands	r3, r2
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6812      	ldr	r2, [r2, #0]
 8003742:	6979      	ldr	r1, [r7, #20]
 8003744:	430b      	orrs	r3, r1
 8003746:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d016      	beq.n	8003784 <HAL_COMP_Init+0xc8>
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d113      	bne.n	8003784 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800375c:	4b88      	ldr	r3, [pc, #544]	@ (8003980 <HAL_COMP_Init+0x2c4>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	099b      	lsrs	r3, r3, #6
 8003762:	4a88      	ldr	r2, [pc, #544]	@ (8003984 <HAL_COMP_Init+0x2c8>)
 8003764:	fba2 2303 	umull	r2, r3, r2, r3
 8003768:	099b      	lsrs	r3, r3, #6
 800376a:	1c5a      	adds	r2, r3, #1
 800376c:	4613      	mov	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003776:	e002      	b.n	800377e <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	3b01      	subs	r3, #1
 800377c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1f9      	bne.n	8003778 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a7f      	ldr	r2, [pc, #508]	@ (8003988 <HAL_COMP_Init+0x2cc>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d028      	beq.n	80037e0 <HAL_COMP_Init+0x124>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a7e      	ldr	r2, [pc, #504]	@ (800398c <HAL_COMP_Init+0x2d0>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d020      	beq.n	80037da <HAL_COMP_Init+0x11e>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a7c      	ldr	r2, [pc, #496]	@ (8003990 <HAL_COMP_Init+0x2d4>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d018      	beq.n	80037d4 <HAL_COMP_Init+0x118>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a7b      	ldr	r2, [pc, #492]	@ (8003994 <HAL_COMP_Init+0x2d8>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d010      	beq.n	80037ce <HAL_COMP_Init+0x112>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a79      	ldr	r2, [pc, #484]	@ (8003998 <HAL_COMP_Init+0x2dc>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d008      	beq.n	80037c8 <HAL_COMP_Init+0x10c>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a78      	ldr	r2, [pc, #480]	@ (800399c <HAL_COMP_Init+0x2e0>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d101      	bne.n	80037c4 <HAL_COMP_Init+0x108>
 80037c0:	2301      	movs	r3, #1
 80037c2:	e00f      	b.n	80037e4 <HAL_COMP_Init+0x128>
 80037c4:	2302      	movs	r3, #2
 80037c6:	e00d      	b.n	80037e4 <HAL_COMP_Init+0x128>
 80037c8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80037cc:	e00a      	b.n	80037e4 <HAL_COMP_Init+0x128>
 80037ce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80037d2:	e007      	b.n	80037e4 <HAL_COMP_Init+0x128>
 80037d4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80037d8:	e004      	b.n	80037e4 <HAL_COMP_Init+0x128>
 80037da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80037de:	e001      	b.n	80037e4 <HAL_COMP_Init+0x128>
 80037e0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80037e4:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	f003 0303 	and.w	r3, r3, #3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f000 80b6 	beq.w	8003960 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	f003 0310 	and.w	r3, r3, #16
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d011      	beq.n	8003824 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a65      	ldr	r2, [pc, #404]	@ (800399c <HAL_COMP_Init+0x2e0>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d004      	beq.n	8003814 <HAL_COMP_Init+0x158>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a64      	ldr	r2, [pc, #400]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d103      	bne.n	800381c <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8003814:	6938      	ldr	r0, [r7, #16]
 8003816:	f7ff feab 	bl	8003570 <LL_EXTI_EnableRisingTrig_32_63>
 800381a:	e014      	b.n	8003846 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800381c:	6938      	ldr	r0, [r7, #16]
 800381e:	f7ff fe95 	bl	800354c <LL_EXTI_EnableRisingTrig_0_31>
 8003822:	e010      	b.n	8003846 <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a5c      	ldr	r2, [pc, #368]	@ (800399c <HAL_COMP_Init+0x2e0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d004      	beq.n	8003838 <HAL_COMP_Init+0x17c>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a5b      	ldr	r2, [pc, #364]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d103      	bne.n	8003840 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8003838:	6938      	ldr	r0, [r7, #16]
 800383a:	f7ff febf 	bl	80035bc <LL_EXTI_DisableRisingTrig_32_63>
 800383e:	e002      	b.n	8003846 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003840:	6938      	ldr	r0, [r7, #16]
 8003842:	f7ff fea7 	bl	8003594 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	f003 0320 	and.w	r3, r3, #32
 800384e:	2b00      	cmp	r3, #0
 8003850:	d011      	beq.n	8003876 <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a51      	ldr	r2, [pc, #324]	@ (800399c <HAL_COMP_Init+0x2e0>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d004      	beq.n	8003866 <HAL_COMP_Init+0x1aa>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a4f      	ldr	r2, [pc, #316]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d103      	bne.n	800386e <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8003866:	6938      	ldr	r0, [r7, #16]
 8003868:	f7ff fece 	bl	8003608 <LL_EXTI_EnableFallingTrig_32_63>
 800386c:	e014      	b.n	8003898 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800386e:	6938      	ldr	r0, [r7, #16]
 8003870:	f7ff feb8 	bl	80035e4 <LL_EXTI_EnableFallingTrig_0_31>
 8003874:	e010      	b.n	8003898 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a48      	ldr	r2, [pc, #288]	@ (800399c <HAL_COMP_Init+0x2e0>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d004      	beq.n	800388a <HAL_COMP_Init+0x1ce>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a46      	ldr	r2, [pc, #280]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d103      	bne.n	8003892 <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800388a:	6938      	ldr	r0, [r7, #16]
 800388c:	f7ff fee2 	bl	8003654 <LL_EXTI_DisableFallingTrig_32_63>
 8003890:	e002      	b.n	8003898 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003892:	6938      	ldr	r0, [r7, #16]
 8003894:	f7ff feca 	bl	800362c <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a3f      	ldr	r2, [pc, #252]	@ (800399c <HAL_COMP_Init+0x2e0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d004      	beq.n	80038ac <HAL_COMP_Init+0x1f0>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a3e      	ldr	r2, [pc, #248]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d103      	bne.n	80038b4 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80038ac:	6938      	ldr	r0, [r7, #16]
 80038ae:	f7ff fef5 	bl	800369c <LL_EXTI_ClearFlag_32_63>
 80038b2:	e002      	b.n	80038ba <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80038b4:	6938      	ldr	r0, [r7, #16]
 80038b6:	f7ff fee1 	bl	800367c <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d011      	beq.n	80038ea <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a34      	ldr	r2, [pc, #208]	@ (800399c <HAL_COMP_Init+0x2e0>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d004      	beq.n	80038da <HAL_COMP_Init+0x21e>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a32      	ldr	r2, [pc, #200]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d103      	bne.n	80038e2 <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80038da:	6938      	ldr	r0, [r7, #16]
 80038dc:	f7ff fdfc 	bl	80034d8 <LL_EXTI_EnableEvent_32_63>
 80038e0:	e014      	b.n	800390c <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80038e2:	6938      	ldr	r0, [r7, #16]
 80038e4:	f7ff fde6 	bl	80034b4 <LL_EXTI_EnableEvent_0_31>
 80038e8:	e010      	b.n	800390c <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a2b      	ldr	r2, [pc, #172]	@ (800399c <HAL_COMP_Init+0x2e0>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d004      	beq.n	80038fe <HAL_COMP_Init+0x242>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a29      	ldr	r2, [pc, #164]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d103      	bne.n	8003906 <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 80038fe:	6938      	ldr	r0, [r7, #16]
 8003900:	f7ff fe10 	bl	8003524 <LL_EXTI_DisableEvent_32_63>
 8003904:	e002      	b.n	800390c <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8003906:	6938      	ldr	r0, [r7, #16]
 8003908:	f7ff fdf8 	bl	80034fc <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b00      	cmp	r3, #0
 8003916:	d011      	beq.n	800393c <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a1f      	ldr	r2, [pc, #124]	@ (800399c <HAL_COMP_Init+0x2e0>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d004      	beq.n	800392c <HAL_COMP_Init+0x270>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a1e      	ldr	r2, [pc, #120]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d103      	bne.n	8003934 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800392c:	6938      	ldr	r0, [r7, #16]
 800392e:	f7ff fd87 	bl	8003440 <LL_EXTI_EnableIT_32_63>
 8003932:	e04b      	b.n	80039cc <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8003934:	6938      	ldr	r0, [r7, #16]
 8003936:	f7ff fd71 	bl	800341c <LL_EXTI_EnableIT_0_31>
 800393a:	e047      	b.n	80039cc <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a16      	ldr	r2, [pc, #88]	@ (800399c <HAL_COMP_Init+0x2e0>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d004      	beq.n	8003950 <HAL_COMP_Init+0x294>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a15      	ldr	r2, [pc, #84]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d103      	bne.n	8003958 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8003950:	6938      	ldr	r0, [r7, #16]
 8003952:	f7ff fd9b 	bl	800348c <LL_EXTI_DisableIT_32_63>
 8003956:	e039      	b.n	80039cc <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8003958:	6938      	ldr	r0, [r7, #16]
 800395a:	f7ff fd83 	bl	8003464 <LL_EXTI_DisableIT_0_31>
 800395e:	e035      	b.n	80039cc <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a0d      	ldr	r2, [pc, #52]	@ (800399c <HAL_COMP_Init+0x2e0>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d004      	beq.n	8003974 <HAL_COMP_Init+0x2b8>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a0c      	ldr	r2, [pc, #48]	@ (80039a0 <HAL_COMP_Init+0x2e4>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d117      	bne.n	80039a4 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8003974:	6938      	ldr	r0, [r7, #16]
 8003976:	f7ff fdd5 	bl	8003524 <LL_EXTI_DisableEvent_32_63>
 800397a:	e016      	b.n	80039aa <HAL_COMP_Init+0x2ee>
 800397c:	ff007e0f 	.word	0xff007e0f
 8003980:	20000008 	.word	0x20000008
 8003984:	053e2d63 	.word	0x053e2d63
 8003988:	40010200 	.word	0x40010200
 800398c:	40010204 	.word	0x40010204
 8003990:	40010208 	.word	0x40010208
 8003994:	4001020c 	.word	0x4001020c
 8003998:	40010210 	.word	0x40010210
 800399c:	40010214 	.word	0x40010214
 80039a0:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80039a4:	6938      	ldr	r0, [r7, #16]
 80039a6:	f7ff fda9 	bl	80034fc <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a0e      	ldr	r2, [pc, #56]	@ (80039e8 <HAL_COMP_Init+0x32c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d004      	beq.n	80039be <HAL_COMP_Init+0x302>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a0c      	ldr	r2, [pc, #48]	@ (80039ec <HAL_COMP_Init+0x330>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d103      	bne.n	80039c6 <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 80039be:	6938      	ldr	r0, [r7, #16]
 80039c0:	f7ff fd64 	bl	800348c <LL_EXTI_DisableIT_32_63>
 80039c4:	e002      	b.n	80039cc <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80039c6:	6938      	ldr	r0, [r7, #16]
 80039c8:	f7ff fd4c 	bl	8003464 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	7f5b      	ldrb	r3, [r3, #29]
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d102      	bne.n	80039dc <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2201      	movs	r2, #1
 80039da:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80039dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3720      	adds	r7, #32
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	40010214 	.word	0x40010214
 80039ec:	40010218 	.word	0x40010218

080039f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a00:	4b0c      	ldr	r3, [pc, #48]	@ (8003a34 <__NVIC_SetPriorityGrouping+0x44>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a22:	4a04      	ldr	r2, [pc, #16]	@ (8003a34 <__NVIC_SetPriorityGrouping+0x44>)
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	60d3      	str	r3, [r2, #12]
}
 8003a28:	bf00      	nop
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	e000ed00 	.word	0xe000ed00

08003a38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a3c:	4b04      	ldr	r3, [pc, #16]	@ (8003a50 <__NVIC_GetPriorityGrouping+0x18>)
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	0a1b      	lsrs	r3, r3, #8
 8003a42:	f003 0307 	and.w	r3, r3, #7
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr
 8003a50:	e000ed00 	.word	0xe000ed00

08003a54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	db0b      	blt.n	8003a7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a66:	79fb      	ldrb	r3, [r7, #7]
 8003a68:	f003 021f 	and.w	r2, r3, #31
 8003a6c:	4907      	ldr	r1, [pc, #28]	@ (8003a8c <__NVIC_EnableIRQ+0x38>)
 8003a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a72:	095b      	lsrs	r3, r3, #5
 8003a74:	2001      	movs	r0, #1
 8003a76:	fa00 f202 	lsl.w	r2, r0, r2
 8003a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a7e:	bf00      	nop
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	e000e100 	.word	0xe000e100

08003a90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	4603      	mov	r3, r0
 8003a98:	6039      	str	r1, [r7, #0]
 8003a9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	db0a      	blt.n	8003aba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	b2da      	uxtb	r2, r3
 8003aa8:	490c      	ldr	r1, [pc, #48]	@ (8003adc <__NVIC_SetPriority+0x4c>)
 8003aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aae:	0112      	lsls	r2, r2, #4
 8003ab0:	b2d2      	uxtb	r2, r2
 8003ab2:	440b      	add	r3, r1
 8003ab4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ab8:	e00a      	b.n	8003ad0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	4908      	ldr	r1, [pc, #32]	@ (8003ae0 <__NVIC_SetPriority+0x50>)
 8003ac0:	79fb      	ldrb	r3, [r7, #7]
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	3b04      	subs	r3, #4
 8003ac8:	0112      	lsls	r2, r2, #4
 8003aca:	b2d2      	uxtb	r2, r2
 8003acc:	440b      	add	r3, r1
 8003ace:	761a      	strb	r2, [r3, #24]
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	e000e100 	.word	0xe000e100
 8003ae0:	e000ed00 	.word	0xe000ed00

08003ae4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b089      	sub	sp, #36	@ 0x24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f003 0307 	and.w	r3, r3, #7
 8003af6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f1c3 0307 	rsb	r3, r3, #7
 8003afe:	2b04      	cmp	r3, #4
 8003b00:	bf28      	it	cs
 8003b02:	2304      	movcs	r3, #4
 8003b04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	3304      	adds	r3, #4
 8003b0a:	2b06      	cmp	r3, #6
 8003b0c:	d902      	bls.n	8003b14 <NVIC_EncodePriority+0x30>
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	3b03      	subs	r3, #3
 8003b12:	e000      	b.n	8003b16 <NVIC_EncodePriority+0x32>
 8003b14:	2300      	movs	r3, #0
 8003b16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b18:	f04f 32ff 	mov.w	r2, #4294967295
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b22:	43da      	mvns	r2, r3
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	401a      	ands	r2, r3
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	fa01 f303 	lsl.w	r3, r1, r3
 8003b36:	43d9      	mvns	r1, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b3c:	4313      	orrs	r3, r2
         );
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3724      	adds	r7, #36	@ 0x24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
	...

08003b4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3b01      	subs	r3, #1
 8003b58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b5c:	d301      	bcc.n	8003b62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e00f      	b.n	8003b82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b62:	4a0a      	ldr	r2, [pc, #40]	@ (8003b8c <SysTick_Config+0x40>)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b6a:	210f      	movs	r1, #15
 8003b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b70:	f7ff ff8e 	bl	8003a90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b74:	4b05      	ldr	r3, [pc, #20]	@ (8003b8c <SysTick_Config+0x40>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b7a:	4b04      	ldr	r3, [pc, #16]	@ (8003b8c <SysTick_Config+0x40>)
 8003b7c:	2207      	movs	r2, #7
 8003b7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	e000e010 	.word	0xe000e010

08003b90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f7ff ff29 	bl	80039f0 <__NVIC_SetPriorityGrouping>
}
 8003b9e:	bf00      	nop
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b086      	sub	sp, #24
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	4603      	mov	r3, r0
 8003bae:	60b9      	str	r1, [r7, #8]
 8003bb0:	607a      	str	r2, [r7, #4]
 8003bb2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003bb4:	f7ff ff40 	bl	8003a38 <__NVIC_GetPriorityGrouping>
 8003bb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	68b9      	ldr	r1, [r7, #8]
 8003bbe:	6978      	ldr	r0, [r7, #20]
 8003bc0:	f7ff ff90 	bl	8003ae4 <NVIC_EncodePriority>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bca:	4611      	mov	r1, r2
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff ff5f 	bl	8003a90 <__NVIC_SetPriority>
}
 8003bd2:	bf00      	nop
 8003bd4:	3718      	adds	r7, #24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b082      	sub	sp, #8
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	4603      	mov	r3, r0
 8003be2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f7ff ff33 	bl	8003a54 <__NVIC_EnableIRQ>
}
 8003bee:	bf00      	nop
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b082      	sub	sp, #8
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7ff ffa4 	bl	8003b4c <SysTick_Config>
 8003c04:	4603      	mov	r3, r0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3708      	adds	r7, #8
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b082      	sub	sp, #8
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d101      	bne.n	8003c20 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e014      	b.n	8003c4a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	791b      	ldrb	r3, [r3, #4]
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d105      	bne.n	8003c36 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7fd fd31 	bl	8001698 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2202      	movs	r2, #2
 8003c3a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
	...

08003c54 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b08a      	sub	sp, #40	@ 0x28
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c60:	2300      	movs	r3, #0
 8003c62:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d002      	beq.n	8003c70 <HAL_DAC_ConfigChannel+0x1c>
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e1a1      	b.n	8003fb8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	795b      	ldrb	r3, [r3, #5]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d101      	bne.n	8003c86 <HAL_DAC_ConfigChannel+0x32>
 8003c82:	2302      	movs	r3, #2
 8003c84:	e198      	b.n	8003fb8 <HAL_DAC_ConfigChannel+0x364>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2202      	movs	r2, #2
 8003c90:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d17a      	bne.n	8003d90 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003c9a:	f7fd ffad 	bl	8001bf8 <HAL_GetTick>
 8003c9e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d13d      	bne.n	8003d22 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003ca6:	e018      	b.n	8003cda <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003ca8:	f7fd ffa6 	bl	8001bf8 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d911      	bls.n	8003cda <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00a      	beq.n	8003cda <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	f043 0208 	orr.w	r2, r3, #8
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2203      	movs	r2, #3
 8003cd4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e16e      	b.n	8003fb8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1df      	bne.n	8003ca8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cf0:	641a      	str	r2, [r3, #64]	@ 0x40
 8003cf2:	e020      	b.n	8003d36 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003cf4:	f7fd ff80 	bl	8001bf8 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d90f      	bls.n	8003d22 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	da0a      	bge.n	8003d22 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	f043 0208 	orr.w	r2, r3, #8
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2203      	movs	r2, #3
 8003d1c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e14a      	b.n	8003fb8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	dbe3      	blt.n	8003cf4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d34:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f003 0310 	and.w	r3, r3, #16
 8003d42:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003d46:	fa01 f303 	lsl.w	r3, r1, r3
 8003d4a:	43db      	mvns	r3, r3
 8003d4c:	ea02 0103 	and.w	r1, r2, r3
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f003 0310 	and.w	r3, r3, #16
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	430a      	orrs	r2, r1
 8003d62:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f003 0310 	and.w	r3, r3, #16
 8003d70:	21ff      	movs	r1, #255	@ 0xff
 8003d72:	fa01 f303 	lsl.w	r3, r1, r3
 8003d76:	43db      	mvns	r3, r3
 8003d78:	ea02 0103 	and.w	r1, r2, r3
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f003 0310 	and.w	r3, r3, #16
 8003d86:	409a      	lsls	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	69db      	ldr	r3, [r3, #28]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d11d      	bne.n	8003dd4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f003 0310 	and.w	r3, r3, #16
 8003da6:	221f      	movs	r2, #31
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	43db      	mvns	r3, r3
 8003dae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003db0:	4013      	ands	r3, r2
 8003db2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f003 0310 	and.w	r3, r3, #16
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dd2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dda:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f003 0310 	and.w	r3, r3, #16
 8003de2:	2207      	movs	r2, #7
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	43db      	mvns	r3, r3
 8003dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dec:	4013      	ands	r3, r2
 8003dee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d102      	bne.n	8003dfe <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	623b      	str	r3, [r7, #32]
 8003dfc:	e00f      	b.n	8003e1e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d102      	bne.n	8003e0c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003e06:	2301      	movs	r3, #1
 8003e08:	623b      	str	r3, [r7, #32]
 8003e0a:	e008      	b.n	8003e1e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d102      	bne.n	8003e1a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003e14:	2301      	movs	r3, #1
 8003e16:	623b      	str	r3, [r7, #32]
 8003e18:	e001      	b.n	8003e1e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	6a3a      	ldr	r2, [r7, #32]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f003 0310 	and.w	r3, r3, #16
 8003e34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e40:	4013      	ands	r3, r2
 8003e42:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	791b      	ldrb	r3, [r3, #4]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d102      	bne.n	8003e52 <HAL_DAC_ConfigChannel+0x1fe>
 8003e4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e50:	e000      	b.n	8003e54 <HAL_DAC_ConfigChannel+0x200>
 8003e52:	2300      	movs	r3, #0
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f003 0310 	and.w	r3, r3, #16
 8003e60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e64:	fa02 f303 	lsl.w	r3, r2, r3
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	795b      	ldrb	r3, [r3, #5]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d102      	bne.n	8003e7e <HAL_DAC_ConfigChannel+0x22a>
 8003e78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e7c:	e000      	b.n	8003e80 <HAL_DAC_ConfigChannel+0x22c>
 8003e7e:	2300      	movs	r3, #0
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e88:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d114      	bne.n	8003ec0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003e96:	f003 fe41 	bl	8007b1c <HAL_RCC_GetHCLKFreq>
 8003e9a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	4a48      	ldr	r2, [pc, #288]	@ (8003fc0 <HAL_DAC_ConfigChannel+0x36c>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d904      	bls.n	8003eae <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eac:	e00f      	b.n	8003ece <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	4a44      	ldr	r2, [pc, #272]	@ (8003fc4 <HAL_DAC_ConfigChannel+0x370>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d90a      	bls.n	8003ecc <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ebc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ebe:	e006      	b.n	8003ece <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eca:	e000      	b.n	8003ece <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003ecc:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f003 0310 	and.w	r3, r3, #16
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003edc:	4313      	orrs	r3, r2
 8003ede:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6819      	ldr	r1, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f003 0310 	and.w	r3, r3, #16
 8003ef4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	43da      	mvns	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	400a      	ands	r2, r1
 8003f04:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f003 0310 	and.w	r3, r3, #16
 8003f14:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f20:	4013      	ands	r3, r2
 8003f22:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	697a      	ldr	r2, [r7, #20]
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f42:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6819      	ldr	r1, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f003 0310 	and.w	r3, r3, #16
 8003f50:	22c0      	movs	r2, #192	@ 0xc0
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43da      	mvns	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	400a      	ands	r2, r1
 8003f5e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	089b      	lsrs	r3, r3, #2
 8003f66:	f003 030f 	and.w	r3, r3, #15
 8003f6a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	089b      	lsrs	r3, r3, #2
 8003f72:	021b      	lsls	r3, r3, #8
 8003f74:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f003 0310 	and.w	r3, r3, #16
 8003f8a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8003f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f92:	43db      	mvns	r3, r3
 8003f94:	ea02 0103 	and.w	r1, r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f003 0310 	and.w	r3, r3, #16
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	409a      	lsls	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2201      	movs	r2, #1
 8003fae:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003fb6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3728      	adds	r7, #40	@ 0x28
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	09896800 	.word	0x09896800
 8003fc4:	04c4b400 	.word	0x04c4b400

08003fc8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d005      	beq.n	8003fec <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2204      	movs	r2, #4
 8003fe4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	73fb      	strb	r3, [r7, #15]
 8003fea:	e037      	b.n	800405c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f022 020e 	bic.w	r2, r2, #14
 8003ffa:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004006:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800400a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0201 	bic.w	r2, r2, #1
 800401a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004020:	f003 021f 	and.w	r2, r3, #31
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004028:	2101      	movs	r1, #1
 800402a:	fa01 f202 	lsl.w	r2, r1, r2
 800402e:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004038:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00c      	beq.n	800405c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004050:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800405a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800406c:	7bfb      	ldrb	r3, [r7, #15]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3714      	adds	r7, #20
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr

0800407a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b084      	sub	sp, #16
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d00d      	beq.n	80040ae <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2204      	movs	r2, #4
 8004096:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	73fb      	strb	r3, [r7, #15]
 80040ac:	e047      	b.n	800413e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f022 020e 	bic.w	r2, r2, #14
 80040bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 0201 	bic.w	r2, r2, #1
 80040cc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e2:	f003 021f 	and.w	r2, r3, #31
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ea:	2101      	movs	r1, #1
 80040ec:	fa01 f202 	lsl.w	r2, r1, r2
 80040f0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80040fa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00c      	beq.n	800411e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800410e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004112:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800411c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	4798      	blx	r3
    }
  }
  return status;
 800413e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004148:	b480      	push	{r7}
 800414a:	b087      	sub	sp, #28
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004152:	2300      	movs	r3, #0
 8004154:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004156:	e15a      	b.n	800440e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	2101      	movs	r1, #1
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	fa01 f303 	lsl.w	r3, r1, r3
 8004164:	4013      	ands	r3, r2
 8004166:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 814c 	beq.w	8004408 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f003 0303 	and.w	r3, r3, #3
 8004178:	2b01      	cmp	r3, #1
 800417a:	d005      	beq.n	8004188 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004184:	2b02      	cmp	r3, #2
 8004186:	d130      	bne.n	80041ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	005b      	lsls	r3, r3, #1
 8004192:	2203      	movs	r2, #3
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	43db      	mvns	r3, r3
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	4013      	ands	r3, r2
 800419e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	68da      	ldr	r2, [r3, #12]
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ac:	693a      	ldr	r2, [r7, #16]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80041be:	2201      	movs	r2, #1
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	fa02 f303 	lsl.w	r3, r2, r3
 80041c6:	43db      	mvns	r3, r3
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	4013      	ands	r3, r2
 80041cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	091b      	lsrs	r3, r3, #4
 80041d4:	f003 0201 	and.w	r2, r3, #1
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	fa02 f303 	lsl.w	r3, r2, r3
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f003 0303 	and.w	r3, r3, #3
 80041f2:	2b03      	cmp	r3, #3
 80041f4:	d017      	beq.n	8004226 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	2203      	movs	r2, #3
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	43db      	mvns	r3, r3
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	4013      	ands	r3, r2
 800420c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	689a      	ldr	r2, [r3, #8]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	fa02 f303 	lsl.w	r3, r2, r3
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	4313      	orrs	r3, r2
 800421e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f003 0303 	and.w	r3, r3, #3
 800422e:	2b02      	cmp	r3, #2
 8004230:	d123      	bne.n	800427a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	08da      	lsrs	r2, r3, #3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	3208      	adds	r2, #8
 800423a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800423e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f003 0307 	and.w	r3, r3, #7
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	220f      	movs	r2, #15
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	43db      	mvns	r3, r3
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	4013      	ands	r3, r2
 8004254:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	691a      	ldr	r2, [r3, #16]
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	fa02 f303 	lsl.w	r3, r2, r3
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4313      	orrs	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	08da      	lsrs	r2, r3, #3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3208      	adds	r2, #8
 8004274:	6939      	ldr	r1, [r7, #16]
 8004276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	2203      	movs	r2, #3
 8004286:	fa02 f303 	lsl.w	r3, r2, r3
 800428a:	43db      	mvns	r3, r3
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	4013      	ands	r3, r2
 8004290:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f003 0203 	and.w	r2, r3, #3
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	f000 80a6 	beq.w	8004408 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042bc:	4b5b      	ldr	r3, [pc, #364]	@ (800442c <HAL_GPIO_Init+0x2e4>)
 80042be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c0:	4a5a      	ldr	r2, [pc, #360]	@ (800442c <HAL_GPIO_Init+0x2e4>)
 80042c2:	f043 0301 	orr.w	r3, r3, #1
 80042c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80042c8:	4b58      	ldr	r3, [pc, #352]	@ (800442c <HAL_GPIO_Init+0x2e4>)
 80042ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042cc:	f003 0301 	and.w	r3, r3, #1
 80042d0:	60bb      	str	r3, [r7, #8]
 80042d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042d4:	4a56      	ldr	r2, [pc, #344]	@ (8004430 <HAL_GPIO_Init+0x2e8>)
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	089b      	lsrs	r3, r3, #2
 80042da:	3302      	adds	r3, #2
 80042dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f003 0303 	and.w	r3, r3, #3
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	220f      	movs	r2, #15
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	43db      	mvns	r3, r3
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	4013      	ands	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80042fe:	d01f      	beq.n	8004340 <HAL_GPIO_Init+0x1f8>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a4c      	ldr	r2, [pc, #304]	@ (8004434 <HAL_GPIO_Init+0x2ec>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d019      	beq.n	800433c <HAL_GPIO_Init+0x1f4>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a4b      	ldr	r2, [pc, #300]	@ (8004438 <HAL_GPIO_Init+0x2f0>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d013      	beq.n	8004338 <HAL_GPIO_Init+0x1f0>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a4a      	ldr	r2, [pc, #296]	@ (800443c <HAL_GPIO_Init+0x2f4>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d00d      	beq.n	8004334 <HAL_GPIO_Init+0x1ec>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a49      	ldr	r2, [pc, #292]	@ (8004440 <HAL_GPIO_Init+0x2f8>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d007      	beq.n	8004330 <HAL_GPIO_Init+0x1e8>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a48      	ldr	r2, [pc, #288]	@ (8004444 <HAL_GPIO_Init+0x2fc>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d101      	bne.n	800432c <HAL_GPIO_Init+0x1e4>
 8004328:	2305      	movs	r3, #5
 800432a:	e00a      	b.n	8004342 <HAL_GPIO_Init+0x1fa>
 800432c:	2306      	movs	r3, #6
 800432e:	e008      	b.n	8004342 <HAL_GPIO_Init+0x1fa>
 8004330:	2304      	movs	r3, #4
 8004332:	e006      	b.n	8004342 <HAL_GPIO_Init+0x1fa>
 8004334:	2303      	movs	r3, #3
 8004336:	e004      	b.n	8004342 <HAL_GPIO_Init+0x1fa>
 8004338:	2302      	movs	r3, #2
 800433a:	e002      	b.n	8004342 <HAL_GPIO_Init+0x1fa>
 800433c:	2301      	movs	r3, #1
 800433e:	e000      	b.n	8004342 <HAL_GPIO_Init+0x1fa>
 8004340:	2300      	movs	r3, #0
 8004342:	697a      	ldr	r2, [r7, #20]
 8004344:	f002 0203 	and.w	r2, r2, #3
 8004348:	0092      	lsls	r2, r2, #2
 800434a:	4093      	lsls	r3, r2
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	4313      	orrs	r3, r2
 8004350:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004352:	4937      	ldr	r1, [pc, #220]	@ (8004430 <HAL_GPIO_Init+0x2e8>)
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	089b      	lsrs	r3, r3, #2
 8004358:	3302      	adds	r3, #2
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004360:	4b39      	ldr	r3, [pc, #228]	@ (8004448 <HAL_GPIO_Init+0x300>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	43db      	mvns	r3, r3
 800436a:	693a      	ldr	r2, [r7, #16]
 800436c:	4013      	ands	r3, r2
 800436e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d003      	beq.n	8004384 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	4313      	orrs	r3, r2
 8004382:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004384:	4a30      	ldr	r2, [pc, #192]	@ (8004448 <HAL_GPIO_Init+0x300>)
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800438a:	4b2f      	ldr	r3, [pc, #188]	@ (8004448 <HAL_GPIO_Init+0x300>)
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	43db      	mvns	r3, r3
 8004394:	693a      	ldr	r2, [r7, #16]
 8004396:	4013      	ands	r3, r2
 8004398:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80043ae:	4a26      	ldr	r2, [pc, #152]	@ (8004448 <HAL_GPIO_Init+0x300>)
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80043b4:	4b24      	ldr	r3, [pc, #144]	@ (8004448 <HAL_GPIO_Init+0x300>)
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	43db      	mvns	r3, r3
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	4013      	ands	r3, r2
 80043c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80043d0:	693a      	ldr	r2, [r7, #16]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80043d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004448 <HAL_GPIO_Init+0x300>)
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80043de:	4b1a      	ldr	r3, [pc, #104]	@ (8004448 <HAL_GPIO_Init+0x300>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	43db      	mvns	r3, r3
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	4013      	ands	r3, r2
 80043ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d003      	beq.n	8004402 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004402:	4a11      	ldr	r2, [pc, #68]	@ (8004448 <HAL_GPIO_Init+0x300>)
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	3301      	adds	r3, #1
 800440c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	fa22 f303 	lsr.w	r3, r2, r3
 8004418:	2b00      	cmp	r3, #0
 800441a:	f47f ae9d 	bne.w	8004158 <HAL_GPIO_Init+0x10>
  }
}
 800441e:	bf00      	nop
 8004420:	bf00      	nop
 8004422:	371c      	adds	r7, #28
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr
 800442c:	40021000 	.word	0x40021000
 8004430:	40010000 	.word	0x40010000
 8004434:	48000400 	.word	0x48000400
 8004438:	48000800 	.word	0x48000800
 800443c:	48000c00 	.word	0x48000c00
 8004440:	48001000 	.word	0x48001000
 8004444:	48001400 	.word	0x48001400
 8004448:	40010400 	.word	0x40010400

0800444c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	460b      	mov	r3, r1
 8004456:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	691a      	ldr	r2, [r3, #16]
 800445c:	887b      	ldrh	r3, [r7, #2]
 800445e:	4013      	ands	r3, r2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004464:	2301      	movs	r3, #1
 8004466:	73fb      	strb	r3, [r7, #15]
 8004468:	e001      	b.n	800446e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800446a:	2300      	movs	r3, #0
 800446c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800446e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	460b      	mov	r3, r1
 8004486:	807b      	strh	r3, [r7, #2]
 8004488:	4613      	mov	r3, r2
 800448a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800448c:	787b      	ldrb	r3, [r7, #1]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d003      	beq.n	800449a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004492:	887a      	ldrh	r2, [r7, #2]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004498:	e002      	b.n	80044a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800449a:	887a      	ldrh	r2, [r7, #2]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80044a0:	bf00      	nop
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	460b      	mov	r3, r1
 80044b6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	695b      	ldr	r3, [r3, #20]
 80044bc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80044be:	887a      	ldrh	r2, [r7, #2]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	4013      	ands	r3, r2
 80044c4:	041a      	lsls	r2, r3, #16
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	43d9      	mvns	r1, r3
 80044ca:	887b      	ldrh	r3, [r7, #2]
 80044cc:	400b      	ands	r3, r1
 80044ce:	431a      	orrs	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	619a      	str	r2, [r3, #24]
}
 80044d4:	bf00      	nop
 80044d6:	3714      	adds	r7, #20
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	4603      	mov	r3, r0
 80044e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80044ea:	4b08      	ldr	r3, [pc, #32]	@ (800450c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044ec:	695a      	ldr	r2, [r3, #20]
 80044ee:	88fb      	ldrh	r3, [r7, #6]
 80044f0:	4013      	ands	r3, r2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d006      	beq.n	8004504 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044f6:	4a05      	ldr	r2, [pc, #20]	@ (800450c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044f8:	88fb      	ldrh	r3, [r7, #6]
 80044fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044fc:	88fb      	ldrh	r3, [r7, #6]
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 f806 	bl	8004510 <HAL_GPIO_EXTI_Callback>
  }
}
 8004504:	bf00      	nop
 8004506:	3708      	adds	r7, #8
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40010400 	.word	0x40010400

08004510 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	4603      	mov	r3, r0
 8004518:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
	...

08004528 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e0be      	b.n	80046b8 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2202      	movs	r2, #2
 800453e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	2b00      	cmp	r3, #0
 8004584:	d02e      	beq.n	80045e4 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a4d      	ldr	r2, [pc, #308]	@ (80046c0 <HAL_HRTIM_Init+0x198>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d10b      	bne.n	80045a8 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8004590:	4b4c      	ldr	r3, [pc, #304]	@ (80046c4 <HAL_HRTIM_Init+0x19c>)
 8004592:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004594:	4a4b      	ldr	r2, [pc, #300]	@ (80046c4 <HAL_HRTIM_Init+0x19c>)
 8004596:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800459a:	6613      	str	r3, [r2, #96]	@ 0x60
 800459c:	4b49      	ldr	r3, [pc, #292]	@ (80046c4 <HAL_HRTIM_Init+0x19c>)
 800459e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80045a4:	60fb      	str	r3, [r7, #12]
 80045a6:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80045b6:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80045cc:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7fd f89f 	bl	8001728 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d012      	beq.n	800461c <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004604:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	4313      	orrs	r3, r2
 8004612:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 800462c:	2300      	movs	r3, #0
 800462e:	75fb      	strb	r3, [r7, #23]
 8004630:	e03e      	b.n	80046b0 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8004632:	7dfa      	ldrb	r2, [r7, #23]
 8004634:	6879      	ldr	r1, [r7, #4]
 8004636:	4613      	mov	r3, r2
 8004638:	00db      	lsls	r3, r3, #3
 800463a:	1a9b      	subs	r3, r3, r2
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	440b      	add	r3, r1
 8004640:	3318      	adds	r3, #24
 8004642:	2200      	movs	r2, #0
 8004644:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8004646:	7dfa      	ldrb	r2, [r7, #23]
 8004648:	6879      	ldr	r1, [r7, #4]
 800464a:	4613      	mov	r3, r2
 800464c:	00db      	lsls	r3, r3, #3
 800464e:	1a9b      	subs	r3, r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	440b      	add	r3, r1
 8004654:	331c      	adds	r3, #28
 8004656:	2200      	movs	r2, #0
 8004658:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 800465a:	7dfa      	ldrb	r2, [r7, #23]
 800465c:	6879      	ldr	r1, [r7, #4]
 800465e:	4613      	mov	r3, r2
 8004660:	00db      	lsls	r3, r3, #3
 8004662:	1a9b      	subs	r3, r3, r2
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	440b      	add	r3, r1
 8004668:	3320      	adds	r3, #32
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800466e:	7dfa      	ldrb	r2, [r7, #23]
 8004670:	6879      	ldr	r1, [r7, #4]
 8004672:	4613      	mov	r3, r2
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	1a9b      	subs	r3, r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	440b      	add	r3, r1
 800467c:	3324      	adds	r3, #36	@ 0x24
 800467e:	2200      	movs	r2, #0
 8004680:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8004682:	7dfa      	ldrb	r2, [r7, #23]
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	4613      	mov	r3, r2
 8004688:	00db      	lsls	r3, r3, #3
 800468a:	1a9b      	subs	r3, r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	440b      	add	r3, r1
 8004690:	3328      	adds	r3, #40	@ 0x28
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8004696:	7dfa      	ldrb	r2, [r7, #23]
 8004698:	6879      	ldr	r1, [r7, #4]
 800469a:	4613      	mov	r3, r2
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	1a9b      	subs	r3, r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	440b      	add	r3, r1
 80046a4:	3330      	adds	r3, #48	@ 0x30
 80046a6:	2200      	movs	r2, #0
 80046a8:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80046aa:	7dfb      	ldrb	r3, [r7, #23]
 80046ac:	3301      	adds	r3, #1
 80046ae:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 80046b0:	7dfb      	ldrb	r3, [r7, #23]
 80046b2:	2b06      	cmp	r3, #6
 80046b4:	d9bd      	bls.n	8004632 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3718      	adds	r7, #24
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40016800 	.word	0x40016800
 80046c4:	40021000 	.word	0x40021000

080046c8 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_HRTIM_DLLCalibrationStart+0x18>
 80046dc:	2302      	movs	r3, #2
 80046de:	e045      	b.n	800476c <HAL_HRTIM_DLLCalibrationStart+0xa4>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f6:	d114      	bne.n	8004722 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0202 	bic.w	r2, r2, #2
 8004708:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f042 0201 	orr.w	r2, r2, #1
 800471c:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8004720:	e01f      	b.n	8004762 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f042 0202 	orr.w	r2, r2, #2
 8004732:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 800473e:	f023 010c 	bic.w	r1, r3, #12
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	430a      	orrs	r2, r1
 800474a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0201 	orr.w	r2, r2, #1
 800475e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8004782:	f7fd fa39 	bl	8001bf8 <HAL_GetTick>
 8004786:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004788:	e014      	b.n	80047b4 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004790:	d010      	beq.n	80047b4 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004792:	f7fd fa31 	bl	8001bf8 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d302      	bcc.n	80047a8 <HAL_HRTIM_PollForDLLCalibration+0x30>
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d105      	bne.n	80047b4 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2207      	movs	r2, #7
 80047ac:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e011      	b.n	80047d8 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80047bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047c4:	d1e1      	bne.n	800478a <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80047d6:	2300      	movs	r3, #0
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3710      	adds	r7, #16
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d101      	bne.n	80047fc <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 80047f8:	2302      	movs	r3, #2
 80047fa:	e015      	b.n	8004828 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2202      	movs	r2, #2
 8004800:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	2b06      	cmp	r3, #6
 8004808:	d104      	bne.n	8004814 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f000 fa19 	bl	8004c44 <HRTIM_MasterBase_Config>
 8004812:	e004      	b.n	800481e <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	68b9      	ldr	r1, [r7, #8]
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 fa42 	bl	8004ca2 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d101      	bne.n	800484c <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8004848:	2302      	movs	r3, #2
 800484a:	e07a      	b.n	8004942 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004852:	2b01      	cmp	r3, #1
 8004854:	d101      	bne.n	800485a <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8004856:	2302      	movs	r3, #2
 8004858:	e073      	b.n	8004942 <HAL_HRTIM_WaveformTimerConfig+0x112>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2202      	movs	r2, #2
 8004866:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	2b06      	cmp	r3, #6
 800486e:	d104      	bne.n	800487a <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8004870:	6879      	ldr	r1, [r7, #4]
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 fa55 	bl	8004d22 <HRTIM_MasterWaveform_Config>
 8004878:	e004      	b.n	8004884 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	68b9      	ldr	r1, [r7, #8]
 800487e:	68f8      	ldr	r0, [r7, #12]
 8004880:	f000 faec 	bl	8004e5c <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6819      	ldr	r1, [r3, #0]
 8004888:	68f8      	ldr	r0, [r7, #12]
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	4613      	mov	r3, r2
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	1a9b      	subs	r3, r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4403      	add	r3, r0
 8004896:	3320      	adds	r3, #32
 8004898:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6859      	ldr	r1, [r3, #4]
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	4613      	mov	r3, r2
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	4403      	add	r3, r0
 80048ac:	3324      	adds	r3, #36	@ 0x24
 80048ae:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6899      	ldr	r1, [r3, #8]
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	68ba      	ldr	r2, [r7, #8]
 80048b8:	4613      	mov	r3, r2
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	4403      	add	r3, r0
 80048c2:	3328      	adds	r3, #40	@ 0x28
 80048c4:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68d9      	ldr	r1, [r3, #12]
 80048ca:	68f8      	ldr	r0, [r7, #12]
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	4613      	mov	r3, r2
 80048d0:	00db      	lsls	r3, r3, #3
 80048d2:	1a9b      	subs	r3, r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	4403      	add	r3, r0
 80048d8:	332c      	adds	r3, #44	@ 0x2c
 80048da:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6919      	ldr	r1, [r3, #16]
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	4613      	mov	r3, r2
 80048e6:	00db      	lsls	r3, r3, #3
 80048e8:	1a9b      	subs	r3, r3, r2
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	4403      	add	r3, r0
 80048ee:	3330      	adds	r3, #48	@ 0x30
 80048f0:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80048f2:	68b9      	ldr	r1, [r7, #8]
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 fd7f 	bl	80053f8 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	2b06      	cmp	r3, #6
 80048fe:	d017      	beq.n	8004930 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004904:	2b00      	cmp	r3, #0
 8004906:	d113      	bne.n	8004930 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	3301      	adds	r3, #1
 8004910:	01db      	lsls	r3, r3, #7
 8004912:	4413      	add	r3, r2
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491e:	025b      	lsls	r3, r3, #9
 8004920:	68f9      	ldr	r1, [r7, #12]
 8004922:	6809      	ldr	r1, [r1, #0]
 8004924:	431a      	orrs	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	3301      	adds	r3, #1
 800492a:	01db      	lsls	r3, r3, #7
 800492c:	440b      	add	r3, r1
 800492e:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b084      	sub	sp, #16
 800494e:	af00      	add	r7, sp, #0
 8004950:	60f8      	str	r0, [r7, #12]
 8004952:	60b9      	str	r1, [r7, #8]
 8004954:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d101      	bne.n	8004966 <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 8004962:	2302      	movs	r3, #2
 8004964:	e020      	b.n	80049a8 <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800496c:	2b01      	cmp	r3, #1
 800496e:	d101      	bne.n	8004974 <HAL_HRTIM_WaveformTimerControl+0x2a>
 8004970:	2302      	movs	r3, #2
 8004972:	e019      	b.n	80049a8 <HAL_HRTIM_WaveformTimerControl+0x5e>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	68b9      	ldr	r1, [r7, #8]
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f000 fbed 	bl	8005168 <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800498e:	68b9      	ldr	r1, [r7, #8]
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 fd31 	bl	80053f8 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3710      	adds	r7, #16
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	607a      	str	r2, [r7, #4]
 80049bc:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d101      	bne.n	80049ce <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 80049ca:	2302      	movs	r3, #2
 80049cc:	e01d      	b.n	8004a0a <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d101      	bne.n	80049dc <HAL_HRTIM_WaveformOutputConfig+0x2c>
 80049d8:	2302      	movs	r3, #2
 80049da:	e016      	b.n	8004a0a <HAL_HRTIM_WaveformOutputConfig+0x5a>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2202      	movs	r2, #2
 80049e8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	68b9      	ldr	r1, [r7, #8]
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 fc18 	bl	8005228 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b082      	sub	sp, #8
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
 8004a1a:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	2bff      	cmp	r3, #255	@ 0xff
 8004a20:	d103      	bne.n	8004a2a <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 fd56 	bl	80054d4 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8004a28:	e00a      	b.n	8004a40 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	2b06      	cmp	r3, #6
 8004a2e:	d103      	bne.n	8004a38 <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 fddf 	bl	80055f4 <HRTIM_Master_ISR>
}
 8004a36:	e003      	b.n	8004a40 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8004a38:	6839      	ldr	r1, [r7, #0]
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 fe9f 	bl	800577e <HRTIM_Timer_ISR>
}
 8004a40:	bf00      	nop
 8004a42:	3708      	adds	r7, #8
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8004a78:	bf00      	nop
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 8004ab4:	bf00      	nop
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 8004b1a:	bf00      	nop
 8004b1c:	370c      	adds	r7, #12
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr

08004b26 <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004b26:	b480      	push	{r7}
 8004b28:	b083      	sub	sp, #12
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
 8004b2e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004b52:	b480      	push	{r7}
 8004b54:	b083      	sub	sp, #12
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
 8004b5a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 8004b72:	bf00      	nop
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b083      	sub	sp, #12
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
 8004b86:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
 8004bb2:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b083      	sub	sp, #12
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
 8004bde:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr

08004c02 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
 8004c0a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004c2e:	b480      	push	{r7}
 8004c30:	b083      	sub	sp, #12
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f023 0307 	bic.w	r3, r3, #7
 8004c5c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 0318 	bic.w	r3, r3, #24
 8004c6e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68fa      	ldr	r2, [r7, #12]
 8004c80:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	6812      	ldr	r2, [r2, #0]
 8004c8a:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	683a      	ldr	r2, [r7, #0]
 8004c92:	6852      	ldr	r2, [r2, #4]
 8004c94:	619a      	str	r2, [r3, #24]
}
 8004c96:	bf00      	nop
 8004c98:	3714      	adds	r7, #20
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr

08004ca2 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b087      	sub	sp, #28
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	60f8      	str	r0, [r7, #12]
 8004caa:	60b9      	str	r1, [r7, #8]
 8004cac:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	01db      	lsls	r3, r3, #7
 8004cb8:	4413      	add	r3, r2
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f023 0307 	bic.w	r3, r3, #7
 8004cc4:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	f023 0318 	bic.w	r3, r3, #24
 8004cd6:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	3301      	adds	r3, #1
 8004cea:	01db      	lsls	r3, r3, #7
 8004cec:	4413      	add	r3, r2
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6819      	ldr	r1, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	01db      	lsls	r3, r3, #7
 8004cfe:	440b      	add	r3, r1
 8004d00:	3394      	adds	r3, #148	@ 0x94
 8004d02:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6819      	ldr	r1, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	01db      	lsls	r3, r3, #7
 8004d10:	440b      	add	r3, r1
 8004d12:	3398      	adds	r3, #152	@ 0x98
 8004d14:	601a      	str	r2, [r3, #0]
}
 8004d16:	bf00      	nop
 8004d18:	371c      	adds	r7, #28
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr

08004d22 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004d22:	b480      	push	{r7}
 8004d24:	b085      	sub	sp, #20
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
 8004d2a:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8004d3c:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f023 0320 	bic.w	r3, r3, #32
 8004d44:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004d56:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	2b20      	cmp	r3, #32
 8004d5e:	d003      	beq.n	8004d68 <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d108      	bne.n	8004d7a <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004d6e:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f043 0320 	orr.w	r3, r3, #32
 8004d76:	60fb      	str	r3, [r7, #12]
 8004d78:	e021      	b.n	8004dbe <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	2b03      	cmp	r3, #3
 8004d80:	d108      	bne.n	8004d94 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d88:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	e014      	b.n	8004dbe <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	2b04      	cmp	r3, #4
 8004d9a:	d108      	bne.n	8004dae <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004da2:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	e007      	b.n	8004dbe <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f023 0320 	bic.w	r3, r3, #32
 8004db4:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004dbc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004dc4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	69db      	ldr	r3, [r3, #28]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004dd6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004de8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8004dfa:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004e0c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004e20:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e32:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8004e50:	bf00      	nop
 8004e52:	3714      	adds	r7, #20
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b08b      	sub	sp, #44	@ 0x2c
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	01db      	lsls	r3, r3, #7
 8004e72:	4413      	add	r3, r2
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	6811      	ldr	r1, [r2, #0]
 8004e7a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	3301      	adds	r3, #1
 8004e82:	01db      	lsls	r3, r3, #7
 8004e84:	440b      	add	r3, r1
 8004e86:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	01db      	lsls	r3, r3, #7
 8004e92:	4413      	add	r3, r2
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	01db      	lsls	r3, r3, #7
 8004ea0:	4413      	add	r3, r2
 8004ea2:	33e8      	adds	r3, #232	@ 0xe8
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	01db      	lsls	r3, r3, #7
 8004eb0:	4413      	add	r3, r2
 8004eb2:	33e4      	adds	r3, #228	@ 0xe4
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8004ec0:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec4:	f023 0320 	bic.w	r3, r3, #32
 8004ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	695b      	ldr	r3, [r3, #20]
 8004ed8:	2b20      	cmp	r3, #32
 8004eda:	d003      	beq.n	8004ee4 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d108      	bne.n	8004ef6 <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee6:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8004eea:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8004eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eee:	f043 0320 	orr.w	r3, r3, #32
 8004ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ef4:	e021      	b.n	8004f3a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d108      	bne.n	8004f10 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8004efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f04:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 8004f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f0e:	e014      	b.n	8004f3a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	2b04      	cmp	r3, #4
 8004f16:	d108      	bne.n	8004f2a <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8004f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8004f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f28:	e007      	b.n	8004f3a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	f023 0320 	bic.w	r3, r3, #32
 8004f30:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8004f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f34:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8004f38:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f40:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	69db      	ldr	r3, [r3, #28]
 8004f46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8004f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f52:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f60:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004f64:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8004f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f72:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8004f76:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8004f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f84:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004f88:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f90:	4313      	orrs	r3, r2
 8004f92:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8004f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f96:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fa4:	d103      	bne.n	8004fae <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fac:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8004fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8004fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd4:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8004fd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004fee:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005004:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	4313      	orrs	r3, r2
 800500e:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8005010:	6a3b      	ldr	r3, [r7, #32]
 8005012:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005016:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800501c:	6a3a      	ldr	r2, [r7, #32]
 800501e:	4313      	orrs	r3, r2
 8005020:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005026:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800502a:	d004      	beq.n	8005036 <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005030:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8005034:	d103      	bne.n	800503e <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800503a:	2b40      	cmp	r3, #64	@ 0x40
 800503c:	d108      	bne.n	8005050 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 800503e:	6a3b      	ldr	r3, [r7, #32]
 8005040:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8005044:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800504a:	6a3a      	ldr	r2, [r7, #32]
 800504c:	4313      	orrs	r3, r2
 800504e:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005056:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800505c:	6a3a      	ldr	r2, [r7, #32]
 800505e:	4313      	orrs	r3, r2
 8005060:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005066:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	2b05      	cmp	r3, #5
 800506c:	d850      	bhi.n	8005110 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 800506e:	a201      	add	r2, pc, #4	@ (adr r2, 8005074 <HRTIM_TimingUnitWaveform_Config+0x218>)
 8005070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005074:	0800508d 	.word	0x0800508d
 8005078:	080050a3 	.word	0x080050a3
 800507c:	080050b9 	.word	0x080050b9
 8005080:	080050cf 	.word	0x080050cf
 8005084:	080050e5 	.word	0x080050e5
 8005088:	080050fb 	.word	0x080050fb
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005092:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005098:	005b      	lsls	r3, r3, #1
 800509a:	69fa      	ldr	r2, [r7, #28]
 800509c:	4313      	orrs	r3, r2
 800509e:	61fb      	str	r3, [r7, #28]
      break;
 80050a0:	e037      	b.n	8005112 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050a8:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	69fa      	ldr	r2, [r7, #28]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	61fb      	str	r3, [r7, #28]
      break;
 80050b6:	e02c      	b.n	8005112 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80050be:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	69fa      	ldr	r2, [r7, #28]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	61fb      	str	r3, [r7, #28]
      break;
 80050cc:	e021      	b.n	8005112 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80050d4:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050da:	011b      	lsls	r3, r3, #4
 80050dc:	69fa      	ldr	r2, [r7, #28]
 80050de:	4313      	orrs	r3, r2
 80050e0:	61fb      	str	r3, [r7, #28]
      break;
 80050e2:	e016      	b.n	8005112 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80050ea:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f0:	015b      	lsls	r3, r3, #5
 80050f2:	69fa      	ldr	r2, [r7, #28]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	61fb      	str	r3, [r7, #28]
      break;
 80050f8:	e00b      	b.n	8005112 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005100:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005106:	019b      	lsls	r3, r3, #6
 8005108:	69fa      	ldr	r2, [r7, #28]
 800510a:	4313      	orrs	r3, r2
 800510c:	61fb      	str	r3, [r7, #28]
      break;
 800510e:	e000      	b.n	8005112 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8005110:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	3301      	adds	r3, #1
 800511a:	01db      	lsls	r3, r3, #7
 800511c:	4413      	add	r3, r2
 800511e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005120:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	01db      	lsls	r3, r3, #7
 800512a:	4413      	add	r3, r2
 800512c:	33e8      	adds	r3, #232	@ 0xe8
 800512e:	69ba      	ldr	r2, [r7, #24]
 8005130:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	01db      	lsls	r3, r3, #7
 800513a:	4413      	add	r3, r2
 800513c:	33e4      	adds	r3, #228	@ 0xe4
 800513e:	6a3a      	ldr	r2, [r7, #32]
 8005140:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	01db      	lsls	r3, r3, #7
 800514a:	4413      	add	r3, r2
 800514c:	33d4      	adds	r3, #212	@ 0xd4
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	69fa      	ldr	r2, [r7, #28]
 8005158:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 800515c:	bf00      	nop
 800515e:	372c      	adds	r7, #44	@ 0x2c
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8005168:	b480      	push	{r7}
 800516a:	b087      	sub	sp, #28
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	01db      	lsls	r3, r3, #7
 800517c:	4413      	add	r3, r2
 800517e:	33ec      	adds	r3, #236	@ 0xec
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	f023 0310 	bic.w	r3, r3, #16
 800518a:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	011b      	lsls	r3, r3, #4
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	4313      	orrs	r3, r2
 8005196:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800519e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	697a      	ldr	r2, [r7, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051b0:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80051c2:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d11a      	bne.n	800520c <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	f023 0304 	bic.w	r3, r3, #4
 80051dc:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	f023 0302 	bic.w	r3, r3, #2
 80051ee:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	f023 0301 	bic.w	r3, r3, #1
 8005200:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	4313      	orrs	r3, r2
 800520a:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	01db      	lsls	r3, r3, #7
 8005214:	4413      	add	r3, r2
 8005216:	33ec      	adds	r3, #236	@ 0xec
 8005218:	697a      	ldr	r2, [r7, #20]
 800521a:	601a      	str	r2, [r3, #0]

}
 800521c:	bf00      	nop
 800521e:	371c      	adds	r7, #28
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8005228:	b480      	push	{r7}
 800522a:	b089      	sub	sp, #36	@ 0x24
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
 8005234:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8005236:	2300      	movs	r3, #0
 8005238:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	01db      	lsls	r3, r3, #7
 8005242:	4413      	add	r3, r2
 8005244:	33e4      	adds	r3, #228	@ 0xe4
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	01db      	lsls	r3, r3, #7
 8005252:	4413      	add	r3, r2
 8005254:	33b8      	adds	r3, #184	@ 0xb8
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	617b      	str	r3, [r7, #20]

  switch (Output)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005260:	d05d      	beq.n	800531e <HRTIM_OutputConfig+0xf6>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005268:	d86e      	bhi.n	8005348 <HRTIM_OutputConfig+0x120>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005270:	d042      	beq.n	80052f8 <HRTIM_OutputConfig+0xd0>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005278:	d866      	bhi.n	8005348 <HRTIM_OutputConfig+0x120>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005280:	d04d      	beq.n	800531e <HRTIM_OutputConfig+0xf6>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005288:	d85e      	bhi.n	8005348 <HRTIM_OutputConfig+0x120>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005290:	d032      	beq.n	80052f8 <HRTIM_OutputConfig+0xd0>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005298:	d856      	bhi.n	8005348 <HRTIM_OutputConfig+0x120>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2b80      	cmp	r3, #128	@ 0x80
 800529e:	d03e      	beq.n	800531e <HRTIM_OutputConfig+0xf6>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b80      	cmp	r3, #128	@ 0x80
 80052a4:	d850      	bhi.n	8005348 <HRTIM_OutputConfig+0x120>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2b40      	cmp	r3, #64	@ 0x40
 80052aa:	d025      	beq.n	80052f8 <HRTIM_OutputConfig+0xd0>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b40      	cmp	r3, #64	@ 0x40
 80052b0:	d84a      	bhi.n	8005348 <HRTIM_OutputConfig+0x120>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d01f      	beq.n	80052f8 <HRTIM_OutputConfig+0xd0>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d044      	beq.n	8005348 <HRTIM_OutputConfig+0x120>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2b20      	cmp	r3, #32
 80052c2:	d841      	bhi.n	8005348 <HRTIM_OutputConfig+0x120>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d33e      	bcc.n	8005348 <HRTIM_OutputConfig+0x120>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	3b02      	subs	r3, #2
 80052ce:	2201      	movs	r2, #1
 80052d0:	409a      	lsls	r2, r3
 80052d2:	4b48      	ldr	r3, [pc, #288]	@ (80053f4 <HRTIM_OutputConfig+0x1cc>)
 80052d4:	4013      	ands	r3, r2
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	bf14      	ite	ne
 80052da:	2301      	movne	r3, #1
 80052dc:	2300      	moveq	r3, #0
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d11c      	bne.n	800531e <HRTIM_OutputConfig+0xf6>
 80052e4:	f244 0304 	movw	r3, #16388	@ 0x4004
 80052e8:	4013      	ands	r3, r2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	bf14      	ite	ne
 80052ee:	2301      	movne	r3, #1
 80052f0:	2300      	moveq	r3, #0
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d027      	beq.n	8005348 <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6819      	ldr	r1, [r3, #0]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	01db      	lsls	r3, r3, #7
 8005304:	440b      	add	r3, r1
 8005306:	33bc      	adds	r3, #188	@ 0xbc
 8005308:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6819      	ldr	r1, [r3, #0]
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	689a      	ldr	r2, [r3, #8]
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	01db      	lsls	r3, r3, #7
 8005316:	440b      	add	r3, r1
 8005318:	33c0      	adds	r3, #192	@ 0xc0
 800531a:	601a      	str	r2, [r3, #0]
      break;
 800531c:	e015      	b.n	800534a <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6819      	ldr	r1, [r3, #0]
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	01db      	lsls	r3, r3, #7
 800532a:	440b      	add	r3, r1
 800532c:	33c4      	adds	r3, #196	@ 0xc4
 800532e:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6819      	ldr	r1, [r3, #0]
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	689a      	ldr	r2, [r3, #8]
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	01db      	lsls	r3, r3, #7
 800533c:	440b      	add	r3, r1
 800533e:	33c8      	adds	r3, #200	@ 0xc8
 8005340:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8005342:	2310      	movs	r3, #16
 8005344:	61bb      	str	r3, [r7, #24]
      break;
 8005346:	e000      	b.n	800534a <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 8005348:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 800534a:	22fe      	movs	r2, #254	@ 0xfe
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8005352:	43db      	mvns	r3, r3
 8005354:	69fa      	ldr	r2, [r7, #28]
 8005356:	4013      	ands	r3, r2
 8005358:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	fa02 f303 	lsl.w	r3, r2, r3
 8005364:	69fa      	ldr	r2, [r7, #28]
 8005366:	4313      	orrs	r3, r2
 8005368:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	68da      	ldr	r2, [r3, #12]
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	fa02 f303 	lsl.w	r3, r2, r3
 8005374:	69fa      	ldr	r2, [r7, #28]
 8005376:	4313      	orrs	r3, r2
 8005378:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	691a      	ldr	r2, [r3, #16]
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	fa02 f303 	lsl.w	r3, r2, r3
 8005384:	69fa      	ldr	r2, [r7, #28]
 8005386:	4313      	orrs	r3, r2
 8005388:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	695a      	ldr	r2, [r3, #20]
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	fa02 f303 	lsl.w	r3, r2, r3
 8005394:	69fa      	ldr	r2, [r7, #28]
 8005396:	4313      	orrs	r3, r2
 8005398:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	699a      	ldr	r2, [r3, #24]
 800539e:	69bb      	ldr	r3, [r7, #24]
 80053a0:	fa02 f303 	lsl.w	r3, r2, r3
 80053a4:	69fa      	ldr	r2, [r7, #28]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	2b08      	cmp	r3, #8
 80053b0:	d111      	bne.n	80053d6 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d10c      	bne.n	80053d6 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d107      	bne.n	80053d6 <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	69da      	ldr	r2, [r3, #28]
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	fa02 f303 	lsl.w	r3, r2, r3
 80053d0:	69fa      	ldr	r2, [r7, #28]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	01db      	lsls	r3, r3, #7
 80053de:	4413      	add	r3, r2
 80053e0:	33e4      	adds	r3, #228	@ 0xe4
 80053e2:	69fa      	ldr	r2, [r7, #28]
 80053e4:	601a      	str	r2, [r3, #0]
}
 80053e6:	bf00      	nop
 80053e8:	3724      	adds	r7, #36	@ 0x24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	40000041 	.word	0x40000041

080053f8 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	2b06      	cmp	r3, #6
 8005406:	d85e      	bhi.n	80054c6 <HRTIM_ForceRegistersUpdate+0xce>
 8005408:	a201      	add	r2, pc, #4	@ (adr r2, 8005410 <HRTIM_ForceRegistersUpdate+0x18>)
 800540a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540e:	bf00      	nop
 8005410:	08005443 	.word	0x08005443
 8005414:	08005459 	.word	0x08005459
 8005418:	0800546f 	.word	0x0800546f
 800541c:	08005485 	.word	0x08005485
 8005420:	0800549b 	.word	0x0800549b
 8005424:	080054b1 	.word	0x080054b1
 8005428:	0800542d 	.word	0x0800542d
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f042 0201 	orr.w	r2, r2, #1
 800543c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005440:	e042      	b.n	80054c8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f042 0202 	orr.w	r2, r2, #2
 8005452:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005456:	e037      	b.n	80054c8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f042 0204 	orr.w	r2, r2, #4
 8005468:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800546c:	e02c      	b.n	80054c8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f042 0208 	orr.w	r2, r2, #8
 800547e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005482:	e021      	b.n	80054c8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f042 0210 	orr.w	r2, r2, #16
 8005494:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005498:	e016      	b.n	80054c8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0220 	orr.w	r2, r2, #32
 80054aa:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80054ae:	e00b      	b.n	80054c8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054c0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80054c4:	e000      	b.n	80054c8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 80054c6:	bf00      	nop
  }
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80054e4:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 80054ee:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00c      	beq.n	8005514 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	f003 0301 	and.w	r3, r3, #1
 8005500:	2b00      	cmp	r3, #0
 8005502:	d007      	beq.n	8005514 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2201      	movs	r2, #1
 800550a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f7ff fa9a 	bl	8004a48 <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00c      	beq.n	8005538 <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	2b00      	cmp	r3, #0
 8005526:	d007      	beq.n	8005538 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2202      	movs	r2, #2
 800552e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7ff fa92 	bl	8004a5c <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	2b00      	cmp	r3, #0
 8005540:	d00c      	beq.n	800555c <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	f003 0304 	and.w	r3, r3, #4
 8005548:	2b00      	cmp	r3, #0
 800554a:	d007      	beq.n	800555c <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2204      	movs	r2, #4
 8005552:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7ff fa8a 	bl	8004a70 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f003 0308 	and.w	r3, r3, #8
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00c      	beq.n	8005580 <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f003 0308 	and.w	r3, r3, #8
 800556c:	2b00      	cmp	r3, #0
 800556e:	d007      	beq.n	8005580 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2208      	movs	r2, #8
 8005576:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f7ff fa82 	bl	8004a84 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f003 0310 	and.w	r3, r3, #16
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00c      	beq.n	80055a4 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	f003 0310 	and.w	r3, r3, #16
 8005590:	2b00      	cmp	r3, #0
 8005592:	d007      	beq.n	80055a4 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2210      	movs	r2, #16
 800559a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f7ff fa7a 	bl	8004a98 <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00c      	beq.n	80055c8 <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d007      	beq.n	80055c8 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2240      	movs	r2, #64	@ 0x40
 80055be:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7ff fa72 	bl	8004aac <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f003 0320 	and.w	r3, r3, #32
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00c      	beq.n	80055ec <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	f003 0320 	and.w	r3, r3, #32
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d007      	beq.n	80055ec <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7ff fa6a 	bl	8004ac0 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 80055ec:	bf00      	nop
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b086      	sub	sp, #24
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005604:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 800560e:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d015      	beq.n	8005656 <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d010      	beq.n	8005656 <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800563c:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7ff fa3f 	bl	8004ad4 <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00d      	beq.n	800567c <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d008      	beq.n	800567c <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005672:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f7ff fa36 	bl	8004ae8 <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00c      	beq.n	80056a0 <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	f003 0301 	and.w	r3, r3, #1
 800568c:	2b00      	cmp	r3, #0
 800568e:	d007      	beq.n	80056a0 <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2201      	movs	r2, #1
 8005696:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005698:	2106      	movs	r1, #6
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f7ff fa4e 	bl	8004b3c <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f003 0302 	and.w	r3, r3, #2
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00c      	beq.n	80056c4 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	f003 0302 	and.w	r3, r3, #2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d007      	beq.n	80056c4 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2202      	movs	r2, #2
 80056ba:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80056bc:	2106      	movs	r1, #6
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7ff fa47 	bl	8004b52 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f003 0304 	and.w	r3, r3, #4
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00c      	beq.n	80056e8 <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	f003 0304 	and.w	r3, r3, #4
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d007      	beq.n	80056e8 <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2204      	movs	r2, #4
 80056de:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80056e0:	2106      	movs	r1, #6
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f7ff fa40 	bl	8004b68 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f003 0308 	and.w	r3, r3, #8
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00c      	beq.n	800570c <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	f003 0308 	and.w	r3, r3, #8
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d007      	beq.n	800570c <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2208      	movs	r2, #8
 8005702:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005704:	2106      	movs	r1, #6
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f7ff fa39 	bl	8004b7e <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f003 0310 	and.w	r3, r3, #16
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00c      	beq.n	8005730 <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	f003 0310 	and.w	r3, r3, #16
 800571c:	2b00      	cmp	r3, #0
 800571e:	d007      	beq.n	8005730 <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2210      	movs	r2, #16
 8005726:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005728:	2106      	movs	r1, #6
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f7ff f9fb 	bl	8004b26 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f003 0320 	and.w	r3, r3, #32
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00b      	beq.n	8005752 <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	f003 0320 	and.w	r3, r3, #32
 8005740:	2b00      	cmp	r3, #0
 8005742:	d006      	beq.n	8005752 <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2220      	movs	r2, #32
 800574a:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7ff f9d5 	bl	8004afc <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00c      	beq.n	8005776 <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005762:	2b00      	cmp	r3, #0
 8005764:	d007      	beq.n	8005776 <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2240      	movs	r2, #64	@ 0x40
 800576c:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800576e:	2106      	movs	r1, #6
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f7ff f9cd 	bl	8004b10 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005776:	bf00      	nop
 8005778:	3718      	adds	r7, #24
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b084      	sub	sp, #16
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
 8005786:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	3301      	adds	r3, #1
 8005790:	01db      	lsls	r3, r3, #7
 8005792:	4413      	add	r3, r2
 8005794:	3304      	adds	r3, #4
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	01db      	lsls	r3, r3, #7
 80057a2:	4413      	add	r3, r2
 80057a4:	338c      	adds	r3, #140	@ 0x8c
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d010      	beq.n	80057d6 <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00b      	beq.n	80057d6 <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	01db      	lsls	r3, r3, #7
 80057c6:	4413      	add	r3, r2
 80057c8:	3388      	adds	r3, #136	@ 0x88
 80057ca:	2201      	movs	r2, #1
 80057cc:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 80057ce:	6839      	ldr	r1, [r7, #0]
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f7ff f9b3 	bl	8004b3c <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f003 0302 	and.w	r3, r3, #2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d010      	beq.n	8005802 <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00b      	beq.n	8005802 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	01db      	lsls	r3, r3, #7
 80057f2:	4413      	add	r3, r2
 80057f4:	3388      	adds	r3, #136	@ 0x88
 80057f6:	2202      	movs	r2, #2
 80057f8:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 80057fa:	6839      	ldr	r1, [r7, #0]
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f7ff f9a8 	bl	8004b52 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f003 0304 	and.w	r3, r3, #4
 8005808:	2b00      	cmp	r3, #0
 800580a:	d010      	beq.n	800582e <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	f003 0304 	and.w	r3, r3, #4
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00b      	beq.n	800582e <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	01db      	lsls	r3, r3, #7
 800581e:	4413      	add	r3, r2
 8005820:	3388      	adds	r3, #136	@ 0x88
 8005822:	2204      	movs	r2, #4
 8005824:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8005826:	6839      	ldr	r1, [r7, #0]
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f7ff f99d 	bl	8004b68 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f003 0308 	and.w	r3, r3, #8
 8005834:	2b00      	cmp	r3, #0
 8005836:	d010      	beq.n	800585a <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	f003 0308 	and.w	r3, r3, #8
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00b      	beq.n	800585a <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	01db      	lsls	r3, r3, #7
 800584a:	4413      	add	r3, r2
 800584c:	3388      	adds	r3, #136	@ 0x88
 800584e:	2208      	movs	r2, #8
 8005850:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8005852:	6839      	ldr	r1, [r7, #0]
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f7ff f992 	bl	8004b7e <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f003 0310 	and.w	r3, r3, #16
 8005860:	2b00      	cmp	r3, #0
 8005862:	d010      	beq.n	8005886 <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 0310 	and.w	r3, r3, #16
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00b      	beq.n	8005886 <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	01db      	lsls	r3, r3, #7
 8005876:	4413      	add	r3, r2
 8005878:	3388      	adds	r3, #136	@ 0x88
 800587a:	2210      	movs	r2, #16
 800587c:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 800587e:	6839      	ldr	r1, [r7, #0]
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7ff f950 	bl	8004b26 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800588c:	2b00      	cmp	r3, #0
 800588e:	d010      	beq.n	80058b2 <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00b      	beq.n	80058b2 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	01db      	lsls	r3, r3, #7
 80058a2:	4413      	add	r3, r2
 80058a4:	3388      	adds	r3, #136	@ 0x88
 80058a6:	2240      	movs	r2, #64	@ 0x40
 80058a8:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 80058aa:	6839      	ldr	r1, [r7, #0]
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7ff f92f 	bl	8004b10 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d010      	beq.n	80058de <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d00b      	beq.n	80058de <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	01db      	lsls	r3, r3, #7
 80058ce:	4413      	add	r3, r2
 80058d0:	3388      	adds	r3, #136	@ 0x88
 80058d2:	2280      	movs	r2, #128	@ 0x80
 80058d4:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 80058d6:	6839      	ldr	r1, [r7, #0]
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f7ff f95b 	bl	8004b94 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d011      	beq.n	800590c <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00c      	beq.n	800590c <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	01db      	lsls	r3, r3, #7
 80058fa:	4413      	add	r3, r2
 80058fc:	3388      	adds	r3, #136	@ 0x88
 80058fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005902:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8005904:	6839      	ldr	r1, [r7, #0]
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f7ff f94f 	bl	8004baa <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005912:	2b00      	cmp	r3, #0
 8005914:	d011      	beq.n	800593a <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800591c:	2b00      	cmp	r3, #0
 800591e:	d00c      	beq.n	800593a <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	01db      	lsls	r3, r3, #7
 8005928:	4413      	add	r3, r2
 800592a:	3388      	adds	r3, #136	@ 0x88
 800592c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005930:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8005932:	6839      	ldr	r1, [r7, #0]
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f7ff f959 	bl	8004bec <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005940:	2b00      	cmp	r3, #0
 8005942:	d011      	beq.n	8005968 <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00c      	beq.n	8005968 <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	01db      	lsls	r3, r3, #7
 8005956:	4413      	add	r3, r2
 8005958:	3388      	adds	r3, #136	@ 0x88
 800595a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800595e:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8005960:	6839      	ldr	r1, [r7, #0]
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f7ff f94d 	bl	8004c02 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800596e:	2b00      	cmp	r3, #0
 8005970:	d011      	beq.n	8005996 <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005978:	2b00      	cmp	r3, #0
 800597a:	d00c      	beq.n	8005996 <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	01db      	lsls	r3, r3, #7
 8005984:	4413      	add	r3, r2
 8005986:	3388      	adds	r3, #136	@ 0x88
 8005988:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800598c:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 800598e:	6839      	ldr	r1, [r7, #0]
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f7ff f941 	bl	8004c18 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d011      	beq.n	80059c4 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00c      	beq.n	80059c4 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	01db      	lsls	r3, r3, #7
 80059b2:	4413      	add	r3, r2
 80059b4:	3388      	adds	r3, #136	@ 0x88
 80059b6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80059ba:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 80059bc:	6839      	ldr	r1, [r7, #0]
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f7ff f935 	bl	8004c2e <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d011      	beq.n	80059f2 <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00c      	beq.n	80059f2 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	01db      	lsls	r3, r3, #7
 80059e0:	4413      	add	r3, r2
 80059e2:	3388      	adds	r3, #136	@ 0x88
 80059e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80059e8:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 80059ea:	6839      	ldr	r1, [r7, #0]
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f7ff f8f2 	bl	8004bd6 <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d011      	beq.n	8005a20 <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00c      	beq.n	8005a20 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	01db      	lsls	r3, r3, #7
 8005a0e:	4413      	add	r3, r2
 8005a10:	3388      	adds	r3, #136	@ 0x88
 8005a12:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005a16:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8005a18:	6839      	ldr	r1, [r7, #0]
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f7ff f8d0 	bl	8004bc0 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a20:	bf00      	nop
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e0c0      	b.n	8005bbc <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d106      	bne.n	8005a54 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f7fb ff80 	bl	8001954 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2203      	movs	r2, #3
 8005a58:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4618      	mov	r0, r3
 8005a62:	f003 ff0c 	bl	800987e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a66:	2300      	movs	r3, #0
 8005a68:	73fb      	strb	r3, [r7, #15]
 8005a6a:	e03e      	b.n	8005aea <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005a6c:	7bfa      	ldrb	r2, [r7, #15]
 8005a6e:	6879      	ldr	r1, [r7, #4]
 8005a70:	4613      	mov	r3, r2
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	4413      	add	r3, r2
 8005a76:	00db      	lsls	r3, r3, #3
 8005a78:	440b      	add	r3, r1
 8005a7a:	3311      	adds	r3, #17
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005a80:	7bfa      	ldrb	r2, [r7, #15]
 8005a82:	6879      	ldr	r1, [r7, #4]
 8005a84:	4613      	mov	r3, r2
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	4413      	add	r3, r2
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	440b      	add	r3, r1
 8005a8e:	3310      	adds	r3, #16
 8005a90:	7bfa      	ldrb	r2, [r7, #15]
 8005a92:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005a94:	7bfa      	ldrb	r2, [r7, #15]
 8005a96:	6879      	ldr	r1, [r7, #4]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	4413      	add	r3, r2
 8005a9e:	00db      	lsls	r3, r3, #3
 8005aa0:	440b      	add	r3, r1
 8005aa2:	3313      	adds	r3, #19
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005aa8:	7bfa      	ldrb	r2, [r7, #15]
 8005aaa:	6879      	ldr	r1, [r7, #4]
 8005aac:	4613      	mov	r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	4413      	add	r3, r2
 8005ab2:	00db      	lsls	r3, r3, #3
 8005ab4:	440b      	add	r3, r1
 8005ab6:	3320      	adds	r3, #32
 8005ab8:	2200      	movs	r2, #0
 8005aba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005abc:	7bfa      	ldrb	r2, [r7, #15]
 8005abe:	6879      	ldr	r1, [r7, #4]
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	4413      	add	r3, r2
 8005ac6:	00db      	lsls	r3, r3, #3
 8005ac8:	440b      	add	r3, r1
 8005aca:	3324      	adds	r3, #36	@ 0x24
 8005acc:	2200      	movs	r2, #0
 8005ace:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005ad0:	7bfb      	ldrb	r3, [r7, #15]
 8005ad2:	6879      	ldr	r1, [r7, #4]
 8005ad4:	1c5a      	adds	r2, r3, #1
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	4413      	add	r3, r2
 8005adc:	00db      	lsls	r3, r3, #3
 8005ade:	440b      	add	r3, r1
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ae4:	7bfb      	ldrb	r3, [r7, #15]
 8005ae6:	3301      	adds	r3, #1
 8005ae8:	73fb      	strb	r3, [r7, #15]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	791b      	ldrb	r3, [r3, #4]
 8005aee:	7bfa      	ldrb	r2, [r7, #15]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d3bb      	bcc.n	8005a6c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005af4:	2300      	movs	r3, #0
 8005af6:	73fb      	strb	r3, [r7, #15]
 8005af8:	e044      	b.n	8005b84 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005afa:	7bfa      	ldrb	r2, [r7, #15]
 8005afc:	6879      	ldr	r1, [r7, #4]
 8005afe:	4613      	mov	r3, r2
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	4413      	add	r3, r2
 8005b04:	00db      	lsls	r3, r3, #3
 8005b06:	440b      	add	r3, r1
 8005b08:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005b10:	7bfa      	ldrb	r2, [r7, #15]
 8005b12:	6879      	ldr	r1, [r7, #4]
 8005b14:	4613      	mov	r3, r2
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	4413      	add	r3, r2
 8005b1a:	00db      	lsls	r3, r3, #3
 8005b1c:	440b      	add	r3, r1
 8005b1e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005b22:	7bfa      	ldrb	r2, [r7, #15]
 8005b24:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005b26:	7bfa      	ldrb	r2, [r7, #15]
 8005b28:	6879      	ldr	r1, [r7, #4]
 8005b2a:	4613      	mov	r3, r2
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	4413      	add	r3, r2
 8005b30:	00db      	lsls	r3, r3, #3
 8005b32:	440b      	add	r3, r1
 8005b34:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005b38:	2200      	movs	r2, #0
 8005b3a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005b3c:	7bfa      	ldrb	r2, [r7, #15]
 8005b3e:	6879      	ldr	r1, [r7, #4]
 8005b40:	4613      	mov	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	4413      	add	r3, r2
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	440b      	add	r3, r1
 8005b4a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8005b4e:	2200      	movs	r2, #0
 8005b50:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005b52:	7bfa      	ldrb	r2, [r7, #15]
 8005b54:	6879      	ldr	r1, [r7, #4]
 8005b56:	4613      	mov	r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4413      	add	r3, r2
 8005b5c:	00db      	lsls	r3, r3, #3
 8005b5e:	440b      	add	r3, r1
 8005b60:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005b64:	2200      	movs	r2, #0
 8005b66:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005b68:	7bfa      	ldrb	r2, [r7, #15]
 8005b6a:	6879      	ldr	r1, [r7, #4]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	4413      	add	r3, r2
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	440b      	add	r3, r1
 8005b76:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b7e:	7bfb      	ldrb	r3, [r7, #15]
 8005b80:	3301      	adds	r3, #1
 8005b82:	73fb      	strb	r3, [r7, #15]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	791b      	ldrb	r3, [r3, #4]
 8005b88:	7bfa      	ldrb	r2, [r7, #15]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d3b5      	bcc.n	8005afa <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6818      	ldr	r0, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	3304      	adds	r3, #4
 8005b96:	e893 0006 	ldmia.w	r3, {r1, r2}
 8005b9a:	f003 fe8b 	bl	80098b4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	7a9b      	ldrb	r3, [r3, #10]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d102      	bne.n	8005bba <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f001 fa26 	bl	8007006 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f004 fc50 	bl	800a476 <USB_ReadInterrupts>
 8005bd6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f983 	bl	8005eee <PCD_EP_ISR_Handler>

    return;
 8005be8:	e110      	b.n	8005e0c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d013      	beq.n	8005c1c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005bfc:	b29a      	uxth	r2, r3
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c06:	b292      	uxth	r2, r2
 8005c08:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f92c 	bl	8005e6a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005c12:	2100      	movs	r1, #0
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f946 	bl	8005ea6 <HAL_PCD_SetAddress>

    return;
 8005c1a:	e0f7      	b.n	8005e0c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00c      	beq.n	8005c40 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005c38:	b292      	uxth	r2, r2
 8005c3a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005c3e:	e0e5      	b.n	8005e0c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00c      	beq.n	8005c64 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005c52:	b29a      	uxth	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c5c:	b292      	uxth	r2, r2
 8005c5e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005c62:	e0d3      	b.n	8005e0c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d034      	beq.n	8005cd8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f022 0204 	bic.w	r2, r2, #4
 8005c80:	b292      	uxth	r2, r2
 8005c82:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f022 0208 	bic.w	r2, r2, #8
 8005c98:	b292      	uxth	r2, r2
 8005c9a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d107      	bne.n	8005cb8 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f001 f9d1 	bl	800705a <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 f8ea 	bl	8005e92 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005cc6:	b29a      	uxth	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005cd0:	b292      	uxth	r2, r2
 8005cd2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005cd6:	e099      	b.n	8005e0c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d027      	beq.n	8005d32 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f042 0208 	orr.w	r2, r2, #8
 8005cf4:	b292      	uxth	r2, r2
 8005cf6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005d02:	b29a      	uxth	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d0c:	b292      	uxth	r2, r2
 8005d0e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f042 0204 	orr.w	r2, r2, #4
 8005d24:	b292      	uxth	r2, r2
 8005d26:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 f8a7 	bl	8005e7e <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005d30:	e06c      	b.n	8005e0c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d040      	beq.n	8005dbe <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d4e:	b292      	uxth	r2, r2
 8005d50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d12b      	bne.n	8005db6 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f042 0204 	orr.w	r2, r2, #4
 8005d70:	b292      	uxth	r2, r2
 8005d72:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f042 0208 	orr.w	r2, r2, #8
 8005d88:	b292      	uxth	r2, r2
 8005d8a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	089b      	lsrs	r3, r3, #2
 8005da2:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005dac:	2101      	movs	r1, #1
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f001 f953 	bl	800705a <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005db4:	e02a      	b.n	8005e0c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f861 	bl	8005e7e <HAL_PCD_SuspendCallback>
    return;
 8005dbc:	e026      	b.n	8005e0c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00f      	beq.n	8005de8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005dda:	b292      	uxth	r2, r2
 8005ddc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f838 	bl	8005e56 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005de6:	e011      	b.n	8005e0c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00c      	beq.n	8005e0c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e04:	b292      	uxth	r2, r2
 8005e06:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005e0a:	bf00      	nop
  }
}
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005e12:	b480      	push	{r7}
 8005e14:	b083      	sub	sp, #12
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8005e1e:	bf00      	nop
 8005e20:	370c      	adds	r7, #12
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr

08005e2a <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005e2a:	b480      	push	{r7}
 8005e2c:	b083      	sub	sp, #12
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
 8005e32:	460b      	mov	r3, r1
 8005e34:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8005e36:	bf00      	nop
 8005e38:	370c      	adds	r7, #12
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr

08005e42 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005e42:	b480      	push	{r7}
 8005e44:	b083      	sub	sp, #12
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8005e4a:	bf00      	nop
 8005e4c:	370c      	adds	r7, #12
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr

08005e56 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8005e56:	b480      	push	{r7}
 8005e58:	b083      	sub	sp, #12
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8005e5e:	bf00      	nop
 8005e60:	370c      	adds	r7, #12
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b083      	sub	sp, #12
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8005e72:	bf00      	nop
 8005e74:	370c      	adds	r7, #12
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr

08005e7e <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005e7e:	b480      	push	{r7}
 8005e80:	b083      	sub	sp, #12
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8005e86:	bf00      	nop
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr

08005e92 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005e92:	b480      	push	{r7}
 8005e94:	b083      	sub	sp, #12
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8005e9a:	bf00      	nop
 8005e9c:	370c      	adds	r7, #12
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr

08005ea6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b082      	sub	sp, #8
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
 8005eae:	460b      	mov	r3, r1
 8005eb0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d101      	bne.n	8005ec0 <HAL_PCD_SetAddress+0x1a>
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	e012      	b.n	8005ee6 <HAL_PCD_SetAddress+0x40>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	78fa      	ldrb	r2, [r7, #3]
 8005ecc:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	78fa      	ldrb	r2, [r7, #3]
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f004 fab9 	bl	800a44e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3708      	adds	r7, #8
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b092      	sub	sp, #72	@ 0x48
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005ef6:	e333      	b.n	8006560 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005f00:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005f02:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	f003 030f 	and.w	r3, r3, #15
 8005f0a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8005f0e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f040 8108 	bne.w	8006128 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005f18:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005f1a:	f003 0310 	and.w	r3, r3, #16
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d14c      	bne.n	8005fbc <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	881b      	ldrh	r3, [r3, #0]
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f32:	813b      	strh	r3, [r7, #8]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	893b      	ldrh	r3, [r7, #8]
 8005f3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	3310      	adds	r3, #16
 8005f4a:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	461a      	mov	r2, r3
 8005f58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	00db      	lsls	r3, r3, #3
 8005f5e:	4413      	add	r3, r2
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	6812      	ldr	r2, [r2, #0]
 8005f64:	4413      	add	r3, r2
 8005f66:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005f6a:	881b      	ldrh	r3, [r3, #0]
 8005f6c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005f70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f72:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005f74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f76:	695a      	ldr	r2, [r3, #20]
 8005f78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	441a      	add	r2, r3
 8005f7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f80:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005f82:	2100      	movs	r1, #0
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f7ff ff50 	bl	8005e2a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	7b1b      	ldrb	r3, [r3, #12]
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	f000 82e5 	beq.w	8006560 <PCD_EP_ISR_Handler+0x672>
 8005f96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	f040 82e0 	bne.w	8006560 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	7b1b      	ldrb	r3, [r3, #12]
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005faa:	b2da      	uxtb	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	731a      	strb	r2, [r3, #12]
 8005fba:	e2d1      	b.n	8006560 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005fc2:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	881b      	ldrh	r3, [r3, #0]
 8005fca:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005fcc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005fce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d032      	beq.n	800603c <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	00db      	lsls	r3, r3, #3
 8005fe8:	4413      	add	r3, r2
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	6812      	ldr	r2, [r2, #0]
 8005fee:	4413      	add	r3, r2
 8005ff0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005ff4:	881b      	ldrh	r3, [r3, #0]
 8005ff6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005ffa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ffc:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6818      	ldr	r0, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8006008:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800600a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800600c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800600e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006010:	b29b      	uxth	r3, r3
 8006012:	f004 fa82 	bl	800a51a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	881b      	ldrh	r3, [r3, #0]
 800601c:	b29a      	uxth	r2, r3
 800601e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006022:	4013      	ands	r3, r2
 8006024:	817b      	strh	r3, [r7, #10]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	897a      	ldrh	r2, [r7, #10]
 800602c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006030:	b292      	uxth	r2, r2
 8006032:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f7ff ff04 	bl	8005e42 <HAL_PCD_SetupStageCallback>
 800603a:	e291      	b.n	8006560 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800603c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006040:	2b00      	cmp	r3, #0
 8006042:	f280 828d 	bge.w	8006560 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	881b      	ldrh	r3, [r3, #0]
 800604c:	b29a      	uxth	r2, r3
 800604e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006052:	4013      	ands	r3, r2
 8006054:	81fb      	strh	r3, [r7, #14]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	89fa      	ldrh	r2, [r7, #14]
 800605c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006060:	b292      	uxth	r2, r2
 8006062:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800606c:	b29b      	uxth	r3, r3
 800606e:	461a      	mov	r2, r3
 8006070:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	00db      	lsls	r3, r3, #3
 8006076:	4413      	add	r3, r2
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	6812      	ldr	r2, [r2, #0]
 800607c:	4413      	add	r3, r2
 800607e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006082:	881b      	ldrh	r3, [r3, #0]
 8006084:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006088:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800608a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800608c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d019      	beq.n	80060c8 <PCD_EP_ISR_Handler+0x1da>
 8006094:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d015      	beq.n	80060c8 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6818      	ldr	r0, [r3, #0]
 80060a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060a2:	6959      	ldr	r1, [r3, #20]
 80060a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060a6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80060a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060aa:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	f004 fa34 	bl	800a51a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80060b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060b4:	695a      	ldr	r2, [r3, #20]
 80060b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060b8:	69db      	ldr	r3, [r3, #28]
 80060ba:	441a      	add	r2, r3
 80060bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060be:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80060c0:	2100      	movs	r1, #0
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7ff fea5 	bl	8005e12 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	881b      	ldrh	r3, [r3, #0]
 80060ce:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80060d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80060d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	f040 8242 	bne.w	8006560 <PCD_EP_ISR_Handler+0x672>
 80060dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80060de:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80060e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80060e6:	f000 823b 	beq.w	8006560 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	881b      	ldrh	r3, [r3, #0]
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80060f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060fa:	81bb      	strh	r3, [r7, #12]
 80060fc:	89bb      	ldrh	r3, [r7, #12]
 80060fe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006102:	81bb      	strh	r3, [r7, #12]
 8006104:	89bb      	ldrh	r3, [r7, #12]
 8006106:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800610a:	81bb      	strh	r3, [r7, #12]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	89bb      	ldrh	r3, [r7, #12]
 8006112:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006116:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800611a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800611e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006122:	b29b      	uxth	r3, r3
 8006124:	8013      	strh	r3, [r2, #0]
 8006126:	e21b      	b.n	8006560 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	461a      	mov	r2, r3
 800612e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	4413      	add	r3, r2
 8006136:	881b      	ldrh	r3, [r3, #0]
 8006138:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800613a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800613e:	2b00      	cmp	r3, #0
 8006140:	f280 80f1 	bge.w	8006326 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	461a      	mov	r2, r3
 800614a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	4413      	add	r3, r2
 8006152:	881b      	ldrh	r3, [r3, #0]
 8006154:	b29a      	uxth	r2, r3
 8006156:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800615a:	4013      	ands	r3, r2
 800615c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	461a      	mov	r2, r3
 8006164:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	4413      	add	r3, r2
 800616c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800616e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006172:	b292      	uxth	r2, r2
 8006174:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006176:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800617a:	4613      	mov	r3, r2
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4413      	add	r3, r2
 8006180:	00db      	lsls	r3, r3, #3
 8006182:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	4413      	add	r3, r2
 800618a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800618c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800618e:	7b1b      	ldrb	r3, [r3, #12]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d123      	bne.n	80061dc <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800619c:	b29b      	uxth	r3, r3
 800619e:	461a      	mov	r2, r3
 80061a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	00db      	lsls	r3, r3, #3
 80061a6:	4413      	add	r3, r2
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	6812      	ldr	r2, [r2, #0]
 80061ac:	4413      	add	r3, r2
 80061ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80061b2:	881b      	ldrh	r3, [r3, #0]
 80061b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061b8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80061bc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	f000 808b 	beq.w	80062dc <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6818      	ldr	r0, [r3, #0]
 80061ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061cc:	6959      	ldr	r1, [r3, #20]
 80061ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061d0:	88da      	ldrh	r2, [r3, #6]
 80061d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061d6:	f004 f9a0 	bl	800a51a <USB_ReadPMA>
 80061da:	e07f      	b.n	80062dc <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80061dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061de:	78db      	ldrb	r3, [r3, #3]
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d109      	bne.n	80061f8 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80061e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80061e6:	461a      	mov	r2, r3
 80061e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f9c6 	bl	800657c <HAL_PCD_EP_DB_Receive>
 80061f0:	4603      	mov	r3, r0
 80061f2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80061f6:	e071      	b.n	80062dc <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	461a      	mov	r2, r3
 80061fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	4413      	add	r3, r2
 8006206:	881b      	ldrh	r3, [r3, #0]
 8006208:	b29b      	uxth	r3, r3
 800620a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800620e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006212:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	461a      	mov	r2, r3
 800621a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	441a      	add	r2, r3
 8006222:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006224:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006228:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800622c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006230:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006234:	b29b      	uxth	r3, r3
 8006236:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	461a      	mov	r2, r3
 800623e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	4413      	add	r3, r2
 8006246:	881b      	ldrh	r3, [r3, #0]
 8006248:	b29b      	uxth	r3, r3
 800624a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d022      	beq.n	8006298 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800625a:	b29b      	uxth	r3, r3
 800625c:	461a      	mov	r2, r3
 800625e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	00db      	lsls	r3, r3, #3
 8006264:	4413      	add	r3, r2
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	6812      	ldr	r2, [r2, #0]
 800626a:	4413      	add	r3, r2
 800626c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006270:	881b      	ldrh	r3, [r3, #0]
 8006272:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006276:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800627a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800627e:	2b00      	cmp	r3, #0
 8006280:	d02c      	beq.n	80062dc <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6818      	ldr	r0, [r3, #0]
 8006286:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006288:	6959      	ldr	r1, [r3, #20]
 800628a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800628c:	891a      	ldrh	r2, [r3, #8]
 800628e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006292:	f004 f942 	bl	800a51a <USB_ReadPMA>
 8006296:	e021      	b.n	80062dc <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	461a      	mov	r2, r3
 80062a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	00db      	lsls	r3, r3, #3
 80062aa:	4413      	add	r3, r2
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	6812      	ldr	r2, [r2, #0]
 80062b0:	4413      	add	r3, r2
 80062b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80062b6:	881b      	ldrh	r3, [r3, #0]
 80062b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062bc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80062c0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d009      	beq.n	80062dc <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6818      	ldr	r0, [r3, #0]
 80062cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ce:	6959      	ldr	r1, [r3, #20]
 80062d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062d2:	895a      	ldrh	r2, [r3, #10]
 80062d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80062d8:	f004 f91f 	bl	800a51a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80062dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062de:	69da      	ldr	r2, [r3, #28]
 80062e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80062e4:	441a      	add	r2, r3
 80062e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062e8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80062ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ec:	695a      	ldr	r2, [r3, #20]
 80062ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80062f2:	441a      	add	r2, r3
 80062f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062f6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80062f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062fa:	699b      	ldr	r3, [r3, #24]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d005      	beq.n	800630c <PCD_EP_ISR_Handler+0x41e>
 8006300:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006304:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	429a      	cmp	r2, r3
 800630a:	d206      	bcs.n	800631a <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800630c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800630e:	781b      	ldrb	r3, [r3, #0]
 8006310:	4619      	mov	r1, r3
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7ff fd7d 	bl	8005e12 <HAL_PCD_DataOutStageCallback>
 8006318:	e005      	b.n	8006326 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006320:	4618      	mov	r0, r3
 8006322:	f003 fae5 	bl	80098f0 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006326:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 8117 	beq.w	8006560 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8006332:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006336:	4613      	mov	r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	4413      	add	r3, r2
 800633c:	00db      	lsls	r3, r3, #3
 800633e:	3310      	adds	r3, #16
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	4413      	add	r3, r2
 8006344:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	461a      	mov	r2, r3
 800634c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	4413      	add	r3, r2
 8006354:	881b      	ldrh	r3, [r3, #0]
 8006356:	b29b      	uxth	r3, r3
 8006358:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800635c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006360:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	461a      	mov	r2, r3
 8006368:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	441a      	add	r2, r3
 8006370:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006372:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006376:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800637a:	b29b      	uxth	r3, r3
 800637c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800637e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006380:	78db      	ldrb	r3, [r3, #3]
 8006382:	2b01      	cmp	r3, #1
 8006384:	f040 80a1 	bne.w	80064ca <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006388:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800638a:	2200      	movs	r2, #0
 800638c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800638e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006390:	7b1b      	ldrb	r3, [r3, #12]
 8006392:	2b00      	cmp	r3, #0
 8006394:	f000 8092 	beq.w	80064bc <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006398:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800639a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d046      	beq.n	8006430 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80063a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063a4:	785b      	ldrb	r3, [r3, #1]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d126      	bne.n	80063f8 <PCD_EP_ISR_Handler+0x50a>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	617b      	str	r3, [r7, #20]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	461a      	mov	r2, r3
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	4413      	add	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]
 80063c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063c4:	781b      	ldrb	r3, [r3, #0]
 80063c6:	00da      	lsls	r2, r3, #3
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	4413      	add	r3, r2
 80063cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80063d0:	613b      	str	r3, [r7, #16]
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	881b      	ldrh	r3, [r3, #0]
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063dc:	b29a      	uxth	r2, r3
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	801a      	strh	r2, [r3, #0]
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	881b      	ldrh	r3, [r3, #0]
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063f0:	b29a      	uxth	r2, r3
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	801a      	strh	r2, [r3, #0]
 80063f6:	e061      	b.n	80064bc <PCD_EP_ISR_Handler+0x5ce>
 80063f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063fa:	785b      	ldrb	r3, [r3, #1]
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d15d      	bne.n	80064bc <PCD_EP_ISR_Handler+0x5ce>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	61fb      	str	r3, [r7, #28]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800640e:	b29b      	uxth	r3, r3
 8006410:	461a      	mov	r2, r3
 8006412:	69fb      	ldr	r3, [r7, #28]
 8006414:	4413      	add	r3, r2
 8006416:	61fb      	str	r3, [r7, #28]
 8006418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800641a:	781b      	ldrb	r3, [r3, #0]
 800641c:	00da      	lsls	r2, r3, #3
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	4413      	add	r3, r2
 8006422:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006426:	61bb      	str	r3, [r7, #24]
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	2200      	movs	r2, #0
 800642c:	801a      	strh	r2, [r3, #0]
 800642e:	e045      	b.n	80064bc <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006438:	785b      	ldrb	r3, [r3, #1]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d126      	bne.n	800648c <PCD_EP_ISR_Handler+0x59e>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	627b      	str	r3, [r7, #36]	@ 0x24
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800644c:	b29b      	uxth	r3, r3
 800644e:	461a      	mov	r2, r3
 8006450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006452:	4413      	add	r3, r2
 8006454:	627b      	str	r3, [r7, #36]	@ 0x24
 8006456:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006458:	781b      	ldrb	r3, [r3, #0]
 800645a:	00da      	lsls	r2, r3, #3
 800645c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645e:	4413      	add	r3, r2
 8006460:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006464:	623b      	str	r3, [r7, #32]
 8006466:	6a3b      	ldr	r3, [r7, #32]
 8006468:	881b      	ldrh	r3, [r3, #0]
 800646a:	b29b      	uxth	r3, r3
 800646c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006470:	b29a      	uxth	r2, r3
 8006472:	6a3b      	ldr	r3, [r7, #32]
 8006474:	801a      	strh	r2, [r3, #0]
 8006476:	6a3b      	ldr	r3, [r7, #32]
 8006478:	881b      	ldrh	r3, [r3, #0]
 800647a:	b29b      	uxth	r3, r3
 800647c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006480:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006484:	b29a      	uxth	r2, r3
 8006486:	6a3b      	ldr	r3, [r7, #32]
 8006488:	801a      	strh	r2, [r3, #0]
 800648a:	e017      	b.n	80064bc <PCD_EP_ISR_Handler+0x5ce>
 800648c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800648e:	785b      	ldrb	r3, [r3, #1]
 8006490:	2b01      	cmp	r3, #1
 8006492:	d113      	bne.n	80064bc <PCD_EP_ISR_Handler+0x5ce>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800649c:	b29b      	uxth	r3, r3
 800649e:	461a      	mov	r2, r3
 80064a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a2:	4413      	add	r3, r2
 80064a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	00da      	lsls	r2, r3, #3
 80064ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ae:	4413      	add	r3, r2
 80064b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80064b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b8:	2200      	movs	r2, #0
 80064ba:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80064bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	4619      	mov	r1, r3
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f7ff fcb1 	bl	8005e2a <HAL_PCD_DataInStageCallback>
 80064c8:	e04a      	b.n	8006560 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80064ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80064cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d13f      	bne.n	8006554 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064dc:	b29b      	uxth	r3, r3
 80064de:	461a      	mov	r2, r3
 80064e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	00db      	lsls	r3, r3, #3
 80064e6:	4413      	add	r3, r2
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6812      	ldr	r2, [r2, #0]
 80064ec:	4413      	add	r3, r2
 80064ee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80064f2:	881b      	ldrh	r3, [r3, #0]
 80064f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064f8:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80064fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064fc:	699a      	ldr	r2, [r3, #24]
 80064fe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006500:	429a      	cmp	r2, r3
 8006502:	d906      	bls.n	8006512 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006504:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006506:	699a      	ldr	r2, [r3, #24]
 8006508:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800650a:	1ad2      	subs	r2, r2, r3
 800650c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800650e:	619a      	str	r2, [r3, #24]
 8006510:	e002      	b.n	8006518 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8006512:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006514:	2200      	movs	r2, #0
 8006516:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006518:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d106      	bne.n	800652e <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	4619      	mov	r1, r3
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f7ff fc7f 	bl	8005e2a <HAL_PCD_DataInStageCallback>
 800652c:	e018      	b.n	8006560 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800652e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006530:	695a      	ldr	r2, [r3, #20]
 8006532:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006534:	441a      	add	r2, r3
 8006536:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006538:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800653a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800653c:	69da      	ldr	r2, [r3, #28]
 800653e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006540:	441a      	add	r2, r3
 8006542:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006544:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800654c:	4618      	mov	r0, r3
 800654e:	f003 f9cf 	bl	80098f0 <USB_EPStartXfer>
 8006552:	e005      	b.n	8006560 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006554:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006556:	461a      	mov	r2, r3
 8006558:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f917 	bl	800678e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006568:	b29b      	uxth	r3, r3
 800656a:	b21b      	sxth	r3, r3
 800656c:	2b00      	cmp	r3, #0
 800656e:	f6ff acc3 	blt.w	8005ef8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3748      	adds	r7, #72	@ 0x48
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b088      	sub	sp, #32
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	4613      	mov	r3, r2
 8006588:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800658a:	88fb      	ldrh	r3, [r7, #6]
 800658c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d07c      	beq.n	800668e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800659c:	b29b      	uxth	r3, r3
 800659e:	461a      	mov	r2, r3
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	00db      	lsls	r3, r3, #3
 80065a6:	4413      	add	r3, r2
 80065a8:	68fa      	ldr	r2, [r7, #12]
 80065aa:	6812      	ldr	r2, [r2, #0]
 80065ac:	4413      	add	r3, r2
 80065ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80065b2:	881b      	ldrh	r3, [r3, #0]
 80065b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065b8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	699a      	ldr	r2, [r3, #24]
 80065be:	8b7b      	ldrh	r3, [r7, #26]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d306      	bcc.n	80065d2 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	699a      	ldr	r2, [r3, #24]
 80065c8:	8b7b      	ldrh	r3, [r7, #26]
 80065ca:	1ad2      	subs	r2, r2, r3
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	619a      	str	r2, [r3, #24]
 80065d0:	e002      	b.n	80065d8 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	2200      	movs	r2, #0
 80065d6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d123      	bne.n	8006628 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	461a      	mov	r2, r3
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	781b      	ldrb	r3, [r3, #0]
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	881b      	ldrh	r3, [r3, #0]
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065fa:	833b      	strh	r3, [r7, #24]
 80065fc:	8b3b      	ldrh	r3, [r7, #24]
 80065fe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006602:	833b      	strh	r3, [r7, #24]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	461a      	mov	r2, r3
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	781b      	ldrb	r3, [r3, #0]
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	441a      	add	r2, r3
 8006612:	8b3b      	ldrh	r3, [r7, #24]
 8006614:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006618:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800661c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006620:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006624:	b29b      	uxth	r3, r3
 8006626:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006628:	88fb      	ldrh	r3, [r7, #6]
 800662a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800662e:	2b00      	cmp	r3, #0
 8006630:	d01f      	beq.n	8006672 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	461a      	mov	r2, r3
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	4413      	add	r3, r2
 8006640:	881b      	ldrh	r3, [r3, #0]
 8006642:	b29b      	uxth	r3, r3
 8006644:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006648:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800664c:	82fb      	strh	r3, [r7, #22]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	461a      	mov	r2, r3
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	441a      	add	r2, r3
 800665c:	8afb      	ldrh	r3, [r7, #22]
 800665e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006662:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006666:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800666a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800666e:	b29b      	uxth	r3, r3
 8006670:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006672:	8b7b      	ldrh	r3, [r7, #26]
 8006674:	2b00      	cmp	r3, #0
 8006676:	f000 8085 	beq.w	8006784 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	6818      	ldr	r0, [r3, #0]
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	6959      	ldr	r1, [r3, #20]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	891a      	ldrh	r2, [r3, #8]
 8006686:	8b7b      	ldrh	r3, [r7, #26]
 8006688:	f003 ff47 	bl	800a51a <USB_ReadPMA>
 800668c:	e07a      	b.n	8006784 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006696:	b29b      	uxth	r3, r3
 8006698:	461a      	mov	r2, r3
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	00db      	lsls	r3, r3, #3
 80066a0:	4413      	add	r3, r2
 80066a2:	68fa      	ldr	r2, [r7, #12]
 80066a4:	6812      	ldr	r2, [r2, #0]
 80066a6:	4413      	add	r3, r2
 80066a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80066ac:	881b      	ldrh	r3, [r3, #0]
 80066ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066b2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	699a      	ldr	r2, [r3, #24]
 80066b8:	8b7b      	ldrh	r3, [r7, #26]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d306      	bcc.n	80066cc <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	699a      	ldr	r2, [r3, #24]
 80066c2:	8b7b      	ldrh	r3, [r7, #26]
 80066c4:	1ad2      	subs	r2, r2, r3
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	619a      	str	r2, [r3, #24]
 80066ca:	e002      	b.n	80066d2 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	2200      	movs	r2, #0
 80066d0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d123      	bne.n	8006722 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	461a      	mov	r2, r3
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4413      	add	r3, r2
 80066e8:	881b      	ldrh	r3, [r3, #0]
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066f4:	83fb      	strh	r3, [r7, #30]
 80066f6:	8bfb      	ldrh	r3, [r7, #30]
 80066f8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80066fc:	83fb      	strh	r3, [r7, #30]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	461a      	mov	r2, r3
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	781b      	ldrb	r3, [r3, #0]
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	441a      	add	r2, r3
 800670c:	8bfb      	ldrh	r3, [r7, #30]
 800670e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006712:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006716:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800671a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800671e:	b29b      	uxth	r3, r3
 8006720:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006722:	88fb      	ldrh	r3, [r7, #6]
 8006724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006728:	2b00      	cmp	r3, #0
 800672a:	d11f      	bne.n	800676c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	461a      	mov	r2, r3
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	781b      	ldrb	r3, [r3, #0]
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	4413      	add	r3, r2
 800673a:	881b      	ldrh	r3, [r3, #0]
 800673c:	b29b      	uxth	r3, r3
 800673e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006746:	83bb      	strh	r3, [r7, #28]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	461a      	mov	r2, r3
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	441a      	add	r2, r3
 8006756:	8bbb      	ldrh	r3, [r7, #28]
 8006758:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800675c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006760:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006764:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006768:	b29b      	uxth	r3, r3
 800676a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800676c:	8b7b      	ldrh	r3, [r7, #26]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d008      	beq.n	8006784 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6818      	ldr	r0, [r3, #0]
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	6959      	ldr	r1, [r3, #20]
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	895a      	ldrh	r2, [r3, #10]
 800677e:	8b7b      	ldrh	r3, [r7, #26]
 8006780:	f003 fecb 	bl	800a51a <USB_ReadPMA>
    }
  }

  return count;
 8006784:	8b7b      	ldrh	r3, [r7, #26]
}
 8006786:	4618      	mov	r0, r3
 8006788:	3720      	adds	r7, #32
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800678e:	b580      	push	{r7, lr}
 8006790:	b0a6      	sub	sp, #152	@ 0x98
 8006792:	af00      	add	r7, sp, #0
 8006794:	60f8      	str	r0, [r7, #12]
 8006796:	60b9      	str	r1, [r7, #8]
 8006798:	4613      	mov	r3, r2
 800679a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800679c:	88fb      	ldrh	r3, [r7, #6]
 800679e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f000 81f7 	beq.w	8006b96 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	461a      	mov	r2, r3
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	00db      	lsls	r3, r3, #3
 80067ba:	4413      	add	r3, r2
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	6812      	ldr	r2, [r2, #0]
 80067c0:	4413      	add	r3, r2
 80067c2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80067c6:	881b      	ldrh	r3, [r3, #0]
 80067c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067cc:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	699a      	ldr	r2, [r3, #24]
 80067d4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80067d8:	429a      	cmp	r2, r3
 80067da:	d907      	bls.n	80067ec <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	699a      	ldr	r2, [r3, #24]
 80067e0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80067e4:	1ad2      	subs	r2, r2, r3
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	619a      	str	r2, [r3, #24]
 80067ea:	e002      	b.n	80067f2 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	2200      	movs	r2, #0
 80067f0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	699b      	ldr	r3, [r3, #24]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f040 80e1 	bne.w	80069be <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	785b      	ldrb	r3, [r3, #1]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d126      	bne.n	8006852 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	633b      	str	r3, [r7, #48]	@ 0x30
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006812:	b29b      	uxth	r3, r3
 8006814:	461a      	mov	r2, r3
 8006816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006818:	4413      	add	r3, r2
 800681a:	633b      	str	r3, [r7, #48]	@ 0x30
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	00da      	lsls	r2, r3, #3
 8006822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006824:	4413      	add	r3, r2
 8006826:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800682a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800682c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800682e:	881b      	ldrh	r3, [r3, #0]
 8006830:	b29b      	uxth	r3, r3
 8006832:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006836:	b29a      	uxth	r2, r3
 8006838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800683a:	801a      	strh	r2, [r3, #0]
 800683c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800683e:	881b      	ldrh	r3, [r3, #0]
 8006840:	b29b      	uxth	r3, r3
 8006842:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006846:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800684a:	b29a      	uxth	r2, r3
 800684c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800684e:	801a      	strh	r2, [r3, #0]
 8006850:	e01a      	b.n	8006888 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	785b      	ldrb	r3, [r3, #1]
 8006856:	2b01      	cmp	r3, #1
 8006858:	d116      	bne.n	8006888 <HAL_PCD_EP_DB_Transmit+0xfa>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006868:	b29b      	uxth	r3, r3
 800686a:	461a      	mov	r2, r3
 800686c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686e:	4413      	add	r3, r2
 8006870:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	00da      	lsls	r2, r3, #3
 8006878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687a:	4413      	add	r3, r2
 800687c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006880:	637b      	str	r3, [r7, #52]	@ 0x34
 8006882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006884:	2200      	movs	r2, #0
 8006886:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	785b      	ldrb	r3, [r3, #1]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d126      	bne.n	80068e4 <HAL_PCD_EP_DB_Transmit+0x156>
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	623b      	str	r3, [r7, #32]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	461a      	mov	r2, r3
 80068a8:	6a3b      	ldr	r3, [r7, #32]
 80068aa:	4413      	add	r3, r2
 80068ac:	623b      	str	r3, [r7, #32]
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	00da      	lsls	r2, r3, #3
 80068b4:	6a3b      	ldr	r3, [r7, #32]
 80068b6:	4413      	add	r3, r2
 80068b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80068bc:	61fb      	str	r3, [r7, #28]
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	881b      	ldrh	r3, [r3, #0]
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068c8:	b29a      	uxth	r2, r3
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	801a      	strh	r2, [r3, #0]
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	881b      	ldrh	r3, [r3, #0]
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068dc:	b29a      	uxth	r2, r3
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	801a      	strh	r2, [r3, #0]
 80068e2:	e017      	b.n	8006914 <HAL_PCD_EP_DB_Transmit+0x186>
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	785b      	ldrb	r3, [r3, #1]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d113      	bne.n	8006914 <HAL_PCD_EP_DB_Transmit+0x186>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	461a      	mov	r2, r3
 80068f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068fa:	4413      	add	r3, r2
 80068fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	00da      	lsls	r2, r3, #3
 8006904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006906:	4413      	add	r3, r2
 8006908:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800690c:	627b      	str	r3, [r7, #36]	@ 0x24
 800690e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006910:	2200      	movs	r2, #0
 8006912:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	78db      	ldrb	r3, [r3, #3]
 8006918:	2b02      	cmp	r3, #2
 800691a:	d123      	bne.n	8006964 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	461a      	mov	r2, r3
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	881b      	ldrh	r3, [r3, #0]
 800692c:	b29b      	uxth	r3, r3
 800692e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006932:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006936:	837b      	strh	r3, [r7, #26]
 8006938:	8b7b      	ldrh	r3, [r7, #26]
 800693a:	f083 0320 	eor.w	r3, r3, #32
 800693e:	837b      	strh	r3, [r7, #26]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	461a      	mov	r2, r3
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	441a      	add	r2, r3
 800694e:	8b7b      	ldrh	r3, [r7, #26]
 8006950:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006954:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006958:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800695c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006960:	b29b      	uxth	r3, r3
 8006962:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	4619      	mov	r1, r3
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	f7ff fa5d 	bl	8005e2a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006970:	88fb      	ldrh	r3, [r7, #6]
 8006972:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d01f      	beq.n	80069ba <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	461a      	mov	r2, r3
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	4413      	add	r3, r2
 8006988:	881b      	ldrh	r3, [r3, #0]
 800698a:	b29b      	uxth	r3, r3
 800698c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006990:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006994:	833b      	strh	r3, [r7, #24]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	461a      	mov	r2, r3
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	441a      	add	r2, r3
 80069a4:	8b3b      	ldrh	r3, [r7, #24]
 80069a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80069b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80069ba:	2300      	movs	r3, #0
 80069bc:	e31f      	b.n	8006ffe <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80069be:	88fb      	ldrh	r3, [r7, #6]
 80069c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d021      	beq.n	8006a0c <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	461a      	mov	r2, r3
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	4413      	add	r3, r2
 80069d6:	881b      	ldrh	r3, [r3, #0]
 80069d8:	b29b      	uxth	r3, r3
 80069da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069e2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	461a      	mov	r2, r3
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	441a      	add	r2, r3
 80069f4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80069f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	f040 82ca 	bne.w	8006fac <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	695a      	ldr	r2, [r3, #20]
 8006a1c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a20:	441a      	add	r2, r3
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	69da      	ldr	r2, [r3, #28]
 8006a2a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a2e:	441a      	add	r2, r3
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	6a1a      	ldr	r2, [r3, #32]
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d309      	bcc.n	8006a54 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	6a1a      	ldr	r2, [r3, #32]
 8006a4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a4c:	1ad2      	subs	r2, r2, r3
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	621a      	str	r2, [r3, #32]
 8006a52:	e015      	b.n	8006a80 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	6a1b      	ldr	r3, [r3, #32]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d107      	bne.n	8006a6c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8006a5c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a60:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006a6a:	e009      	b.n	8006a80 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	6a1b      	ldr	r3, [r3, #32]
 8006a78:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	785b      	ldrb	r3, [r3, #1]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d15f      	bne.n	8006b48 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	461a      	mov	r2, r3
 8006a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a9c:	4413      	add	r3, r2
 8006a9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	00da      	lsls	r2, r3, #3
 8006aa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aa8:	4413      	add	r3, r2
 8006aaa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ab2:	881b      	ldrh	r3, [r3, #0]
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006abe:	801a      	strh	r2, [r3, #0]
 8006ac0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10a      	bne.n	8006adc <HAL_PCD_EP_DB_Transmit+0x34e>
 8006ac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ac8:	881b      	ldrh	r3, [r3, #0]
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ad0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ad4:	b29a      	uxth	r2, r3
 8006ad6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ad8:	801a      	strh	r2, [r3, #0]
 8006ada:	e051      	b.n	8006b80 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006adc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ade:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ae0:	d816      	bhi.n	8006b10 <HAL_PCD_EP_DB_Transmit+0x382>
 8006ae2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ae4:	085b      	lsrs	r3, r3, #1
 8006ae6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ae8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d002      	beq.n	8006af8 <HAL_PCD_EP_DB_Transmit+0x36a>
 8006af2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006af4:	3301      	adds	r3, #1
 8006af6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006af8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006afa:	881b      	ldrh	r3, [r3, #0]
 8006afc:	b29a      	uxth	r2, r3
 8006afe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	029b      	lsls	r3, r3, #10
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	4313      	orrs	r3, r2
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b0c:	801a      	strh	r2, [r3, #0]
 8006b0e:	e037      	b.n	8006b80 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006b10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b12:	095b      	lsrs	r3, r3, #5
 8006b14:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b18:	f003 031f 	and.w	r3, r3, #31
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d102      	bne.n	8006b26 <HAL_PCD_EP_DB_Transmit+0x398>
 8006b20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b22:	3b01      	subs	r3, #1
 8006b24:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b28:	881b      	ldrh	r3, [r3, #0]
 8006b2a:	b29a      	uxth	r2, r3
 8006b2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b2e:	b29b      	uxth	r3, r3
 8006b30:	029b      	lsls	r3, r3, #10
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	4313      	orrs	r3, r2
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b40:	b29a      	uxth	r2, r3
 8006b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b44:	801a      	strh	r2, [r3, #0]
 8006b46:	e01b      	b.n	8006b80 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	785b      	ldrb	r3, [r3, #1]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d117      	bne.n	8006b80 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	461a      	mov	r2, r3
 8006b62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b64:	4413      	add	r3, r2
 8006b66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	00da      	lsls	r2, r3, #3
 8006b6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b70:	4413      	add	r3, r2
 8006b72:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006b76:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b7a:	b29a      	uxth	r2, r3
 8006b7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b7e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6818      	ldr	r0, [r3, #0]
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	6959      	ldr	r1, [r3, #20]
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	891a      	ldrh	r2, [r3, #8]
 8006b8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	f003 fc81 	bl	800a496 <USB_WritePMA>
 8006b94:	e20a      	b.n	8006fac <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	781b      	ldrb	r3, [r3, #0]
 8006ba6:	00db      	lsls	r3, r3, #3
 8006ba8:	4413      	add	r3, r2
 8006baa:	68fa      	ldr	r2, [r7, #12]
 8006bac:	6812      	ldr	r2, [r2, #0]
 8006bae:	4413      	add	r3, r2
 8006bb0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006bb4:	881b      	ldrh	r3, [r3, #0]
 8006bb6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bba:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	699a      	ldr	r2, [r3, #24]
 8006bc2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d307      	bcc.n	8006bda <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	699a      	ldr	r2, [r3, #24]
 8006bce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bd2:	1ad2      	subs	r2, r2, r3
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	619a      	str	r2, [r3, #24]
 8006bd8:	e002      	b.n	8006be0 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	699b      	ldr	r3, [r3, #24]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	f040 80f6 	bne.w	8006dd6 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	785b      	ldrb	r3, [r3, #1]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d126      	bne.n	8006c40 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	677b      	str	r3, [r7, #116]	@ 0x74
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	461a      	mov	r2, r3
 8006c04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c06:	4413      	add	r3, r2
 8006c08:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	00da      	lsls	r2, r3, #3
 8006c10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c12:	4413      	add	r3, r2
 8006c14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c18:	673b      	str	r3, [r7, #112]	@ 0x70
 8006c1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c1c:	881b      	ldrh	r3, [r3, #0]
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c28:	801a      	strh	r2, [r3, #0]
 8006c2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c2c:	881b      	ldrh	r3, [r3, #0]
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c3c:	801a      	strh	r2, [r3, #0]
 8006c3e:	e01a      	b.n	8006c76 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	785b      	ldrb	r3, [r3, #1]
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d116      	bne.n	8006c76 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	461a      	mov	r2, r3
 8006c5a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c5c:	4413      	add	r3, r2
 8006c5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	781b      	ldrb	r3, [r3, #0]
 8006c64:	00da      	lsls	r2, r3, #3
 8006c66:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c68:	4413      	add	r3, r2
 8006c6a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c72:	2200      	movs	r2, #0
 8006c74:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	785b      	ldrb	r3, [r3, #1]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d12f      	bne.n	8006ce6 <HAL_PCD_EP_DB_Transmit+0x558>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	461a      	mov	r2, r3
 8006c9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c9e:	4413      	add	r3, r2
 8006ca0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	00da      	lsls	r2, r3, #3
 8006caa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cae:	4413      	add	r3, r2
 8006cb0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006cb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006cb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cbc:	881b      	ldrh	r3, [r3, #0]
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cc4:	b29a      	uxth	r2, r3
 8006cc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cca:	801a      	strh	r2, [r3, #0]
 8006ccc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cd0:	881b      	ldrh	r3, [r3, #0]
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cdc:	b29a      	uxth	r2, r3
 8006cde:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ce2:	801a      	strh	r2, [r3, #0]
 8006ce4:	e01c      	b.n	8006d20 <HAL_PCD_EP_DB_Transmit+0x592>
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	785b      	ldrb	r3, [r3, #1]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d118      	bne.n	8006d20 <HAL_PCD_EP_DB_Transmit+0x592>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006cfe:	4413      	add	r3, r2
 8006d00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	00da      	lsls	r2, r3, #3
 8006d0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d0e:	4413      	add	r3, r2
 8006d10:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d18:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	78db      	ldrb	r3, [r3, #3]
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	d127      	bne.n	8006d78 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	009b      	lsls	r3, r3, #2
 8006d34:	4413      	add	r3, r2
 8006d36:	881b      	ldrh	r3, [r3, #0]
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d42:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006d46:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006d4a:	f083 0320 	eor.w	r3, r3, #32
 8006d4e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	441a      	add	r2, r3
 8006d60:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006d64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	68f8      	ldr	r0, [r7, #12]
 8006d80:	f7ff f853 	bl	8005e2a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006d84:	88fb      	ldrh	r3, [r7, #6]
 8006d86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d121      	bne.n	8006dd2 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	461a      	mov	r2, r3
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	881b      	ldrh	r3, [r3, #0]
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006da4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006da8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	461a      	mov	r2, r3
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	441a      	add	r2, r3
 8006dba:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006dbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dc6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006dca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	e113      	b.n	8006ffe <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006dd6:	88fb      	ldrh	r3, [r7, #6]
 8006dd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d121      	bne.n	8006e24 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	461a      	mov	r2, r3
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	4413      	add	r3, r2
 8006dee:	881b      	ldrh	r3, [r3, #0]
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dfa:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	461a      	mov	r2, r3
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	441a      	add	r2, r3
 8006e0c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006e10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	f040 80be 	bne.w	8006fac <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	695a      	ldr	r2, [r3, #20]
 8006e34:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e38:	441a      	add	r2, r3
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	69da      	ldr	r2, [r3, #28]
 8006e42:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e46:	441a      	add	r2, r3
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	6a1a      	ldr	r2, [r3, #32]
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d309      	bcc.n	8006e6c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	691b      	ldr	r3, [r3, #16]
 8006e5c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	6a1a      	ldr	r2, [r3, #32]
 8006e62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e64:	1ad2      	subs	r2, r2, r3
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	621a      	str	r2, [r3, #32]
 8006e6a:	e015      	b.n	8006e98 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	6a1b      	ldr	r3, [r3, #32]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d107      	bne.n	8006e84 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8006e74:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e78:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006e82:	e009      	b.n	8006e98 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	6a1b      	ldr	r3, [r3, #32]
 8006e88:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	785b      	ldrb	r3, [r3, #1]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d15f      	bne.n	8006f66 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006eba:	4413      	add	r3, r2
 8006ebc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	00da      	lsls	r2, r3, #3
 8006ec4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ec6:	4413      	add	r3, r2
 8006ec8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006ecc:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ece:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ed0:	881b      	ldrh	r3, [r3, #0]
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ed8:	b29a      	uxth	r2, r3
 8006eda:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006edc:	801a      	strh	r2, [r3, #0]
 8006ede:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10a      	bne.n	8006efa <HAL_PCD_EP_DB_Transmit+0x76c>
 8006ee4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ee6:	881b      	ldrh	r3, [r3, #0]
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006eee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ef6:	801a      	strh	r2, [r3, #0]
 8006ef8:	e04e      	b.n	8006f98 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006efa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006efc:	2b3e      	cmp	r3, #62	@ 0x3e
 8006efe:	d816      	bhi.n	8006f2e <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006f00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f02:	085b      	lsrs	r3, r3, #1
 8006f04:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f08:	f003 0301 	and.w	r3, r3, #1
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d002      	beq.n	8006f16 <HAL_PCD_EP_DB_Transmit+0x788>
 8006f10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f12:	3301      	adds	r3, #1
 8006f14:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f18:	881b      	ldrh	r3, [r3, #0]
 8006f1a:	b29a      	uxth	r2, r3
 8006f1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	029b      	lsls	r3, r3, #10
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	4313      	orrs	r3, r2
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f2a:	801a      	strh	r2, [r3, #0]
 8006f2c:	e034      	b.n	8006f98 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006f2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f30:	095b      	lsrs	r3, r3, #5
 8006f32:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f36:	f003 031f 	and.w	r3, r3, #31
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d102      	bne.n	8006f44 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8006f3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f40:	3b01      	subs	r3, #1
 8006f42:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f46:	881b      	ldrh	r3, [r3, #0]
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	029b      	lsls	r3, r3, #10
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	4313      	orrs	r3, r2
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f5e:	b29a      	uxth	r2, r3
 8006f60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f62:	801a      	strh	r2, [r3, #0]
 8006f64:	e018      	b.n	8006f98 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	785b      	ldrb	r3, [r3, #1]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d114      	bne.n	8006f98 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	461a      	mov	r2, r3
 8006f7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f7c:	4413      	add	r3, r2
 8006f7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	00da      	lsls	r2, r3, #3
 8006f86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f88:	4413      	add	r3, r2
 8006f8a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f90:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f92:	b29a      	uxth	r2, r3
 8006f94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f96:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6818      	ldr	r0, [r3, #0]
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	6959      	ldr	r1, [r3, #20]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	895a      	ldrh	r2, [r3, #10]
 8006fa4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	f003 fa75 	bl	800a496 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	781b      	ldrb	r3, [r3, #0]
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	4413      	add	r3, r2
 8006fba:	881b      	ldrh	r3, [r3, #0]
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fc6:	82fb      	strh	r3, [r7, #22]
 8006fc8:	8afb      	ldrh	r3, [r7, #22]
 8006fca:	f083 0310 	eor.w	r3, r3, #16
 8006fce:	82fb      	strh	r3, [r7, #22]
 8006fd0:	8afb      	ldrh	r3, [r7, #22]
 8006fd2:	f083 0320 	eor.w	r3, r3, #32
 8006fd6:	82fb      	strh	r3, [r7, #22]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	461a      	mov	r2, r3
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	441a      	add	r2, r3
 8006fe6:	8afb      	ldrh	r3, [r7, #22]
 8006fe8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3798      	adds	r7, #152	@ 0x98
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}

08007006 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007006:	b480      	push	{r7}
 8007008:	b085      	sub	sp, #20
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800702a:	b29b      	uxth	r3, r3
 800702c:	f043 0301 	orr.w	r3, r3, #1
 8007030:	b29a      	uxth	r2, r3
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800703e:	b29b      	uxth	r3, r3
 8007040:	f043 0302 	orr.w	r3, r3, #2
 8007044:	b29a      	uxth	r2, r3
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3714      	adds	r7, #20
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr

0800705a <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800705a:	b480      	push	{r7}
 800705c:	b083      	sub	sp, #12
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
 8007062:	460b      	mov	r3, r1
 8007064:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007066:	bf00      	nop
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr
	...

08007074 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007074:	b480      	push	{r7}
 8007076:	b085      	sub	sp, #20
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d141      	bne.n	8007106 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007082:	4b4b      	ldr	r3, [pc, #300]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800708a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800708e:	d131      	bne.n	80070f4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007090:	4b47      	ldr	r3, [pc, #284]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007096:	4a46      	ldr	r2, [pc, #280]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007098:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800709c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80070a0:	4b43      	ldr	r3, [pc, #268]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80070a8:	4a41      	ldr	r2, [pc, #260]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80070ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80070b0:	4b40      	ldr	r3, [pc, #256]	@ (80071b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2232      	movs	r2, #50	@ 0x32
 80070b6:	fb02 f303 	mul.w	r3, r2, r3
 80070ba:	4a3f      	ldr	r2, [pc, #252]	@ (80071b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80070bc:	fba2 2303 	umull	r2, r3, r2, r3
 80070c0:	0c9b      	lsrs	r3, r3, #18
 80070c2:	3301      	adds	r3, #1
 80070c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070c6:	e002      	b.n	80070ce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	3b01      	subs	r3, #1
 80070cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070ce:	4b38      	ldr	r3, [pc, #224]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070da:	d102      	bne.n	80070e2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1f2      	bne.n	80070c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80070e2:	4b33      	ldr	r3, [pc, #204]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070e4:	695b      	ldr	r3, [r3, #20]
 80070e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070ee:	d158      	bne.n	80071a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e057      	b.n	80071a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80070f4:	4b2e      	ldr	r3, [pc, #184]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070fa:	4a2d      	ldr	r2, [pc, #180]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007100:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007104:	e04d      	b.n	80071a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800710c:	d141      	bne.n	8007192 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800710e:	4b28      	ldr	r3, [pc, #160]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800711a:	d131      	bne.n	8007180 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800711c:	4b24      	ldr	r3, [pc, #144]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800711e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007122:	4a23      	ldr	r2, [pc, #140]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007124:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007128:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800712c:	4b20      	ldr	r3, [pc, #128]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007134:	4a1e      	ldr	r2, [pc, #120]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007136:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800713a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800713c:	4b1d      	ldr	r3, [pc, #116]	@ (80071b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	2232      	movs	r2, #50	@ 0x32
 8007142:	fb02 f303 	mul.w	r3, r2, r3
 8007146:	4a1c      	ldr	r2, [pc, #112]	@ (80071b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007148:	fba2 2303 	umull	r2, r3, r2, r3
 800714c:	0c9b      	lsrs	r3, r3, #18
 800714e:	3301      	adds	r3, #1
 8007150:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007152:	e002      	b.n	800715a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	3b01      	subs	r3, #1
 8007158:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800715a:	4b15      	ldr	r3, [pc, #84]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007166:	d102      	bne.n	800716e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d1f2      	bne.n	8007154 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800716e:	4b10      	ldr	r3, [pc, #64]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007170:	695b      	ldr	r3, [r3, #20]
 8007172:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800717a:	d112      	bne.n	80071a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800717c:	2303      	movs	r3, #3
 800717e:	e011      	b.n	80071a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007180:	4b0b      	ldr	r3, [pc, #44]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007182:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007186:	4a0a      	ldr	r2, [pc, #40]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007188:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800718c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007190:	e007      	b.n	80071a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007192:	4b07      	ldr	r3, [pc, #28]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800719a:	4a05      	ldr	r2, [pc, #20]	@ (80071b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800719c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80071a0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80071a2:	2300      	movs	r3, #0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3714      	adds	r7, #20
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr
 80071b0:	40007000 	.word	0x40007000
 80071b4:	20000008 	.word	0x20000008
 80071b8:	431bde83 	.word	0x431bde83

080071bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b088      	sub	sp, #32
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e2fe      	b.n	80077cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d075      	beq.n	80072c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80071da:	4b97      	ldr	r3, [pc, #604]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	f003 030c 	and.w	r3, r3, #12
 80071e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80071e4:	4b94      	ldr	r3, [pc, #592]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	f003 0303 	and.w	r3, r3, #3
 80071ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	2b0c      	cmp	r3, #12
 80071f2:	d102      	bne.n	80071fa <HAL_RCC_OscConfig+0x3e>
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	2b03      	cmp	r3, #3
 80071f8:	d002      	beq.n	8007200 <HAL_RCC_OscConfig+0x44>
 80071fa:	69bb      	ldr	r3, [r7, #24]
 80071fc:	2b08      	cmp	r3, #8
 80071fe:	d10b      	bne.n	8007218 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007200:	4b8d      	ldr	r3, [pc, #564]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d05b      	beq.n	80072c4 <HAL_RCC_OscConfig+0x108>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d157      	bne.n	80072c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	e2d9      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007220:	d106      	bne.n	8007230 <HAL_RCC_OscConfig+0x74>
 8007222:	4b85      	ldr	r3, [pc, #532]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a84      	ldr	r2, [pc, #528]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007228:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800722c:	6013      	str	r3, [r2, #0]
 800722e:	e01d      	b.n	800726c <HAL_RCC_OscConfig+0xb0>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007238:	d10c      	bne.n	8007254 <HAL_RCC_OscConfig+0x98>
 800723a:	4b7f      	ldr	r3, [pc, #508]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a7e      	ldr	r2, [pc, #504]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007240:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007244:	6013      	str	r3, [r2, #0]
 8007246:	4b7c      	ldr	r3, [pc, #496]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a7b      	ldr	r2, [pc, #492]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 800724c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007250:	6013      	str	r3, [r2, #0]
 8007252:	e00b      	b.n	800726c <HAL_RCC_OscConfig+0xb0>
 8007254:	4b78      	ldr	r3, [pc, #480]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a77      	ldr	r2, [pc, #476]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 800725a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800725e:	6013      	str	r3, [r2, #0]
 8007260:	4b75      	ldr	r3, [pc, #468]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a74      	ldr	r2, [pc, #464]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007266:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800726a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d013      	beq.n	800729c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007274:	f7fa fcc0 	bl	8001bf8 <HAL_GetTick>
 8007278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800727a:	e008      	b.n	800728e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800727c:	f7fa fcbc 	bl	8001bf8 <HAL_GetTick>
 8007280:	4602      	mov	r2, r0
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	1ad3      	subs	r3, r2, r3
 8007286:	2b64      	cmp	r3, #100	@ 0x64
 8007288:	d901      	bls.n	800728e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	e29e      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800728e:	4b6a      	ldr	r3, [pc, #424]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0f0      	beq.n	800727c <HAL_RCC_OscConfig+0xc0>
 800729a:	e014      	b.n	80072c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800729c:	f7fa fcac 	bl	8001bf8 <HAL_GetTick>
 80072a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80072a2:	e008      	b.n	80072b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072a4:	f7fa fca8 	bl	8001bf8 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b64      	cmp	r3, #100	@ 0x64
 80072b0:	d901      	bls.n	80072b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e28a      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80072b6:	4b60      	ldr	r3, [pc, #384]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1f0      	bne.n	80072a4 <HAL_RCC_OscConfig+0xe8>
 80072c2:	e000      	b.n	80072c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d075      	beq.n	80073be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072d2:	4b59      	ldr	r3, [pc, #356]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f003 030c 	and.w	r3, r3, #12
 80072da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80072dc:	4b56      	ldr	r3, [pc, #344]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f003 0303 	and.w	r3, r3, #3
 80072e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	2b0c      	cmp	r3, #12
 80072ea:	d102      	bne.n	80072f2 <HAL_RCC_OscConfig+0x136>
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d002      	beq.n	80072f8 <HAL_RCC_OscConfig+0x13c>
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	2b04      	cmp	r3, #4
 80072f6:	d11f      	bne.n	8007338 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072f8:	4b4f      	ldr	r3, [pc, #316]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007300:	2b00      	cmp	r3, #0
 8007302:	d005      	beq.n	8007310 <HAL_RCC_OscConfig+0x154>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d101      	bne.n	8007310 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e25d      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007310:	4b49      	ldr	r3, [pc, #292]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	061b      	lsls	r3, r3, #24
 800731e:	4946      	ldr	r1, [pc, #280]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007320:	4313      	orrs	r3, r2
 8007322:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007324:	4b45      	ldr	r3, [pc, #276]	@ (800743c <HAL_RCC_OscConfig+0x280>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4618      	mov	r0, r3
 800732a:	f7fa fc19 	bl	8001b60 <HAL_InitTick>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d043      	beq.n	80073bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e249      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d023      	beq.n	8007388 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007340:	4b3d      	ldr	r3, [pc, #244]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a3c      	ldr	r2, [pc, #240]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007346:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800734a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800734c:	f7fa fc54 	bl	8001bf8 <HAL_GetTick>
 8007350:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007352:	e008      	b.n	8007366 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007354:	f7fa fc50 	bl	8001bf8 <HAL_GetTick>
 8007358:	4602      	mov	r2, r0
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	2b02      	cmp	r3, #2
 8007360:	d901      	bls.n	8007366 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007362:	2303      	movs	r3, #3
 8007364:	e232      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007366:	4b34      	ldr	r3, [pc, #208]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800736e:	2b00      	cmp	r3, #0
 8007370:	d0f0      	beq.n	8007354 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007372:	4b31      	ldr	r3, [pc, #196]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	061b      	lsls	r3, r3, #24
 8007380:	492d      	ldr	r1, [pc, #180]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007382:	4313      	orrs	r3, r2
 8007384:	604b      	str	r3, [r1, #4]
 8007386:	e01a      	b.n	80073be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007388:	4b2b      	ldr	r3, [pc, #172]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a2a      	ldr	r2, [pc, #168]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 800738e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007392:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007394:	f7fa fc30 	bl	8001bf8 <HAL_GetTick>
 8007398:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800739a:	e008      	b.n	80073ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800739c:	f7fa fc2c 	bl	8001bf8 <HAL_GetTick>
 80073a0:	4602      	mov	r2, r0
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	1ad3      	subs	r3, r2, r3
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d901      	bls.n	80073ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80073aa:	2303      	movs	r3, #3
 80073ac:	e20e      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80073ae:	4b22      	ldr	r3, [pc, #136]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1f0      	bne.n	800739c <HAL_RCC_OscConfig+0x1e0>
 80073ba:	e000      	b.n	80073be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80073bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 0308 	and.w	r3, r3, #8
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d041      	beq.n	800744e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	695b      	ldr	r3, [r3, #20]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d01c      	beq.n	800740c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073d2:	4b19      	ldr	r3, [pc, #100]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80073d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073d8:	4a17      	ldr	r2, [pc, #92]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80073da:	f043 0301 	orr.w	r3, r3, #1
 80073de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073e2:	f7fa fc09 	bl	8001bf8 <HAL_GetTick>
 80073e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80073e8:	e008      	b.n	80073fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073ea:	f7fa fc05 	bl	8001bf8 <HAL_GetTick>
 80073ee:	4602      	mov	r2, r0
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	2b02      	cmp	r3, #2
 80073f6:	d901      	bls.n	80073fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80073f8:	2303      	movs	r3, #3
 80073fa:	e1e7      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80073fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 80073fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007402:	f003 0302 	and.w	r3, r3, #2
 8007406:	2b00      	cmp	r3, #0
 8007408:	d0ef      	beq.n	80073ea <HAL_RCC_OscConfig+0x22e>
 800740a:	e020      	b.n	800744e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800740c:	4b0a      	ldr	r3, [pc, #40]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 800740e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007412:	4a09      	ldr	r2, [pc, #36]	@ (8007438 <HAL_RCC_OscConfig+0x27c>)
 8007414:	f023 0301 	bic.w	r3, r3, #1
 8007418:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800741c:	f7fa fbec 	bl	8001bf8 <HAL_GetTick>
 8007420:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007422:	e00d      	b.n	8007440 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007424:	f7fa fbe8 	bl	8001bf8 <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	2b02      	cmp	r3, #2
 8007430:	d906      	bls.n	8007440 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007432:	2303      	movs	r3, #3
 8007434:	e1ca      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
 8007436:	bf00      	nop
 8007438:	40021000 	.word	0x40021000
 800743c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007440:	4b8c      	ldr	r3, [pc, #560]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007442:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007446:	f003 0302 	and.w	r3, r3, #2
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1ea      	bne.n	8007424 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 0304 	and.w	r3, r3, #4
 8007456:	2b00      	cmp	r3, #0
 8007458:	f000 80a6 	beq.w	80075a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800745c:	2300      	movs	r3, #0
 800745e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007460:	4b84      	ldr	r3, [pc, #528]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d101      	bne.n	8007470 <HAL_RCC_OscConfig+0x2b4>
 800746c:	2301      	movs	r3, #1
 800746e:	e000      	b.n	8007472 <HAL_RCC_OscConfig+0x2b6>
 8007470:	2300      	movs	r3, #0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00d      	beq.n	8007492 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007476:	4b7f      	ldr	r3, [pc, #508]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800747a:	4a7e      	ldr	r2, [pc, #504]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 800747c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007480:	6593      	str	r3, [r2, #88]	@ 0x58
 8007482:	4b7c      	ldr	r3, [pc, #496]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800748a:	60fb      	str	r3, [r7, #12]
 800748c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800748e:	2301      	movs	r3, #1
 8007490:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007492:	4b79      	ldr	r3, [pc, #484]	@ (8007678 <HAL_RCC_OscConfig+0x4bc>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800749a:	2b00      	cmp	r3, #0
 800749c:	d118      	bne.n	80074d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800749e:	4b76      	ldr	r3, [pc, #472]	@ (8007678 <HAL_RCC_OscConfig+0x4bc>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a75      	ldr	r2, [pc, #468]	@ (8007678 <HAL_RCC_OscConfig+0x4bc>)
 80074a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074aa:	f7fa fba5 	bl	8001bf8 <HAL_GetTick>
 80074ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074b0:	e008      	b.n	80074c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074b2:	f7fa fba1 	bl	8001bf8 <HAL_GetTick>
 80074b6:	4602      	mov	r2, r0
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	1ad3      	subs	r3, r2, r3
 80074bc:	2b02      	cmp	r3, #2
 80074be:	d901      	bls.n	80074c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e183      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074c4:	4b6c      	ldr	r3, [pc, #432]	@ (8007678 <HAL_RCC_OscConfig+0x4bc>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d0f0      	beq.n	80074b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d108      	bne.n	80074ea <HAL_RCC_OscConfig+0x32e>
 80074d8:	4b66      	ldr	r3, [pc, #408]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80074da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074de:	4a65      	ldr	r2, [pc, #404]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80074e0:	f043 0301 	orr.w	r3, r3, #1
 80074e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80074e8:	e024      	b.n	8007534 <HAL_RCC_OscConfig+0x378>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	2b05      	cmp	r3, #5
 80074f0:	d110      	bne.n	8007514 <HAL_RCC_OscConfig+0x358>
 80074f2:	4b60      	ldr	r3, [pc, #384]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80074f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074f8:	4a5e      	ldr	r2, [pc, #376]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80074fa:	f043 0304 	orr.w	r3, r3, #4
 80074fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007502:	4b5c      	ldr	r3, [pc, #368]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007508:	4a5a      	ldr	r2, [pc, #360]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 800750a:	f043 0301 	orr.w	r3, r3, #1
 800750e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007512:	e00f      	b.n	8007534 <HAL_RCC_OscConfig+0x378>
 8007514:	4b57      	ldr	r3, [pc, #348]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800751a:	4a56      	ldr	r2, [pc, #344]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 800751c:	f023 0301 	bic.w	r3, r3, #1
 8007520:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007524:	4b53      	ldr	r3, [pc, #332]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800752a:	4a52      	ldr	r2, [pc, #328]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 800752c:	f023 0304 	bic.w	r3, r3, #4
 8007530:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d016      	beq.n	800756a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800753c:	f7fa fb5c 	bl	8001bf8 <HAL_GetTick>
 8007540:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007542:	e00a      	b.n	800755a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007544:	f7fa fb58 	bl	8001bf8 <HAL_GetTick>
 8007548:	4602      	mov	r2, r0
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	1ad3      	subs	r3, r2, r3
 800754e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007552:	4293      	cmp	r3, r2
 8007554:	d901      	bls.n	800755a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007556:	2303      	movs	r3, #3
 8007558:	e138      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800755a:	4b46      	ldr	r3, [pc, #280]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 800755c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007560:	f003 0302 	and.w	r3, r3, #2
 8007564:	2b00      	cmp	r3, #0
 8007566:	d0ed      	beq.n	8007544 <HAL_RCC_OscConfig+0x388>
 8007568:	e015      	b.n	8007596 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800756a:	f7fa fb45 	bl	8001bf8 <HAL_GetTick>
 800756e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007570:	e00a      	b.n	8007588 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007572:	f7fa fb41 	bl	8001bf8 <HAL_GetTick>
 8007576:	4602      	mov	r2, r0
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	1ad3      	subs	r3, r2, r3
 800757c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007580:	4293      	cmp	r3, r2
 8007582:	d901      	bls.n	8007588 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007584:	2303      	movs	r3, #3
 8007586:	e121      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007588:	4b3a      	ldr	r3, [pc, #232]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 800758a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1ed      	bne.n	8007572 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007596:	7ffb      	ldrb	r3, [r7, #31]
 8007598:	2b01      	cmp	r3, #1
 800759a:	d105      	bne.n	80075a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800759c:	4b35      	ldr	r3, [pc, #212]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 800759e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075a0:	4a34      	ldr	r2, [pc, #208]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80075a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075a6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0320 	and.w	r3, r3, #32
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d03c      	beq.n	800762e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d01c      	beq.n	80075f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80075bc:	4b2d      	ldr	r3, [pc, #180]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80075be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075c2:	4a2c      	ldr	r2, [pc, #176]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80075c4:	f043 0301 	orr.w	r3, r3, #1
 80075c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075cc:	f7fa fb14 	bl	8001bf8 <HAL_GetTick>
 80075d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80075d2:	e008      	b.n	80075e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80075d4:	f7fa fb10 	bl	8001bf8 <HAL_GetTick>
 80075d8:	4602      	mov	r2, r0
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	1ad3      	subs	r3, r2, r3
 80075de:	2b02      	cmp	r3, #2
 80075e0:	d901      	bls.n	80075e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e0f2      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80075e6:	4b23      	ldr	r3, [pc, #140]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80075e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075ec:	f003 0302 	and.w	r3, r3, #2
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d0ef      	beq.n	80075d4 <HAL_RCC_OscConfig+0x418>
 80075f4:	e01b      	b.n	800762e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80075f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80075f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075fc:	4a1d      	ldr	r2, [pc, #116]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 80075fe:	f023 0301 	bic.w	r3, r3, #1
 8007602:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007606:	f7fa faf7 	bl	8001bf8 <HAL_GetTick>
 800760a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800760c:	e008      	b.n	8007620 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800760e:	f7fa faf3 	bl	8001bf8 <HAL_GetTick>
 8007612:	4602      	mov	r2, r0
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	1ad3      	subs	r3, r2, r3
 8007618:	2b02      	cmp	r3, #2
 800761a:	d901      	bls.n	8007620 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800761c:	2303      	movs	r3, #3
 800761e:	e0d5      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007620:	4b14      	ldr	r3, [pc, #80]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007622:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007626:	f003 0302 	and.w	r3, r3, #2
 800762a:	2b00      	cmp	r3, #0
 800762c:	d1ef      	bne.n	800760e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	69db      	ldr	r3, [r3, #28]
 8007632:	2b00      	cmp	r3, #0
 8007634:	f000 80c9 	beq.w	80077ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007638:	4b0e      	ldr	r3, [pc, #56]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	f003 030c 	and.w	r3, r3, #12
 8007640:	2b0c      	cmp	r3, #12
 8007642:	f000 8083 	beq.w	800774c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	69db      	ldr	r3, [r3, #28]
 800764a:	2b02      	cmp	r3, #2
 800764c:	d15e      	bne.n	800770c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800764e:	4b09      	ldr	r3, [pc, #36]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a08      	ldr	r2, [pc, #32]	@ (8007674 <HAL_RCC_OscConfig+0x4b8>)
 8007654:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007658:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800765a:	f7fa facd 	bl	8001bf8 <HAL_GetTick>
 800765e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007660:	e00c      	b.n	800767c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007662:	f7fa fac9 	bl	8001bf8 <HAL_GetTick>
 8007666:	4602      	mov	r2, r0
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	1ad3      	subs	r3, r2, r3
 800766c:	2b02      	cmp	r3, #2
 800766e:	d905      	bls.n	800767c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007670:	2303      	movs	r3, #3
 8007672:	e0ab      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
 8007674:	40021000 	.word	0x40021000
 8007678:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800767c:	4b55      	ldr	r3, [pc, #340]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007684:	2b00      	cmp	r3, #0
 8007686:	d1ec      	bne.n	8007662 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007688:	4b52      	ldr	r3, [pc, #328]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 800768a:	68da      	ldr	r2, [r3, #12]
 800768c:	4b52      	ldr	r3, [pc, #328]	@ (80077d8 <HAL_RCC_OscConfig+0x61c>)
 800768e:	4013      	ands	r3, r2
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	6a11      	ldr	r1, [r2, #32]
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007698:	3a01      	subs	r2, #1
 800769a:	0112      	lsls	r2, r2, #4
 800769c:	4311      	orrs	r1, r2
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80076a2:	0212      	lsls	r2, r2, #8
 80076a4:	4311      	orrs	r1, r2
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80076aa:	0852      	lsrs	r2, r2, #1
 80076ac:	3a01      	subs	r2, #1
 80076ae:	0552      	lsls	r2, r2, #21
 80076b0:	4311      	orrs	r1, r2
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80076b6:	0852      	lsrs	r2, r2, #1
 80076b8:	3a01      	subs	r2, #1
 80076ba:	0652      	lsls	r2, r2, #25
 80076bc:	4311      	orrs	r1, r2
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80076c2:	06d2      	lsls	r2, r2, #27
 80076c4:	430a      	orrs	r2, r1
 80076c6:	4943      	ldr	r1, [pc, #268]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 80076c8:	4313      	orrs	r3, r2
 80076ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076cc:	4b41      	ldr	r3, [pc, #260]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a40      	ldr	r2, [pc, #256]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 80076d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80076d8:	4b3e      	ldr	r3, [pc, #248]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	4a3d      	ldr	r2, [pc, #244]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 80076de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076e4:	f7fa fa88 	bl	8001bf8 <HAL_GetTick>
 80076e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076ea:	e008      	b.n	80076fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076ec:	f7fa fa84 	bl	8001bf8 <HAL_GetTick>
 80076f0:	4602      	mov	r2, r0
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	1ad3      	subs	r3, r2, r3
 80076f6:	2b02      	cmp	r3, #2
 80076f8:	d901      	bls.n	80076fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e066      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076fe:	4b35      	ldr	r3, [pc, #212]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007706:	2b00      	cmp	r3, #0
 8007708:	d0f0      	beq.n	80076ec <HAL_RCC_OscConfig+0x530>
 800770a:	e05e      	b.n	80077ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800770c:	4b31      	ldr	r3, [pc, #196]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a30      	ldr	r2, [pc, #192]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 8007712:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007716:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007718:	f7fa fa6e 	bl	8001bf8 <HAL_GetTick>
 800771c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800771e:	e008      	b.n	8007732 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007720:	f7fa fa6a 	bl	8001bf8 <HAL_GetTick>
 8007724:	4602      	mov	r2, r0
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	1ad3      	subs	r3, r2, r3
 800772a:	2b02      	cmp	r3, #2
 800772c:	d901      	bls.n	8007732 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	e04c      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007732:	4b28      	ldr	r3, [pc, #160]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1f0      	bne.n	8007720 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800773e:	4b25      	ldr	r3, [pc, #148]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 8007740:	68da      	ldr	r2, [r3, #12]
 8007742:	4924      	ldr	r1, [pc, #144]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 8007744:	4b25      	ldr	r3, [pc, #148]	@ (80077dc <HAL_RCC_OscConfig+0x620>)
 8007746:	4013      	ands	r3, r2
 8007748:	60cb      	str	r3, [r1, #12]
 800774a:	e03e      	b.n	80077ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	69db      	ldr	r3, [r3, #28]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d101      	bne.n	8007758 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	e039      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007758:	4b1e      	ldr	r3, [pc, #120]	@ (80077d4 <HAL_RCC_OscConfig+0x618>)
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	f003 0203 	and.w	r2, r3, #3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a1b      	ldr	r3, [r3, #32]
 8007768:	429a      	cmp	r2, r3
 800776a:	d12c      	bne.n	80077c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007776:	3b01      	subs	r3, #1
 8007778:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800777a:	429a      	cmp	r2, r3
 800777c:	d123      	bne.n	80077c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007788:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800778a:	429a      	cmp	r2, r3
 800778c:	d11b      	bne.n	80077c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007798:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800779a:	429a      	cmp	r2, r3
 800779c:	d113      	bne.n	80077c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077a8:	085b      	lsrs	r3, r3, #1
 80077aa:	3b01      	subs	r3, #1
 80077ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d109      	bne.n	80077c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077bc:	085b      	lsrs	r3, r3, #1
 80077be:	3b01      	subs	r3, #1
 80077c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d001      	beq.n	80077ca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	e000      	b.n	80077cc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3720      	adds	r7, #32
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	40021000 	.word	0x40021000
 80077d8:	019f800c 	.word	0x019f800c
 80077dc:	feeefffc 	.word	0xfeeefffc

080077e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80077ea:	2300      	movs	r3, #0
 80077ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d101      	bne.n	80077f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e11e      	b.n	8007a36 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077f8:	4b91      	ldr	r3, [pc, #580]	@ (8007a40 <HAL_RCC_ClockConfig+0x260>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 030f 	and.w	r3, r3, #15
 8007800:	683a      	ldr	r2, [r7, #0]
 8007802:	429a      	cmp	r2, r3
 8007804:	d910      	bls.n	8007828 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007806:	4b8e      	ldr	r3, [pc, #568]	@ (8007a40 <HAL_RCC_ClockConfig+0x260>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f023 020f 	bic.w	r2, r3, #15
 800780e:	498c      	ldr	r1, [pc, #560]	@ (8007a40 <HAL_RCC_ClockConfig+0x260>)
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	4313      	orrs	r3, r2
 8007814:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007816:	4b8a      	ldr	r3, [pc, #552]	@ (8007a40 <HAL_RCC_ClockConfig+0x260>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 030f 	and.w	r3, r3, #15
 800781e:	683a      	ldr	r2, [r7, #0]
 8007820:	429a      	cmp	r2, r3
 8007822:	d001      	beq.n	8007828 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	e106      	b.n	8007a36 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0301 	and.w	r3, r3, #1
 8007830:	2b00      	cmp	r3, #0
 8007832:	d073      	beq.n	800791c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	2b03      	cmp	r3, #3
 800783a:	d129      	bne.n	8007890 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800783c:	4b81      	ldr	r3, [pc, #516]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d101      	bne.n	800784c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	e0f4      	b.n	8007a36 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800784c:	f000 f99e 	bl	8007b8c <RCC_GetSysClockFreqFromPLLSource>
 8007850:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	4a7c      	ldr	r2, [pc, #496]	@ (8007a48 <HAL_RCC_ClockConfig+0x268>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d93f      	bls.n	80078da <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800785a:	4b7a      	ldr	r3, [pc, #488]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d009      	beq.n	800787a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800786e:	2b00      	cmp	r3, #0
 8007870:	d033      	beq.n	80078da <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007876:	2b00      	cmp	r3, #0
 8007878:	d12f      	bne.n	80078da <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800787a:	4b72      	ldr	r3, [pc, #456]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007882:	4a70      	ldr	r2, [pc, #448]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 8007884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007888:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800788a:	2380      	movs	r3, #128	@ 0x80
 800788c:	617b      	str	r3, [r7, #20]
 800788e:	e024      	b.n	80078da <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	2b02      	cmp	r3, #2
 8007896:	d107      	bne.n	80078a8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007898:	4b6a      	ldr	r3, [pc, #424]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d109      	bne.n	80078b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	e0c6      	b.n	8007a36 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078a8:	4b66      	ldr	r3, [pc, #408]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d101      	bne.n	80078b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e0be      	b.n	8007a36 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80078b8:	f000 f8ce 	bl	8007a58 <HAL_RCC_GetSysClockFreq>
 80078bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	4a61      	ldr	r2, [pc, #388]	@ (8007a48 <HAL_RCC_ClockConfig+0x268>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d909      	bls.n	80078da <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80078c6:	4b5f      	ldr	r3, [pc, #380]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80078ce:	4a5d      	ldr	r2, [pc, #372]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 80078d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078d4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80078d6:	2380      	movs	r3, #128	@ 0x80
 80078d8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80078da:	4b5a      	ldr	r3, [pc, #360]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	f023 0203 	bic.w	r2, r3, #3
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	4957      	ldr	r1, [pc, #348]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 80078e8:	4313      	orrs	r3, r2
 80078ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078ec:	f7fa f984 	bl	8001bf8 <HAL_GetTick>
 80078f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078f2:	e00a      	b.n	800790a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078f4:	f7fa f980 	bl	8001bf8 <HAL_GetTick>
 80078f8:	4602      	mov	r2, r0
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	1ad3      	subs	r3, r2, r3
 80078fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007902:	4293      	cmp	r3, r2
 8007904:	d901      	bls.n	800790a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007906:	2303      	movs	r3, #3
 8007908:	e095      	b.n	8007a36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800790a:	4b4e      	ldr	r3, [pc, #312]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	f003 020c 	and.w	r2, r3, #12
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	429a      	cmp	r2, r3
 800791a:	d1eb      	bne.n	80078f4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 0302 	and.w	r3, r3, #2
 8007924:	2b00      	cmp	r3, #0
 8007926:	d023      	beq.n	8007970 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f003 0304 	and.w	r3, r3, #4
 8007930:	2b00      	cmp	r3, #0
 8007932:	d005      	beq.n	8007940 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007934:	4b43      	ldr	r3, [pc, #268]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	4a42      	ldr	r2, [pc, #264]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800793a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800793e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 0308 	and.w	r3, r3, #8
 8007948:	2b00      	cmp	r3, #0
 800794a:	d007      	beq.n	800795c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800794c:	4b3d      	ldr	r3, [pc, #244]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007954:	4a3b      	ldr	r2, [pc, #236]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 8007956:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800795a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800795c:	4b39      	ldr	r3, [pc, #228]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	4936      	ldr	r1, [pc, #216]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800796a:	4313      	orrs	r3, r2
 800796c:	608b      	str	r3, [r1, #8]
 800796e:	e008      	b.n	8007982 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	2b80      	cmp	r3, #128	@ 0x80
 8007974:	d105      	bne.n	8007982 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007976:	4b33      	ldr	r3, [pc, #204]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	4a32      	ldr	r2, [pc, #200]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 800797c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007980:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007982:	4b2f      	ldr	r3, [pc, #188]	@ (8007a40 <HAL_RCC_ClockConfig+0x260>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f003 030f 	and.w	r3, r3, #15
 800798a:	683a      	ldr	r2, [r7, #0]
 800798c:	429a      	cmp	r2, r3
 800798e:	d21d      	bcs.n	80079cc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007990:	4b2b      	ldr	r3, [pc, #172]	@ (8007a40 <HAL_RCC_ClockConfig+0x260>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f023 020f 	bic.w	r2, r3, #15
 8007998:	4929      	ldr	r1, [pc, #164]	@ (8007a40 <HAL_RCC_ClockConfig+0x260>)
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	4313      	orrs	r3, r2
 800799e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80079a0:	f7fa f92a 	bl	8001bf8 <HAL_GetTick>
 80079a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079a6:	e00a      	b.n	80079be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079a8:	f7fa f926 	bl	8001bf8 <HAL_GetTick>
 80079ac:	4602      	mov	r2, r0
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	1ad3      	subs	r3, r2, r3
 80079b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d901      	bls.n	80079be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80079ba:	2303      	movs	r3, #3
 80079bc:	e03b      	b.n	8007a36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079be:	4b20      	ldr	r3, [pc, #128]	@ (8007a40 <HAL_RCC_ClockConfig+0x260>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f003 030f 	and.w	r3, r3, #15
 80079c6:	683a      	ldr	r2, [r7, #0]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d1ed      	bne.n	80079a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 0304 	and.w	r3, r3, #4
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d008      	beq.n	80079ea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	4917      	ldr	r1, [pc, #92]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 80079e6:	4313      	orrs	r3, r2
 80079e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 0308 	and.w	r3, r3, #8
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d009      	beq.n	8007a0a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80079f6:	4b13      	ldr	r3, [pc, #76]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	00db      	lsls	r3, r3, #3
 8007a04:	490f      	ldr	r1, [pc, #60]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 8007a06:	4313      	orrs	r3, r2
 8007a08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a0a:	f000 f825 	bl	8007a58 <HAL_RCC_GetSysClockFreq>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	4b0c      	ldr	r3, [pc, #48]	@ (8007a44 <HAL_RCC_ClockConfig+0x264>)
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	091b      	lsrs	r3, r3, #4
 8007a16:	f003 030f 	and.w	r3, r3, #15
 8007a1a:	490c      	ldr	r1, [pc, #48]	@ (8007a4c <HAL_RCC_ClockConfig+0x26c>)
 8007a1c:	5ccb      	ldrb	r3, [r1, r3]
 8007a1e:	f003 031f 	and.w	r3, r3, #31
 8007a22:	fa22 f303 	lsr.w	r3, r2, r3
 8007a26:	4a0a      	ldr	r2, [pc, #40]	@ (8007a50 <HAL_RCC_ClockConfig+0x270>)
 8007a28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8007a54 <HAL_RCC_ClockConfig+0x274>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f7fa f896 	bl	8001b60 <HAL_InitTick>
 8007a34:	4603      	mov	r3, r0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3718      	adds	r7, #24
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	40022000 	.word	0x40022000
 8007a44:	40021000 	.word	0x40021000
 8007a48:	04c4b400 	.word	0x04c4b400
 8007a4c:	0800a624 	.word	0x0800a624
 8007a50:	20000008 	.word	0x20000008
 8007a54:	2000000c 	.word	0x2000000c

08007a58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b087      	sub	sp, #28
 8007a5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007a5e:	4b2c      	ldr	r3, [pc, #176]	@ (8007b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a60:	689b      	ldr	r3, [r3, #8]
 8007a62:	f003 030c 	and.w	r3, r3, #12
 8007a66:	2b04      	cmp	r3, #4
 8007a68:	d102      	bne.n	8007a70 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007a6a:	4b2a      	ldr	r3, [pc, #168]	@ (8007b14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007a6c:	613b      	str	r3, [r7, #16]
 8007a6e:	e047      	b.n	8007b00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007a70:	4b27      	ldr	r3, [pc, #156]	@ (8007b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	f003 030c 	and.w	r3, r3, #12
 8007a78:	2b08      	cmp	r3, #8
 8007a7a:	d102      	bne.n	8007a82 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007a7c:	4b26      	ldr	r3, [pc, #152]	@ (8007b18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007a7e:	613b      	str	r3, [r7, #16]
 8007a80:	e03e      	b.n	8007b00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007a82:	4b23      	ldr	r3, [pc, #140]	@ (8007b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f003 030c 	and.w	r3, r3, #12
 8007a8a:	2b0c      	cmp	r3, #12
 8007a8c:	d136      	bne.n	8007afc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a8e:	4b20      	ldr	r3, [pc, #128]	@ (8007b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	f003 0303 	and.w	r3, r3, #3
 8007a96:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a98:	4b1d      	ldr	r3, [pc, #116]	@ (8007b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	091b      	lsrs	r3, r3, #4
 8007a9e:	f003 030f 	and.w	r3, r3, #15
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2b03      	cmp	r3, #3
 8007aaa:	d10c      	bne.n	8007ac6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007aac:	4a1a      	ldr	r2, [pc, #104]	@ (8007b18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ab4:	4a16      	ldr	r2, [pc, #88]	@ (8007b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ab6:	68d2      	ldr	r2, [r2, #12]
 8007ab8:	0a12      	lsrs	r2, r2, #8
 8007aba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007abe:	fb02 f303 	mul.w	r3, r2, r3
 8007ac2:	617b      	str	r3, [r7, #20]
      break;
 8007ac4:	e00c      	b.n	8007ae0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007ac6:	4a13      	ldr	r2, [pc, #76]	@ (8007b14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ace:	4a10      	ldr	r2, [pc, #64]	@ (8007b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ad0:	68d2      	ldr	r2, [r2, #12]
 8007ad2:	0a12      	lsrs	r2, r2, #8
 8007ad4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007ad8:	fb02 f303 	mul.w	r3, r2, r3
 8007adc:	617b      	str	r3, [r7, #20]
      break;
 8007ade:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8007b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ae2:	68db      	ldr	r3, [r3, #12]
 8007ae4:	0e5b      	lsrs	r3, r3, #25
 8007ae6:	f003 0303 	and.w	r3, r3, #3
 8007aea:	3301      	adds	r3, #1
 8007aec:	005b      	lsls	r3, r3, #1
 8007aee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007af0:	697a      	ldr	r2, [r7, #20]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007af8:	613b      	str	r3, [r7, #16]
 8007afa:	e001      	b.n	8007b00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007afc:	2300      	movs	r3, #0
 8007afe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007b00:	693b      	ldr	r3, [r7, #16]
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	371c      	adds	r7, #28
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	40021000 	.word	0x40021000
 8007b14:	00f42400 	.word	0x00f42400
 8007b18:	007a1200 	.word	0x007a1200

08007b1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b20:	4b03      	ldr	r3, [pc, #12]	@ (8007b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b22:	681b      	ldr	r3, [r3, #0]
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr
 8007b2e:	bf00      	nop
 8007b30:	20000008 	.word	0x20000008

08007b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007b38:	f7ff fff0 	bl	8007b1c <HAL_RCC_GetHCLKFreq>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	4b06      	ldr	r3, [pc, #24]	@ (8007b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	0a1b      	lsrs	r3, r3, #8
 8007b44:	f003 0307 	and.w	r3, r3, #7
 8007b48:	4904      	ldr	r1, [pc, #16]	@ (8007b5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007b4a:	5ccb      	ldrb	r3, [r1, r3]
 8007b4c:	f003 031f 	and.w	r3, r3, #31
 8007b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	40021000 	.word	0x40021000
 8007b5c:	0800a634 	.word	0x0800a634

08007b60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007b64:	f7ff ffda 	bl	8007b1c <HAL_RCC_GetHCLKFreq>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	4b06      	ldr	r3, [pc, #24]	@ (8007b84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	0adb      	lsrs	r3, r3, #11
 8007b70:	f003 0307 	and.w	r3, r3, #7
 8007b74:	4904      	ldr	r1, [pc, #16]	@ (8007b88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007b76:	5ccb      	ldrb	r3, [r1, r3]
 8007b78:	f003 031f 	and.w	r3, r3, #31
 8007b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	40021000 	.word	0x40021000
 8007b88:	0800a634 	.word	0x0800a634

08007b8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b087      	sub	sp, #28
 8007b90:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b92:	4b1e      	ldr	r3, [pc, #120]	@ (8007c0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	f003 0303 	and.w	r3, r3, #3
 8007b9a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8007c0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	091b      	lsrs	r3, r3, #4
 8007ba2:	f003 030f 	and.w	r3, r3, #15
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	2b03      	cmp	r3, #3
 8007bae:	d10c      	bne.n	8007bca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007bb0:	4a17      	ldr	r2, [pc, #92]	@ (8007c10 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb8:	4a14      	ldr	r2, [pc, #80]	@ (8007c0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007bba:	68d2      	ldr	r2, [r2, #12]
 8007bbc:	0a12      	lsrs	r2, r2, #8
 8007bbe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007bc2:	fb02 f303 	mul.w	r3, r2, r3
 8007bc6:	617b      	str	r3, [r7, #20]
    break;
 8007bc8:	e00c      	b.n	8007be4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007bca:	4a12      	ldr	r2, [pc, #72]	@ (8007c14 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8007c0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007bd4:	68d2      	ldr	r2, [r2, #12]
 8007bd6:	0a12      	lsrs	r2, r2, #8
 8007bd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007bdc:	fb02 f303 	mul.w	r3, r2, r3
 8007be0:	617b      	str	r3, [r7, #20]
    break;
 8007be2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007be4:	4b09      	ldr	r3, [pc, #36]	@ (8007c0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	0e5b      	lsrs	r3, r3, #25
 8007bea:	f003 0303 	and.w	r3, r3, #3
 8007bee:	3301      	adds	r3, #1
 8007bf0:	005b      	lsls	r3, r3, #1
 8007bf2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007bf4:	697a      	ldr	r2, [r7, #20]
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bfc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007bfe:	687b      	ldr	r3, [r7, #4]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	371c      	adds	r7, #28
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	40021000 	.word	0x40021000
 8007c10:	007a1200 	.word	0x007a1200
 8007c14:	00f42400 	.word	0x00f42400

08007c18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b086      	sub	sp, #24
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007c20:	2300      	movs	r3, #0
 8007c22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007c24:	2300      	movs	r3, #0
 8007c26:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	f000 8098 	beq.w	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c36:	2300      	movs	r3, #0
 8007c38:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c3a:	4b43      	ldr	r3, [pc, #268]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d10d      	bne.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c46:	4b40      	ldr	r3, [pc, #256]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c4a:	4a3f      	ldr	r2, [pc, #252]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c50:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c52:	4b3d      	ldr	r3, [pc, #244]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c5a:	60bb      	str	r3, [r7, #8]
 8007c5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c62:	4b3a      	ldr	r3, [pc, #232]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a39      	ldr	r2, [pc, #228]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007c68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007c6e:	f7f9 ffc3 	bl	8001bf8 <HAL_GetTick>
 8007c72:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007c74:	e009      	b.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c76:	f7f9 ffbf 	bl	8001bf8 <HAL_GetTick>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	2b02      	cmp	r3, #2
 8007c82:	d902      	bls.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007c84:	2303      	movs	r3, #3
 8007c86:	74fb      	strb	r3, [r7, #19]
        break;
 8007c88:	e005      	b.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007c8a:	4b30      	ldr	r3, [pc, #192]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d0ef      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007c96:	7cfb      	ldrb	r3, [r7, #19]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d159      	bne.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007c9c:	4b2a      	ldr	r3, [pc, #168]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ca2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ca6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d01e      	beq.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d019      	beq.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007cb8:	4b23      	ldr	r3, [pc, #140]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007cc4:	4b20      	ldr	r3, [pc, #128]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cca:	4a1f      	ldr	r2, [pc, #124]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ccc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cda:	4a1b      	ldr	r2, [pc, #108]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ce0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007ce4:	4a18      	ldr	r2, [pc, #96]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	f003 0301 	and.w	r3, r3, #1
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d016      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cf6:	f7f9 ff7f 	bl	8001bf8 <HAL_GetTick>
 8007cfa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cfc:	e00b      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cfe:	f7f9 ff7b 	bl	8001bf8 <HAL_GetTick>
 8007d02:	4602      	mov	r2, r0
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	1ad3      	subs	r3, r2, r3
 8007d08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d902      	bls.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007d10:	2303      	movs	r3, #3
 8007d12:	74fb      	strb	r3, [r7, #19]
            break;
 8007d14:	e006      	b.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d16:	4b0c      	ldr	r3, [pc, #48]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d1c:	f003 0302 	and.w	r3, r3, #2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d0ec      	beq.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007d24:	7cfb      	ldrb	r3, [r7, #19]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10b      	bne.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d2a:	4b07      	ldr	r3, [pc, #28]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d38:	4903      	ldr	r1, [pc, #12]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007d40:	e008      	b.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007d42:	7cfb      	ldrb	r3, [r7, #19]
 8007d44:	74bb      	strb	r3, [r7, #18]
 8007d46:	e005      	b.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007d48:	40021000 	.word	0x40021000
 8007d4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d50:	7cfb      	ldrb	r3, [r7, #19]
 8007d52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d54:	7c7b      	ldrb	r3, [r7, #17]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d105      	bne.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d5a:	4ba7      	ldr	r3, [pc, #668]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d5e:	4aa6      	ldr	r2, [pc, #664]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0301 	and.w	r3, r3, #1
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d00a      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d72:	4ba1      	ldr	r3, [pc, #644]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d78:	f023 0203 	bic.w	r2, r3, #3
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	499d      	ldr	r1, [pc, #628]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 0302 	and.w	r3, r3, #2
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00a      	beq.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007d94:	4b98      	ldr	r3, [pc, #608]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d9a:	f023 020c 	bic.w	r2, r3, #12
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	4995      	ldr	r1, [pc, #596]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007da4:	4313      	orrs	r3, r2
 8007da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0304 	and.w	r3, r3, #4
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d00a      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007db6:	4b90      	ldr	r3, [pc, #576]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dbc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	68db      	ldr	r3, [r3, #12]
 8007dc4:	498c      	ldr	r1, [pc, #560]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0308 	and.w	r3, r3, #8
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d00a      	beq.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007dd8:	4b87      	ldr	r3, [pc, #540]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dde:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	691b      	ldr	r3, [r3, #16]
 8007de6:	4984      	ldr	r1, [pc, #528]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007de8:	4313      	orrs	r3, r2
 8007dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f003 0310 	and.w	r3, r3, #16
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d00a      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007dfa:	4b7f      	ldr	r3, [pc, #508]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	695b      	ldr	r3, [r3, #20]
 8007e08:	497b      	ldr	r1, [pc, #492]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f003 0320 	and.w	r3, r3, #32
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d00a      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007e1c:	4b76      	ldr	r3, [pc, #472]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	699b      	ldr	r3, [r3, #24]
 8007e2a:	4973      	ldr	r1, [pc, #460]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00a      	beq.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007e3e:	4b6e      	ldr	r3, [pc, #440]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e44:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	69db      	ldr	r3, [r3, #28]
 8007e4c:	496a      	ldr	r1, [pc, #424]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00a      	beq.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007e60:	4b65      	ldr	r3, [pc, #404]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e66:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	4962      	ldr	r1, [pc, #392]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e70:	4313      	orrs	r3, r2
 8007e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d00a      	beq.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007e82:	4b5d      	ldr	r3, [pc, #372]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e88:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e90:	4959      	ldr	r1, [pc, #356]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e92:	4313      	orrs	r3, r2
 8007e94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d00a      	beq.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007ea4:	4b54      	ldr	r3, [pc, #336]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ea6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007eaa:	f023 0203 	bic.w	r2, r3, #3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb2:	4951      	ldr	r1, [pc, #324]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d00a      	beq.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007ec6:	4b4c      	ldr	r3, [pc, #304]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ecc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed4:	4948      	ldr	r1, [pc, #288]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d015      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ee8:	4b43      	ldr	r3, [pc, #268]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ef6:	4940      	ldr	r1, [pc, #256]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f06:	d105      	bne.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f08:	4b3b      	ldr	r3, [pc, #236]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	4a3a      	ldr	r2, [pc, #232]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f12:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d015      	beq.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007f20:	4b35      	ldr	r3, [pc, #212]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f26:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f2e:	4932      	ldr	r1, [pc, #200]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f30:	4313      	orrs	r3, r2
 8007f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f3e:	d105      	bne.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f40:	4b2d      	ldr	r3, [pc, #180]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	4a2c      	ldr	r2, [pc, #176]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f4a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d015      	beq.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007f58:	4b27      	ldr	r3, [pc, #156]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f5e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f66:	4924      	ldr	r1, [pc, #144]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f76:	d105      	bne.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f78:	4b1f      	ldr	r3, [pc, #124]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	4a1e      	ldr	r2, [pc, #120]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f82:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d015      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007f90:	4b19      	ldr	r3, [pc, #100]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f96:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f9e:	4916      	ldr	r1, [pc, #88]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007faa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fae:	d105      	bne.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007fb0:	4b11      	ldr	r3, [pc, #68]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	4a10      	ldr	r2, [pc, #64]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007fba:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d019      	beq.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fd6:	4908      	ldr	r1, [pc, #32]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fe6:	d109      	bne.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007fe8:	4b03      	ldr	r3, [pc, #12]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fea:	68db      	ldr	r3, [r3, #12]
 8007fec:	4a02      	ldr	r2, [pc, #8]	@ (8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ff2:	60d3      	str	r3, [r2, #12]
 8007ff4:	e002      	b.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007ff6:	bf00      	nop
 8007ff8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008004:	2b00      	cmp	r3, #0
 8008006:	d015      	beq.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008008:	4b29      	ldr	r3, [pc, #164]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800800a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800800e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008016:	4926      	ldr	r1, [pc, #152]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008018:	4313      	orrs	r3, r2
 800801a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008022:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008026:	d105      	bne.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008028:	4b21      	ldr	r3, [pc, #132]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800802a:	68db      	ldr	r3, [r3, #12]
 800802c:	4a20      	ldr	r2, [pc, #128]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800802e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008032:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800803c:	2b00      	cmp	r3, #0
 800803e:	d015      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008040:	4b1b      	ldr	r3, [pc, #108]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008046:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800804e:	4918      	ldr	r1, [pc, #96]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008050:	4313      	orrs	r3, r2
 8008052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800805a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800805e:	d105      	bne.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008060:	4b13      	ldr	r3, [pc, #76]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	4a12      	ldr	r2, [pc, #72]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008066:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800806a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008074:	2b00      	cmp	r3, #0
 8008076:	d015      	beq.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008078:	4b0d      	ldr	r3, [pc, #52]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800807a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800807e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008086:	490a      	ldr	r1, [pc, #40]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008088:	4313      	orrs	r3, r2
 800808a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008092:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008096:	d105      	bne.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008098:	4b05      	ldr	r3, [pc, #20]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800809a:	68db      	ldr	r3, [r3, #12]
 800809c:	4a04      	ldr	r2, [pc, #16]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800809e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80080a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3718      	adds	r7, #24
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	40021000 	.word	0x40021000

080080b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b082      	sub	sp, #8
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d101      	bne.n	80080c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	e042      	b.n	800814c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d106      	bne.n	80080de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f7f9 fbd9 	bl	8001890 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2224      	movs	r2, #36	@ 0x24
 80080e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f022 0201 	bic.w	r2, r2, #1
 80080f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d002      	beq.n	8008104 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 fe86 	bl	8008e10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 fb87 	bl	8008818 <UART_SetConfig>
 800810a:	4603      	mov	r3, r0
 800810c:	2b01      	cmp	r3, #1
 800810e:	d101      	bne.n	8008114 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008110:	2301      	movs	r3, #1
 8008112:	e01b      	b.n	800814c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	685a      	ldr	r2, [r3, #4]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008122:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689a      	ldr	r2, [r3, #8]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008132:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f042 0201 	orr.w	r2, r2, #1
 8008142:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 ff05 	bl	8008f54 <UART_CheckIdleState>
 800814a:	4603      	mov	r3, r0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3708      	adds	r7, #8
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b0ba      	sub	sp, #232	@ 0xe8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	69db      	ldr	r3, [r3, #28]
 8008162:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800817a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800817e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008182:	4013      	ands	r3, r2
 8008184:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008188:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800818c:	2b00      	cmp	r3, #0
 800818e:	d11b      	bne.n	80081c8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008194:	f003 0320 	and.w	r3, r3, #32
 8008198:	2b00      	cmp	r3, #0
 800819a:	d015      	beq.n	80081c8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800819c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081a0:	f003 0320 	and.w	r3, r3, #32
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d105      	bne.n	80081b4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80081a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d009      	beq.n	80081c8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	f000 8300 	beq.w	80087be <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	4798      	blx	r3
      }
      return;
 80081c6:	e2fa      	b.n	80087be <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80081c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	f000 8123 	beq.w	8008418 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80081d2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80081d6:	4b8d      	ldr	r3, [pc, #564]	@ (800840c <HAL_UART_IRQHandler+0x2b8>)
 80081d8:	4013      	ands	r3, r2
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d106      	bne.n	80081ec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80081de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80081e2:	4b8b      	ldr	r3, [pc, #556]	@ (8008410 <HAL_UART_IRQHandler+0x2bc>)
 80081e4:	4013      	ands	r3, r2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f000 8116 	beq.w	8008418 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80081ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081f0:	f003 0301 	and.w	r3, r3, #1
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d011      	beq.n	800821c <HAL_UART_IRQHandler+0xc8>
 80081f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008200:	2b00      	cmp	r3, #0
 8008202:	d00b      	beq.n	800821c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	2201      	movs	r2, #1
 800820a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008212:	f043 0201 	orr.w	r2, r3, #1
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800821c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008220:	f003 0302 	and.w	r3, r3, #2
 8008224:	2b00      	cmp	r3, #0
 8008226:	d011      	beq.n	800824c <HAL_UART_IRQHandler+0xf8>
 8008228:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800822c:	f003 0301 	and.w	r3, r3, #1
 8008230:	2b00      	cmp	r3, #0
 8008232:	d00b      	beq.n	800824c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2202      	movs	r2, #2
 800823a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008242:	f043 0204 	orr.w	r2, r3, #4
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800824c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008250:	f003 0304 	and.w	r3, r3, #4
 8008254:	2b00      	cmp	r3, #0
 8008256:	d011      	beq.n	800827c <HAL_UART_IRQHandler+0x128>
 8008258:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800825c:	f003 0301 	and.w	r3, r3, #1
 8008260:	2b00      	cmp	r3, #0
 8008262:	d00b      	beq.n	800827c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	2204      	movs	r2, #4
 800826a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008272:	f043 0202 	orr.w	r2, r3, #2
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800827c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008280:	f003 0308 	and.w	r3, r3, #8
 8008284:	2b00      	cmp	r3, #0
 8008286:	d017      	beq.n	80082b8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800828c:	f003 0320 	and.w	r3, r3, #32
 8008290:	2b00      	cmp	r3, #0
 8008292:	d105      	bne.n	80082a0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008294:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008298:	4b5c      	ldr	r3, [pc, #368]	@ (800840c <HAL_UART_IRQHandler+0x2b8>)
 800829a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800829c:	2b00      	cmp	r3, #0
 800829e:	d00b      	beq.n	80082b8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	2208      	movs	r2, #8
 80082a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082ae:	f043 0208 	orr.w	r2, r3, #8
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80082b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d012      	beq.n	80082ea <HAL_UART_IRQHandler+0x196>
 80082c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00c      	beq.n	80082ea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80082d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082e0:	f043 0220 	orr.w	r2, r3, #32
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	f000 8266 	beq.w	80087c2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80082f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082fa:	f003 0320 	and.w	r3, r3, #32
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d013      	beq.n	800832a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008302:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008306:	f003 0320 	and.w	r3, r3, #32
 800830a:	2b00      	cmp	r3, #0
 800830c:	d105      	bne.n	800831a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800830e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008312:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008316:	2b00      	cmp	r3, #0
 8008318:	d007      	beq.n	800832a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800831e:	2b00      	cmp	r3, #0
 8008320:	d003      	beq.n	800832a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008330:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800833e:	2b40      	cmp	r3, #64	@ 0x40
 8008340:	d005      	beq.n	800834e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008342:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008346:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800834a:	2b00      	cmp	r3, #0
 800834c:	d054      	beq.n	80083f8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 ff17 	bl	8009182 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	689b      	ldr	r3, [r3, #8]
 800835a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800835e:	2b40      	cmp	r3, #64	@ 0x40
 8008360:	d146      	bne.n	80083f0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3308      	adds	r3, #8
 8008368:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008370:	e853 3f00 	ldrex	r3, [r3]
 8008374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008378:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800837c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008380:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	3308      	adds	r3, #8
 800838a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800838e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008392:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008396:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800839a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800839e:	e841 2300 	strex	r3, r2, [r1]
 80083a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80083a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d1d9      	bne.n	8008362 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d017      	beq.n	80083e8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083be:	4a15      	ldr	r2, [pc, #84]	@ (8008414 <HAL_UART_IRQHandler+0x2c0>)
 80083c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7fb fe56 	bl	800407a <HAL_DMA_Abort_IT>
 80083ce:	4603      	mov	r3, r0
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d019      	beq.n	8008408 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083dc:	687a      	ldr	r2, [r7, #4]
 80083de:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80083e2:	4610      	mov	r0, r2
 80083e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083e6:	e00f      	b.n	8008408 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 f9ff 	bl	80087ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ee:	e00b      	b.n	8008408 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 f9fb 	bl	80087ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083f6:	e007      	b.n	8008408 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 f9f7 	bl	80087ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008406:	e1dc      	b.n	80087c2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008408:	bf00      	nop
    return;
 800840a:	e1da      	b.n	80087c2 <HAL_UART_IRQHandler+0x66e>
 800840c:	10000001 	.word	0x10000001
 8008410:	04000120 	.word	0x04000120
 8008414:	0800924f 	.word	0x0800924f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800841c:	2b01      	cmp	r3, #1
 800841e:	f040 8170 	bne.w	8008702 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008426:	f003 0310 	and.w	r3, r3, #16
 800842a:	2b00      	cmp	r3, #0
 800842c:	f000 8169 	beq.w	8008702 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008434:	f003 0310 	and.w	r3, r3, #16
 8008438:	2b00      	cmp	r3, #0
 800843a:	f000 8162 	beq.w	8008702 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	2210      	movs	r2, #16
 8008444:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008450:	2b40      	cmp	r3, #64	@ 0x40
 8008452:	f040 80d8 	bne.w	8008606 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008464:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008468:	2b00      	cmp	r3, #0
 800846a:	f000 80af 	beq.w	80085cc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008474:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008478:	429a      	cmp	r2, r3
 800847a:	f080 80a7 	bcs.w	80085cc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008484:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f003 0320 	and.w	r3, r3, #32
 8008496:	2b00      	cmp	r3, #0
 8008498:	f040 8087 	bne.w	80085aa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80084a8:	e853 3f00 	ldrex	r3, [r3]
 80084ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80084b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80084b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	461a      	mov	r2, r3
 80084c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80084c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80084ca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80084d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80084d6:	e841 2300 	strex	r3, r2, [r1]
 80084da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80084de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1da      	bne.n	800849c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	3308      	adds	r3, #8
 80084ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084f0:	e853 3f00 	ldrex	r3, [r3]
 80084f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80084f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80084f8:	f023 0301 	bic.w	r3, r3, #1
 80084fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	3308      	adds	r3, #8
 8008506:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800850a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800850e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008510:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008512:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008516:	e841 2300 	strex	r3, r2, [r1]
 800851a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800851c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1e1      	bne.n	80084e6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	3308      	adds	r3, #8
 8008528:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800852a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800852c:	e853 3f00 	ldrex	r3, [r3]
 8008530:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008532:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008534:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008538:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	3308      	adds	r3, #8
 8008542:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008546:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008548:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800854c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800854e:	e841 2300 	strex	r3, r2, [r1]
 8008552:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008554:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1e3      	bne.n	8008522 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2220      	movs	r2, #32
 800855e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2200      	movs	r2, #0
 8008566:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008570:	e853 3f00 	ldrex	r3, [r3]
 8008574:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008576:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008578:	f023 0310 	bic.w	r3, r3, #16
 800857c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	461a      	mov	r2, r3
 8008586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800858a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800858c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008590:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008598:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1e4      	bne.n	8008568 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085a4:	4618      	mov	r0, r3
 80085a6:	f7fb fd0f 	bl	8003fc8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2202      	movs	r2, #2
 80085ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085bc:	b29b      	uxth	r3, r3
 80085be:	1ad3      	subs	r3, r2, r3
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	4619      	mov	r1, r3
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 f91b 	bl	8008800 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80085ca:	e0fc      	b.n	80087c6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085d6:	429a      	cmp	r2, r3
 80085d8:	f040 80f5 	bne.w	80087c6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 0320 	and.w	r3, r3, #32
 80085ea:	2b20      	cmp	r3, #32
 80085ec:	f040 80eb 	bne.w	80087c6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2202      	movs	r2, #2
 80085f4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085fc:	4619      	mov	r1, r3
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 f8fe 	bl	8008800 <HAL_UARTEx_RxEventCallback>
      return;
 8008604:	e0df      	b.n	80087c6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008612:	b29b      	uxth	r3, r3
 8008614:	1ad3      	subs	r3, r2, r3
 8008616:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008620:	b29b      	uxth	r3, r3
 8008622:	2b00      	cmp	r3, #0
 8008624:	f000 80d1 	beq.w	80087ca <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008628:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800862c:	2b00      	cmp	r3, #0
 800862e:	f000 80cc 	beq.w	80087ca <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800863a:	e853 3f00 	ldrex	r3, [r3]
 800863e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008642:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008646:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	461a      	mov	r2, r3
 8008650:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008654:	647b      	str	r3, [r7, #68]	@ 0x44
 8008656:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008658:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800865a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800865c:	e841 2300 	strex	r3, r2, [r1]
 8008660:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008664:	2b00      	cmp	r3, #0
 8008666:	d1e4      	bne.n	8008632 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	3308      	adds	r3, #8
 800866e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008672:	e853 3f00 	ldrex	r3, [r3]
 8008676:	623b      	str	r3, [r7, #32]
   return(result);
 8008678:	6a3b      	ldr	r3, [r7, #32]
 800867a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800867e:	f023 0301 	bic.w	r3, r3, #1
 8008682:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	3308      	adds	r3, #8
 800868c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008690:	633a      	str	r2, [r7, #48]	@ 0x30
 8008692:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008694:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008696:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008698:	e841 2300 	strex	r3, r2, [r1]
 800869c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800869e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d1e1      	bne.n	8008668 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2220      	movs	r2, #32
 80086a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	e853 3f00 	ldrex	r3, [r3]
 80086c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f023 0310 	bic.w	r3, r3, #16
 80086cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	461a      	mov	r2, r3
 80086d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80086da:	61fb      	str	r3, [r7, #28]
 80086dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086de:	69b9      	ldr	r1, [r7, #24]
 80086e0:	69fa      	ldr	r2, [r7, #28]
 80086e2:	e841 2300 	strex	r3, r2, [r1]
 80086e6:	617b      	str	r3, [r7, #20]
   return(result);
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1e4      	bne.n	80086b8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2202      	movs	r2, #2
 80086f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80086f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086f8:	4619      	mov	r1, r3
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 f880 	bl	8008800 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008700:	e063      	b.n	80087ca <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008706:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00e      	beq.n	800872c <HAL_UART_IRQHandler+0x5d8>
 800870e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008712:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008716:	2b00      	cmp	r3, #0
 8008718:	d008      	beq.n	800872c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008722:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f000 fdcf 	bl	80092c8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800872a:	e051      	b.n	80087d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800872c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008730:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008734:	2b00      	cmp	r3, #0
 8008736:	d014      	beq.n	8008762 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800873c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008740:	2b00      	cmp	r3, #0
 8008742:	d105      	bne.n	8008750 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008744:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008748:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800874c:	2b00      	cmp	r3, #0
 800874e:	d008      	beq.n	8008762 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008754:	2b00      	cmp	r3, #0
 8008756:	d03a      	beq.n	80087ce <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	4798      	blx	r3
    }
    return;
 8008760:	e035      	b.n	80087ce <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800876a:	2b00      	cmp	r3, #0
 800876c:	d009      	beq.n	8008782 <HAL_UART_IRQHandler+0x62e>
 800876e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008776:	2b00      	cmp	r3, #0
 8008778:	d003      	beq.n	8008782 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 fd79 	bl	8009272 <UART_EndTransmit_IT>
    return;
 8008780:	e026      	b.n	80087d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008782:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008786:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800878a:	2b00      	cmp	r3, #0
 800878c:	d009      	beq.n	80087a2 <HAL_UART_IRQHandler+0x64e>
 800878e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008792:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008796:	2b00      	cmp	r3, #0
 8008798:	d003      	beq.n	80087a2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 fda8 	bl	80092f0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80087a0:	e016      	b.n	80087d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80087a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d010      	beq.n	80087d0 <HAL_UART_IRQHandler+0x67c>
 80087ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	da0c      	bge.n	80087d0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 fd90 	bl	80092dc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80087bc:	e008      	b.n	80087d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80087be:	bf00      	nop
 80087c0:	e006      	b.n	80087d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80087c2:	bf00      	nop
 80087c4:	e004      	b.n	80087d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80087c6:	bf00      	nop
 80087c8:	e002      	b.n	80087d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80087ca:	bf00      	nop
 80087cc:	e000      	b.n	80087d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80087ce:	bf00      	nop
  }
}
 80087d0:	37e8      	adds	r7, #232	@ 0xe8
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop

080087d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80087d8:	b480      	push	{r7}
 80087da:	b083      	sub	sp, #12
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80087e0:	bf00      	nop
 80087e2:	370c      	adds	r7, #12
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr

080087ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80087f4:	bf00      	nop
 80087f6:	370c      	adds	r7, #12
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008800:	b480      	push	{r7}
 8008802:	b083      	sub	sp, #12
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	460b      	mov	r3, r1
 800880a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800880c:	bf00      	nop
 800880e:	370c      	adds	r7, #12
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr

08008818 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008818:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800881c:	b08c      	sub	sp, #48	@ 0x30
 800881e:	af00      	add	r7, sp, #0
 8008820:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008822:	2300      	movs	r3, #0
 8008824:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	689a      	ldr	r2, [r3, #8]
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	691b      	ldr	r3, [r3, #16]
 8008830:	431a      	orrs	r2, r3
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	695b      	ldr	r3, [r3, #20]
 8008836:	431a      	orrs	r2, r3
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	69db      	ldr	r3, [r3, #28]
 800883c:	4313      	orrs	r3, r2
 800883e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	4baa      	ldr	r3, [pc, #680]	@ (8008af0 <UART_SetConfig+0x2d8>)
 8008848:	4013      	ands	r3, r2
 800884a:	697a      	ldr	r2, [r7, #20]
 800884c:	6812      	ldr	r2, [r2, #0]
 800884e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008850:	430b      	orrs	r3, r1
 8008852:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	68da      	ldr	r2, [r3, #12]
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	430a      	orrs	r2, r1
 8008868:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	699b      	ldr	r3, [r3, #24]
 800886e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a9f      	ldr	r2, [pc, #636]	@ (8008af4 <UART_SetConfig+0x2dc>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d004      	beq.n	8008884 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	6a1b      	ldr	r3, [r3, #32]
 800887e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008880:	4313      	orrs	r3, r2
 8008882:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800888e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008892:	697a      	ldr	r2, [r7, #20]
 8008894:	6812      	ldr	r2, [r2, #0]
 8008896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008898:	430b      	orrs	r3, r1
 800889a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a2:	f023 010f 	bic.w	r1, r3, #15
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	430a      	orrs	r2, r1
 80088b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a90      	ldr	r2, [pc, #576]	@ (8008af8 <UART_SetConfig+0x2e0>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d125      	bne.n	8008908 <UART_SetConfig+0xf0>
 80088bc:	4b8f      	ldr	r3, [pc, #572]	@ (8008afc <UART_SetConfig+0x2e4>)
 80088be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088c2:	f003 0303 	and.w	r3, r3, #3
 80088c6:	2b03      	cmp	r3, #3
 80088c8:	d81a      	bhi.n	8008900 <UART_SetConfig+0xe8>
 80088ca:	a201      	add	r2, pc, #4	@ (adr r2, 80088d0 <UART_SetConfig+0xb8>)
 80088cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d0:	080088e1 	.word	0x080088e1
 80088d4:	080088f1 	.word	0x080088f1
 80088d8:	080088e9 	.word	0x080088e9
 80088dc:	080088f9 	.word	0x080088f9
 80088e0:	2301      	movs	r3, #1
 80088e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088e6:	e116      	b.n	8008b16 <UART_SetConfig+0x2fe>
 80088e8:	2302      	movs	r3, #2
 80088ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088ee:	e112      	b.n	8008b16 <UART_SetConfig+0x2fe>
 80088f0:	2304      	movs	r3, #4
 80088f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088f6:	e10e      	b.n	8008b16 <UART_SetConfig+0x2fe>
 80088f8:	2308      	movs	r3, #8
 80088fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088fe:	e10a      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008900:	2310      	movs	r3, #16
 8008902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008906:	e106      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a7c      	ldr	r2, [pc, #496]	@ (8008b00 <UART_SetConfig+0x2e8>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d138      	bne.n	8008984 <UART_SetConfig+0x16c>
 8008912:	4b7a      	ldr	r3, [pc, #488]	@ (8008afc <UART_SetConfig+0x2e4>)
 8008914:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008918:	f003 030c 	and.w	r3, r3, #12
 800891c:	2b0c      	cmp	r3, #12
 800891e:	d82d      	bhi.n	800897c <UART_SetConfig+0x164>
 8008920:	a201      	add	r2, pc, #4	@ (adr r2, 8008928 <UART_SetConfig+0x110>)
 8008922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008926:	bf00      	nop
 8008928:	0800895d 	.word	0x0800895d
 800892c:	0800897d 	.word	0x0800897d
 8008930:	0800897d 	.word	0x0800897d
 8008934:	0800897d 	.word	0x0800897d
 8008938:	0800896d 	.word	0x0800896d
 800893c:	0800897d 	.word	0x0800897d
 8008940:	0800897d 	.word	0x0800897d
 8008944:	0800897d 	.word	0x0800897d
 8008948:	08008965 	.word	0x08008965
 800894c:	0800897d 	.word	0x0800897d
 8008950:	0800897d 	.word	0x0800897d
 8008954:	0800897d 	.word	0x0800897d
 8008958:	08008975 	.word	0x08008975
 800895c:	2300      	movs	r3, #0
 800895e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008962:	e0d8      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008964:	2302      	movs	r3, #2
 8008966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800896a:	e0d4      	b.n	8008b16 <UART_SetConfig+0x2fe>
 800896c:	2304      	movs	r3, #4
 800896e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008972:	e0d0      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008974:	2308      	movs	r3, #8
 8008976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800897a:	e0cc      	b.n	8008b16 <UART_SetConfig+0x2fe>
 800897c:	2310      	movs	r3, #16
 800897e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008982:	e0c8      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a5e      	ldr	r2, [pc, #376]	@ (8008b04 <UART_SetConfig+0x2ec>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d125      	bne.n	80089da <UART_SetConfig+0x1c2>
 800898e:	4b5b      	ldr	r3, [pc, #364]	@ (8008afc <UART_SetConfig+0x2e4>)
 8008990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008994:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008998:	2b30      	cmp	r3, #48	@ 0x30
 800899a:	d016      	beq.n	80089ca <UART_SetConfig+0x1b2>
 800899c:	2b30      	cmp	r3, #48	@ 0x30
 800899e:	d818      	bhi.n	80089d2 <UART_SetConfig+0x1ba>
 80089a0:	2b20      	cmp	r3, #32
 80089a2:	d00a      	beq.n	80089ba <UART_SetConfig+0x1a2>
 80089a4:	2b20      	cmp	r3, #32
 80089a6:	d814      	bhi.n	80089d2 <UART_SetConfig+0x1ba>
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d002      	beq.n	80089b2 <UART_SetConfig+0x19a>
 80089ac:	2b10      	cmp	r3, #16
 80089ae:	d008      	beq.n	80089c2 <UART_SetConfig+0x1aa>
 80089b0:	e00f      	b.n	80089d2 <UART_SetConfig+0x1ba>
 80089b2:	2300      	movs	r3, #0
 80089b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089b8:	e0ad      	b.n	8008b16 <UART_SetConfig+0x2fe>
 80089ba:	2302      	movs	r3, #2
 80089bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089c0:	e0a9      	b.n	8008b16 <UART_SetConfig+0x2fe>
 80089c2:	2304      	movs	r3, #4
 80089c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089c8:	e0a5      	b.n	8008b16 <UART_SetConfig+0x2fe>
 80089ca:	2308      	movs	r3, #8
 80089cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089d0:	e0a1      	b.n	8008b16 <UART_SetConfig+0x2fe>
 80089d2:	2310      	movs	r3, #16
 80089d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089d8:	e09d      	b.n	8008b16 <UART_SetConfig+0x2fe>
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a4a      	ldr	r2, [pc, #296]	@ (8008b08 <UART_SetConfig+0x2f0>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d125      	bne.n	8008a30 <UART_SetConfig+0x218>
 80089e4:	4b45      	ldr	r3, [pc, #276]	@ (8008afc <UART_SetConfig+0x2e4>)
 80089e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80089ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80089f0:	d016      	beq.n	8008a20 <UART_SetConfig+0x208>
 80089f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80089f4:	d818      	bhi.n	8008a28 <UART_SetConfig+0x210>
 80089f6:	2b80      	cmp	r3, #128	@ 0x80
 80089f8:	d00a      	beq.n	8008a10 <UART_SetConfig+0x1f8>
 80089fa:	2b80      	cmp	r3, #128	@ 0x80
 80089fc:	d814      	bhi.n	8008a28 <UART_SetConfig+0x210>
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d002      	beq.n	8008a08 <UART_SetConfig+0x1f0>
 8008a02:	2b40      	cmp	r3, #64	@ 0x40
 8008a04:	d008      	beq.n	8008a18 <UART_SetConfig+0x200>
 8008a06:	e00f      	b.n	8008a28 <UART_SetConfig+0x210>
 8008a08:	2300      	movs	r3, #0
 8008a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a0e:	e082      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a10:	2302      	movs	r3, #2
 8008a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a16:	e07e      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a18:	2304      	movs	r3, #4
 8008a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a1e:	e07a      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a20:	2308      	movs	r3, #8
 8008a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a26:	e076      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a28:	2310      	movs	r3, #16
 8008a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a2e:	e072      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a35      	ldr	r2, [pc, #212]	@ (8008b0c <UART_SetConfig+0x2f4>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d12a      	bne.n	8008a90 <UART_SetConfig+0x278>
 8008a3a:	4b30      	ldr	r3, [pc, #192]	@ (8008afc <UART_SetConfig+0x2e4>)
 8008a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a48:	d01a      	beq.n	8008a80 <UART_SetConfig+0x268>
 8008a4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a4e:	d81b      	bhi.n	8008a88 <UART_SetConfig+0x270>
 8008a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a54:	d00c      	beq.n	8008a70 <UART_SetConfig+0x258>
 8008a56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a5a:	d815      	bhi.n	8008a88 <UART_SetConfig+0x270>
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d003      	beq.n	8008a68 <UART_SetConfig+0x250>
 8008a60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a64:	d008      	beq.n	8008a78 <UART_SetConfig+0x260>
 8008a66:	e00f      	b.n	8008a88 <UART_SetConfig+0x270>
 8008a68:	2300      	movs	r3, #0
 8008a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a6e:	e052      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a70:	2302      	movs	r3, #2
 8008a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a76:	e04e      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a78:	2304      	movs	r3, #4
 8008a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a7e:	e04a      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a80:	2308      	movs	r3, #8
 8008a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a86:	e046      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a88:	2310      	movs	r3, #16
 8008a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a8e:	e042      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a17      	ldr	r2, [pc, #92]	@ (8008af4 <UART_SetConfig+0x2dc>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d13a      	bne.n	8008b10 <UART_SetConfig+0x2f8>
 8008a9a:	4b18      	ldr	r3, [pc, #96]	@ (8008afc <UART_SetConfig+0x2e4>)
 8008a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008aa0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008aa4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008aa8:	d01a      	beq.n	8008ae0 <UART_SetConfig+0x2c8>
 8008aaa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008aae:	d81b      	bhi.n	8008ae8 <UART_SetConfig+0x2d0>
 8008ab0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ab4:	d00c      	beq.n	8008ad0 <UART_SetConfig+0x2b8>
 8008ab6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008aba:	d815      	bhi.n	8008ae8 <UART_SetConfig+0x2d0>
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d003      	beq.n	8008ac8 <UART_SetConfig+0x2b0>
 8008ac0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ac4:	d008      	beq.n	8008ad8 <UART_SetConfig+0x2c0>
 8008ac6:	e00f      	b.n	8008ae8 <UART_SetConfig+0x2d0>
 8008ac8:	2300      	movs	r3, #0
 8008aca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ace:	e022      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008ad0:	2302      	movs	r3, #2
 8008ad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ad6:	e01e      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008ad8:	2304      	movs	r3, #4
 8008ada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ade:	e01a      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008ae0:	2308      	movs	r3, #8
 8008ae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ae6:	e016      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008ae8:	2310      	movs	r3, #16
 8008aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008aee:	e012      	b.n	8008b16 <UART_SetConfig+0x2fe>
 8008af0:	cfff69f3 	.word	0xcfff69f3
 8008af4:	40008000 	.word	0x40008000
 8008af8:	40013800 	.word	0x40013800
 8008afc:	40021000 	.word	0x40021000
 8008b00:	40004400 	.word	0x40004400
 8008b04:	40004800 	.word	0x40004800
 8008b08:	40004c00 	.word	0x40004c00
 8008b0c:	40005000 	.word	0x40005000
 8008b10:	2310      	movs	r3, #16
 8008b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4aae      	ldr	r2, [pc, #696]	@ (8008dd4 <UART_SetConfig+0x5bc>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	f040 8097 	bne.w	8008c50 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008b22:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b26:	2b08      	cmp	r3, #8
 8008b28:	d823      	bhi.n	8008b72 <UART_SetConfig+0x35a>
 8008b2a:	a201      	add	r2, pc, #4	@ (adr r2, 8008b30 <UART_SetConfig+0x318>)
 8008b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b30:	08008b55 	.word	0x08008b55
 8008b34:	08008b73 	.word	0x08008b73
 8008b38:	08008b5d 	.word	0x08008b5d
 8008b3c:	08008b73 	.word	0x08008b73
 8008b40:	08008b63 	.word	0x08008b63
 8008b44:	08008b73 	.word	0x08008b73
 8008b48:	08008b73 	.word	0x08008b73
 8008b4c:	08008b73 	.word	0x08008b73
 8008b50:	08008b6b 	.word	0x08008b6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b54:	f7fe ffee 	bl	8007b34 <HAL_RCC_GetPCLK1Freq>
 8008b58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b5a:	e010      	b.n	8008b7e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b5c:	4b9e      	ldr	r3, [pc, #632]	@ (8008dd8 <UART_SetConfig+0x5c0>)
 8008b5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b60:	e00d      	b.n	8008b7e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b62:	f7fe ff79 	bl	8007a58 <HAL_RCC_GetSysClockFreq>
 8008b66:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b68:	e009      	b.n	8008b7e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b70:	e005      	b.n	8008b7e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008b72:	2300      	movs	r3, #0
 8008b74:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008b7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	f000 8130 	beq.w	8008de6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b8a:	4a94      	ldr	r2, [pc, #592]	@ (8008ddc <UART_SetConfig+0x5c4>)
 8008b8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b90:	461a      	mov	r2, r3
 8008b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b94:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b98:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	685a      	ldr	r2, [r3, #4]
 8008b9e:	4613      	mov	r3, r2
 8008ba0:	005b      	lsls	r3, r3, #1
 8008ba2:	4413      	add	r3, r2
 8008ba4:	69ba      	ldr	r2, [r7, #24]
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d305      	bcc.n	8008bb6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008bb0:	69ba      	ldr	r2, [r7, #24]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d903      	bls.n	8008bbe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008bbc:	e113      	b.n	8008de6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	60bb      	str	r3, [r7, #8]
 8008bc4:	60fa      	str	r2, [r7, #12]
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bca:	4a84      	ldr	r2, [pc, #528]	@ (8008ddc <UART_SetConfig+0x5c4>)
 8008bcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	603b      	str	r3, [r7, #0]
 8008bd6:	607a      	str	r2, [r7, #4]
 8008bd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bdc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008be0:	f7f7 fb1a 	bl	8000218 <__aeabi_uldivmod>
 8008be4:	4602      	mov	r2, r0
 8008be6:	460b      	mov	r3, r1
 8008be8:	4610      	mov	r0, r2
 8008bea:	4619      	mov	r1, r3
 8008bec:	f04f 0200 	mov.w	r2, #0
 8008bf0:	f04f 0300 	mov.w	r3, #0
 8008bf4:	020b      	lsls	r3, r1, #8
 8008bf6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008bfa:	0202      	lsls	r2, r0, #8
 8008bfc:	6979      	ldr	r1, [r7, #20]
 8008bfe:	6849      	ldr	r1, [r1, #4]
 8008c00:	0849      	lsrs	r1, r1, #1
 8008c02:	2000      	movs	r0, #0
 8008c04:	460c      	mov	r4, r1
 8008c06:	4605      	mov	r5, r0
 8008c08:	eb12 0804 	adds.w	r8, r2, r4
 8008c0c:	eb43 0905 	adc.w	r9, r3, r5
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	685b      	ldr	r3, [r3, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	469a      	mov	sl, r3
 8008c18:	4693      	mov	fp, r2
 8008c1a:	4652      	mov	r2, sl
 8008c1c:	465b      	mov	r3, fp
 8008c1e:	4640      	mov	r0, r8
 8008c20:	4649      	mov	r1, r9
 8008c22:	f7f7 faf9 	bl	8000218 <__aeabi_uldivmod>
 8008c26:	4602      	mov	r2, r0
 8008c28:	460b      	mov	r3, r1
 8008c2a:	4613      	mov	r3, r2
 8008c2c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008c2e:	6a3b      	ldr	r3, [r7, #32]
 8008c30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c34:	d308      	bcc.n	8008c48 <UART_SetConfig+0x430>
 8008c36:	6a3b      	ldr	r3, [r7, #32]
 8008c38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c3c:	d204      	bcs.n	8008c48 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	6a3a      	ldr	r2, [r7, #32]
 8008c44:	60da      	str	r2, [r3, #12]
 8008c46:	e0ce      	b.n	8008de6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008c4e:	e0ca      	b.n	8008de6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	69db      	ldr	r3, [r3, #28]
 8008c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c58:	d166      	bne.n	8008d28 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008c5a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008c5e:	2b08      	cmp	r3, #8
 8008c60:	d827      	bhi.n	8008cb2 <UART_SetConfig+0x49a>
 8008c62:	a201      	add	r2, pc, #4	@ (adr r2, 8008c68 <UART_SetConfig+0x450>)
 8008c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c68:	08008c8d 	.word	0x08008c8d
 8008c6c:	08008c95 	.word	0x08008c95
 8008c70:	08008c9d 	.word	0x08008c9d
 8008c74:	08008cb3 	.word	0x08008cb3
 8008c78:	08008ca3 	.word	0x08008ca3
 8008c7c:	08008cb3 	.word	0x08008cb3
 8008c80:	08008cb3 	.word	0x08008cb3
 8008c84:	08008cb3 	.word	0x08008cb3
 8008c88:	08008cab 	.word	0x08008cab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c8c:	f7fe ff52 	bl	8007b34 <HAL_RCC_GetPCLK1Freq>
 8008c90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c92:	e014      	b.n	8008cbe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c94:	f7fe ff64 	bl	8007b60 <HAL_RCC_GetPCLK2Freq>
 8008c98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c9a:	e010      	b.n	8008cbe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c9c:	4b4e      	ldr	r3, [pc, #312]	@ (8008dd8 <UART_SetConfig+0x5c0>)
 8008c9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ca0:	e00d      	b.n	8008cbe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ca2:	f7fe fed9 	bl	8007a58 <HAL_RCC_GetSysClockFreq>
 8008ca6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ca8:	e009      	b.n	8008cbe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008caa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008cae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008cb0:	e005      	b.n	8008cbe <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008cbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	f000 8090 	beq.w	8008de6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cca:	4a44      	ldr	r2, [pc, #272]	@ (8008ddc <UART_SetConfig+0x5c4>)
 8008ccc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008cd8:	005a      	lsls	r2, r3, #1
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	085b      	lsrs	r3, r3, #1
 8008ce0:	441a      	add	r2, r3
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008cec:	6a3b      	ldr	r3, [r7, #32]
 8008cee:	2b0f      	cmp	r3, #15
 8008cf0:	d916      	bls.n	8008d20 <UART_SetConfig+0x508>
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cf8:	d212      	bcs.n	8008d20 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008cfa:	6a3b      	ldr	r3, [r7, #32]
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	f023 030f 	bic.w	r3, r3, #15
 8008d02:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d04:	6a3b      	ldr	r3, [r7, #32]
 8008d06:	085b      	lsrs	r3, r3, #1
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	f003 0307 	and.w	r3, r3, #7
 8008d0e:	b29a      	uxth	r2, r3
 8008d10:	8bfb      	ldrh	r3, [r7, #30]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	8bfa      	ldrh	r2, [r7, #30]
 8008d1c:	60da      	str	r2, [r3, #12]
 8008d1e:	e062      	b.n	8008de6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008d20:	2301      	movs	r3, #1
 8008d22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008d26:	e05e      	b.n	8008de6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d28:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008d2c:	2b08      	cmp	r3, #8
 8008d2e:	d828      	bhi.n	8008d82 <UART_SetConfig+0x56a>
 8008d30:	a201      	add	r2, pc, #4	@ (adr r2, 8008d38 <UART_SetConfig+0x520>)
 8008d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d36:	bf00      	nop
 8008d38:	08008d5d 	.word	0x08008d5d
 8008d3c:	08008d65 	.word	0x08008d65
 8008d40:	08008d6d 	.word	0x08008d6d
 8008d44:	08008d83 	.word	0x08008d83
 8008d48:	08008d73 	.word	0x08008d73
 8008d4c:	08008d83 	.word	0x08008d83
 8008d50:	08008d83 	.word	0x08008d83
 8008d54:	08008d83 	.word	0x08008d83
 8008d58:	08008d7b 	.word	0x08008d7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d5c:	f7fe feea 	bl	8007b34 <HAL_RCC_GetPCLK1Freq>
 8008d60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d62:	e014      	b.n	8008d8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d64:	f7fe fefc 	bl	8007b60 <HAL_RCC_GetPCLK2Freq>
 8008d68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d6a:	e010      	b.n	8008d8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8008dd8 <UART_SetConfig+0x5c0>)
 8008d6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d70:	e00d      	b.n	8008d8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d72:	f7fe fe71 	bl	8007a58 <HAL_RCC_GetSysClockFreq>
 8008d76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d78:	e009      	b.n	8008d8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d80:	e005      	b.n	8008d8e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008d82:	2300      	movs	r3, #0
 8008d84:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008d86:	2301      	movs	r3, #1
 8008d88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008d8c:	bf00      	nop
    }

    if (pclk != 0U)
 8008d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d028      	beq.n	8008de6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d98:	4a10      	ldr	r2, [pc, #64]	@ (8008ddc <UART_SetConfig+0x5c4>)
 8008d9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d9e:	461a      	mov	r2, r3
 8008da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da2:	fbb3 f2f2 	udiv	r2, r3, r2
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	085b      	lsrs	r3, r3, #1
 8008dac:	441a      	add	r2, r3
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008db6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008db8:	6a3b      	ldr	r3, [r7, #32]
 8008dba:	2b0f      	cmp	r3, #15
 8008dbc:	d910      	bls.n	8008de0 <UART_SetConfig+0x5c8>
 8008dbe:	6a3b      	ldr	r3, [r7, #32]
 8008dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008dc4:	d20c      	bcs.n	8008de0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008dc6:	6a3b      	ldr	r3, [r7, #32]
 8008dc8:	b29a      	uxth	r2, r3
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	60da      	str	r2, [r3, #12]
 8008dd0:	e009      	b.n	8008de6 <UART_SetConfig+0x5ce>
 8008dd2:	bf00      	nop
 8008dd4:	40008000 	.word	0x40008000
 8008dd8:	00f42400 	.word	0x00f42400
 8008ddc:	0800a63c 	.word	0x0800a63c
      }
      else
      {
        ret = HAL_ERROR;
 8008de0:	2301      	movs	r3, #1
 8008de2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	2201      	movs	r2, #1
 8008dea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	2201      	movs	r2, #1
 8008df2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008e02:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3730      	adds	r7, #48	@ 0x30
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008e10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e1c:	f003 0308 	and.w	r3, r3, #8
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d00a      	beq.n	8008e3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	430a      	orrs	r2, r1
 8008e38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e3e:	f003 0301 	and.w	r3, r3, #1
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d00a      	beq.n	8008e5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	430a      	orrs	r2, r1
 8008e5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e60:	f003 0302 	and.w	r3, r3, #2
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d00a      	beq.n	8008e7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	430a      	orrs	r2, r1
 8008e7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e82:	f003 0304 	and.w	r3, r3, #4
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d00a      	beq.n	8008ea0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	430a      	orrs	r2, r1
 8008e9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ea4:	f003 0310 	and.w	r3, r3, #16
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d00a      	beq.n	8008ec2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	689b      	ldr	r3, [r3, #8]
 8008eb2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	430a      	orrs	r2, r1
 8008ec0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec6:	f003 0320 	and.w	r3, r3, #32
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d00a      	beq.n	8008ee4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	430a      	orrs	r2, r1
 8008ee2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d01a      	beq.n	8008f26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	430a      	orrs	r2, r1
 8008f04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f0e:	d10a      	bne.n	8008f26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d00a      	beq.n	8008f48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	430a      	orrs	r2, r1
 8008f46:	605a      	str	r2, [r3, #4]
  }
}
 8008f48:	bf00      	nop
 8008f4a:	370c      	adds	r7, #12
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b098      	sub	sp, #96	@ 0x60
 8008f58:	af02      	add	r7, sp, #8
 8008f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f64:	f7f8 fe48 	bl	8001bf8 <HAL_GetTick>
 8008f68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f003 0308 	and.w	r3, r3, #8
 8008f74:	2b08      	cmp	r3, #8
 8008f76:	d12f      	bne.n	8008fd8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008f7c:	9300      	str	r3, [sp, #0]
 8008f7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f80:	2200      	movs	r2, #0
 8008f82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f000 f88e 	bl	80090a8 <UART_WaitOnFlagUntilTimeout>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d022      	beq.n	8008fd8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f9a:	e853 3f00 	ldrex	r3, [r3]
 8008f9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fa2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008fa6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	461a      	mov	r2, r3
 8008fae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008fb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008fb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008fb8:	e841 2300 	strex	r3, r2, [r1]
 8008fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008fbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d1e6      	bne.n	8008f92 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2220      	movs	r2, #32
 8008fc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fd4:	2303      	movs	r3, #3
 8008fd6:	e063      	b.n	80090a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f003 0304 	and.w	r3, r3, #4
 8008fe2:	2b04      	cmp	r3, #4
 8008fe4:	d149      	bne.n	800907a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fe6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008fea:	9300      	str	r3, [sp, #0]
 8008fec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 f857 	bl	80090a8 <UART_WaitOnFlagUntilTimeout>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d03c      	beq.n	800907a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009008:	e853 3f00 	ldrex	r3, [r3]
 800900c:	623b      	str	r3, [r7, #32]
   return(result);
 800900e:	6a3b      	ldr	r3, [r7, #32]
 8009010:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009014:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	461a      	mov	r2, r3
 800901c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800901e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009020:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009022:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009024:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009026:	e841 2300 	strex	r3, r2, [r1]
 800902a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800902c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800902e:	2b00      	cmp	r3, #0
 8009030:	d1e6      	bne.n	8009000 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	3308      	adds	r3, #8
 8009038:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	e853 3f00 	ldrex	r3, [r3]
 8009040:	60fb      	str	r3, [r7, #12]
   return(result);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f023 0301 	bic.w	r3, r3, #1
 8009048:	64bb      	str	r3, [r7, #72]	@ 0x48
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	3308      	adds	r3, #8
 8009050:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009052:	61fa      	str	r2, [r7, #28]
 8009054:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009056:	69b9      	ldr	r1, [r7, #24]
 8009058:	69fa      	ldr	r2, [r7, #28]
 800905a:	e841 2300 	strex	r3, r2, [r1]
 800905e:	617b      	str	r3, [r7, #20]
   return(result);
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d1e5      	bne.n	8009032 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2220      	movs	r2, #32
 800906a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009076:	2303      	movs	r3, #3
 8009078:	e012      	b.n	80090a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2220      	movs	r2, #32
 800907e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2220      	movs	r2, #32
 8009086:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2200      	movs	r2, #0
 800908e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2200      	movs	r2, #0
 8009094:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2200      	movs	r2, #0
 800909a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3758      	adds	r7, #88	@ 0x58
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	60f8      	str	r0, [r7, #12]
 80090b0:	60b9      	str	r1, [r7, #8]
 80090b2:	603b      	str	r3, [r7, #0]
 80090b4:	4613      	mov	r3, r2
 80090b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090b8:	e04f      	b.n	800915a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090ba:	69bb      	ldr	r3, [r7, #24]
 80090bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090c0:	d04b      	beq.n	800915a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090c2:	f7f8 fd99 	bl	8001bf8 <HAL_GetTick>
 80090c6:	4602      	mov	r2, r0
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	1ad3      	subs	r3, r2, r3
 80090cc:	69ba      	ldr	r2, [r7, #24]
 80090ce:	429a      	cmp	r2, r3
 80090d0:	d302      	bcc.n	80090d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80090d2:	69bb      	ldr	r3, [r7, #24]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d101      	bne.n	80090dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80090d8:	2303      	movs	r3, #3
 80090da:	e04e      	b.n	800917a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f003 0304 	and.w	r3, r3, #4
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d037      	beq.n	800915a <UART_WaitOnFlagUntilTimeout+0xb2>
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	2b80      	cmp	r3, #128	@ 0x80
 80090ee:	d034      	beq.n	800915a <UART_WaitOnFlagUntilTimeout+0xb2>
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	2b40      	cmp	r3, #64	@ 0x40
 80090f4:	d031      	beq.n	800915a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	69db      	ldr	r3, [r3, #28]
 80090fc:	f003 0308 	and.w	r3, r3, #8
 8009100:	2b08      	cmp	r3, #8
 8009102:	d110      	bne.n	8009126 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	2208      	movs	r2, #8
 800910a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800910c:	68f8      	ldr	r0, [r7, #12]
 800910e:	f000 f838 	bl	8009182 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2208      	movs	r2, #8
 8009116:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2200      	movs	r2, #0
 800911e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	e029      	b.n	800917a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	69db      	ldr	r3, [r3, #28]
 800912c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009130:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009134:	d111      	bne.n	800915a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800913e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009140:	68f8      	ldr	r0, [r7, #12]
 8009142:	f000 f81e 	bl	8009182 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2220      	movs	r2, #32
 800914a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2200      	movs	r2, #0
 8009152:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009156:	2303      	movs	r3, #3
 8009158:	e00f      	b.n	800917a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	69da      	ldr	r2, [r3, #28]
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	4013      	ands	r3, r2
 8009164:	68ba      	ldr	r2, [r7, #8]
 8009166:	429a      	cmp	r2, r3
 8009168:	bf0c      	ite	eq
 800916a:	2301      	moveq	r3, #1
 800916c:	2300      	movne	r3, #0
 800916e:	b2db      	uxtb	r3, r3
 8009170:	461a      	mov	r2, r3
 8009172:	79fb      	ldrb	r3, [r7, #7]
 8009174:	429a      	cmp	r2, r3
 8009176:	d0a0      	beq.n	80090ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009178:	2300      	movs	r3, #0
}
 800917a:	4618      	mov	r0, r3
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}

08009182 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009182:	b480      	push	{r7}
 8009184:	b095      	sub	sp, #84	@ 0x54
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009192:	e853 3f00 	ldrex	r3, [r3]
 8009196:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800919e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	461a      	mov	r2, r3
 80091a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80091aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80091ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80091b0:	e841 2300 	strex	r3, r2, [r1]
 80091b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80091b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d1e6      	bne.n	800918a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	3308      	adds	r3, #8
 80091c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c4:	6a3b      	ldr	r3, [r7, #32]
 80091c6:	e853 3f00 	ldrex	r3, [r3]
 80091ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80091cc:	69fb      	ldr	r3, [r7, #28]
 80091ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80091d2:	f023 0301 	bic.w	r3, r3, #1
 80091d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	3308      	adds	r3, #8
 80091de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80091e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80091e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80091e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091e8:	e841 2300 	strex	r3, r2, [r1]
 80091ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80091ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d1e3      	bne.n	80091bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d118      	bne.n	800922e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	e853 3f00 	ldrex	r3, [r3]
 8009208:	60bb      	str	r3, [r7, #8]
   return(result);
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	f023 0310 	bic.w	r3, r3, #16
 8009210:	647b      	str	r3, [r7, #68]	@ 0x44
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	461a      	mov	r2, r3
 8009218:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800921a:	61bb      	str	r3, [r7, #24]
 800921c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921e:	6979      	ldr	r1, [r7, #20]
 8009220:	69ba      	ldr	r2, [r7, #24]
 8009222:	e841 2300 	strex	r3, r2, [r1]
 8009226:	613b      	str	r3, [r7, #16]
   return(result);
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d1e6      	bne.n	80091fc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2220      	movs	r2, #32
 8009232:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009242:	bf00      	nop
 8009244:	3754      	adds	r7, #84	@ 0x54
 8009246:	46bd      	mov	sp, r7
 8009248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924c:	4770      	bx	lr

0800924e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800924e:	b580      	push	{r7, lr}
 8009250:	b084      	sub	sp, #16
 8009252:	af00      	add	r7, sp, #0
 8009254:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800925a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2200      	movs	r2, #0
 8009260:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f7ff fac1 	bl	80087ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800926a:	bf00      	nop
 800926c:	3710      	adds	r7, #16
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}

08009272 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009272:	b580      	push	{r7, lr}
 8009274:	b088      	sub	sp, #32
 8009276:	af00      	add	r7, sp, #0
 8009278:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	e853 3f00 	ldrex	r3, [r3]
 8009286:	60bb      	str	r3, [r7, #8]
   return(result);
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800928e:	61fb      	str	r3, [r7, #28]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	461a      	mov	r2, r3
 8009296:	69fb      	ldr	r3, [r7, #28]
 8009298:	61bb      	str	r3, [r7, #24]
 800929a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800929c:	6979      	ldr	r1, [r7, #20]
 800929e:	69ba      	ldr	r2, [r7, #24]
 80092a0:	e841 2300 	strex	r3, r2, [r1]
 80092a4:	613b      	str	r3, [r7, #16]
   return(result);
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d1e6      	bne.n	800927a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2220      	movs	r2, #32
 80092b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2200      	movs	r2, #0
 80092b8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f7ff fa8c 	bl	80087d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092c0:	bf00      	nop
 80092c2:	3720      	adds	r7, #32
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80092f8:	bf00      	nop
 80092fa:	370c      	adds	r7, #12
 80092fc:	46bd      	mov	sp, r7
 80092fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009302:	4770      	bx	lr

08009304 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009312:	2b01      	cmp	r3, #1
 8009314:	d101      	bne.n	800931a <HAL_UARTEx_DisableFifoMode+0x16>
 8009316:	2302      	movs	r3, #2
 8009318:	e027      	b.n	800936a <HAL_UARTEx_DisableFifoMode+0x66>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2201      	movs	r2, #1
 800931e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2224      	movs	r2, #36	@ 0x24
 8009326:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f022 0201 	bic.w	r2, r2, #1
 8009340:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009348:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	68fa      	ldr	r2, [r7, #12]
 8009356:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2220      	movs	r2, #32
 800935c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2200      	movs	r2, #0
 8009364:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009368:	2300      	movs	r3, #0
}
 800936a:	4618      	mov	r0, r3
 800936c:	3714      	adds	r7, #20
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr

08009376 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009376:	b580      	push	{r7, lr}
 8009378:	b084      	sub	sp, #16
 800937a:	af00      	add	r7, sp, #0
 800937c:	6078      	str	r0, [r7, #4]
 800937e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009386:	2b01      	cmp	r3, #1
 8009388:	d101      	bne.n	800938e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800938a:	2302      	movs	r3, #2
 800938c:	e02d      	b.n	80093ea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2201      	movs	r2, #1
 8009392:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2224      	movs	r2, #36	@ 0x24
 800939a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f022 0201 	bic.w	r2, r2, #1
 80093b4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	683a      	ldr	r2, [r7, #0]
 80093c6:	430a      	orrs	r2, r1
 80093c8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 f850 	bl	8009470 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2220      	movs	r2, #32
 80093dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80093e8:	2300      	movs	r3, #0
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3710      	adds	r7, #16
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}

080093f2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80093f2:	b580      	push	{r7, lr}
 80093f4:	b084      	sub	sp, #16
 80093f6:	af00      	add	r7, sp, #0
 80093f8:	6078      	str	r0, [r7, #4]
 80093fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009402:	2b01      	cmp	r3, #1
 8009404:	d101      	bne.n	800940a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009406:	2302      	movs	r3, #2
 8009408:	e02d      	b.n	8009466 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2201      	movs	r2, #1
 800940e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2224      	movs	r2, #36	@ 0x24
 8009416:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	681a      	ldr	r2, [r3, #0]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f022 0201 	bic.w	r2, r2, #1
 8009430:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	683a      	ldr	r2, [r7, #0]
 8009442:	430a      	orrs	r2, r1
 8009444:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 f812 	bl	8009470 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2220      	movs	r2, #32
 8009458:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2200      	movs	r2, #0
 8009460:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3710      	adds	r7, #16
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
	...

08009470 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009470:	b480      	push	{r7}
 8009472:	b085      	sub	sp, #20
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800947c:	2b00      	cmp	r3, #0
 800947e:	d108      	bne.n	8009492 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2201      	movs	r2, #1
 800948c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009490:	e031      	b.n	80094f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009492:	2308      	movs	r3, #8
 8009494:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009496:	2308      	movs	r3, #8
 8009498:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	689b      	ldr	r3, [r3, #8]
 80094a0:	0e5b      	lsrs	r3, r3, #25
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	f003 0307 	and.w	r3, r3, #7
 80094a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	689b      	ldr	r3, [r3, #8]
 80094b0:	0f5b      	lsrs	r3, r3, #29
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	f003 0307 	and.w	r3, r3, #7
 80094b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80094ba:	7bbb      	ldrb	r3, [r7, #14]
 80094bc:	7b3a      	ldrb	r2, [r7, #12]
 80094be:	4911      	ldr	r1, [pc, #68]	@ (8009504 <UARTEx_SetNbDataToProcess+0x94>)
 80094c0:	5c8a      	ldrb	r2, [r1, r2]
 80094c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80094c6:	7b3a      	ldrb	r2, [r7, #12]
 80094c8:	490f      	ldr	r1, [pc, #60]	@ (8009508 <UARTEx_SetNbDataToProcess+0x98>)
 80094ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80094cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80094d0:	b29a      	uxth	r2, r3
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80094d8:	7bfb      	ldrb	r3, [r7, #15]
 80094da:	7b7a      	ldrb	r2, [r7, #13]
 80094dc:	4909      	ldr	r1, [pc, #36]	@ (8009504 <UARTEx_SetNbDataToProcess+0x94>)
 80094de:	5c8a      	ldrb	r2, [r1, r2]
 80094e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80094e4:	7b7a      	ldrb	r2, [r7, #13]
 80094e6:	4908      	ldr	r1, [pc, #32]	@ (8009508 <UARTEx_SetNbDataToProcess+0x98>)
 80094e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80094ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80094ee:	b29a      	uxth	r2, r3
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80094f6:	bf00      	nop
 80094f8:	3714      	adds	r7, #20
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	0800a654 	.word	0x0800a654
 8009508:	0800a65c 	.word	0x0800a65c

0800950c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800950c:	b480      	push	{r7}
 800950e:	b08b      	sub	sp, #44	@ 0x2c
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681a      	ldr	r2, [r3, #0]
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	fa93 f3a3 	rbit	r3, r3
 8009526:	613b      	str	r3, [r7, #16]
  return result;
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800952c:	69bb      	ldr	r3, [r7, #24]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d101      	bne.n	8009536 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8009532:	2320      	movs	r3, #32
 8009534:	e003      	b.n	800953e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8009536:	69bb      	ldr	r3, [r7, #24]
 8009538:	fab3 f383 	clz	r3, r3
 800953c:	b2db      	uxtb	r3, r3
 800953e:	005b      	lsls	r3, r3, #1
 8009540:	2103      	movs	r1, #3
 8009542:	fa01 f303 	lsl.w	r3, r1, r3
 8009546:	43db      	mvns	r3, r3
 8009548:	401a      	ands	r2, r3
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800954e:	6a3b      	ldr	r3, [r7, #32]
 8009550:	fa93 f3a3 	rbit	r3, r3
 8009554:	61fb      	str	r3, [r7, #28]
  return result;
 8009556:	69fb      	ldr	r3, [r7, #28]
 8009558:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800955a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955c:	2b00      	cmp	r3, #0
 800955e:	d101      	bne.n	8009564 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8009560:	2320      	movs	r3, #32
 8009562:	e003      	b.n	800956c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8009564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009566:	fab3 f383 	clz	r3, r3
 800956a:	b2db      	uxtb	r3, r3
 800956c:	005b      	lsls	r3, r3, #1
 800956e:	6879      	ldr	r1, [r7, #4]
 8009570:	fa01 f303 	lsl.w	r3, r1, r3
 8009574:	431a      	orrs	r2, r3
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	601a      	str	r2, [r3, #0]
}
 800957a:	bf00      	nop
 800957c:	372c      	adds	r7, #44	@ 0x2c
 800957e:	46bd      	mov	sp, r7
 8009580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009584:	4770      	bx	lr

08009586 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8009586:	b480      	push	{r7}
 8009588:	b085      	sub	sp, #20
 800958a:	af00      	add	r7, sp, #0
 800958c:	60f8      	str	r0, [r7, #12]
 800958e:	60b9      	str	r1, [r7, #8]
 8009590:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	685a      	ldr	r2, [r3, #4]
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	43db      	mvns	r3, r3
 800959a:	401a      	ands	r2, r3
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	6879      	ldr	r1, [r7, #4]
 80095a0:	fb01 f303 	mul.w	r3, r1, r3
 80095a4:	431a      	orrs	r2, r3
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	605a      	str	r2, [r3, #4]
}
 80095aa:	bf00      	nop
 80095ac:	3714      	adds	r7, #20
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr

080095b6 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80095b6:	b480      	push	{r7}
 80095b8:	b08b      	sub	sp, #44	@ 0x2c
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	60f8      	str	r0, [r7, #12]
 80095be:	60b9      	str	r1, [r7, #8]
 80095c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	689a      	ldr	r2, [r3, #8]
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	fa93 f3a3 	rbit	r3, r3
 80095d0:	613b      	str	r3, [r7, #16]
  return result;
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80095d6:	69bb      	ldr	r3, [r7, #24]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d101      	bne.n	80095e0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80095dc:	2320      	movs	r3, #32
 80095de:	e003      	b.n	80095e8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80095e0:	69bb      	ldr	r3, [r7, #24]
 80095e2:	fab3 f383 	clz	r3, r3
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	005b      	lsls	r3, r3, #1
 80095ea:	2103      	movs	r1, #3
 80095ec:	fa01 f303 	lsl.w	r3, r1, r3
 80095f0:	43db      	mvns	r3, r3
 80095f2:	401a      	ands	r2, r3
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095f8:	6a3b      	ldr	r3, [r7, #32]
 80095fa:	fa93 f3a3 	rbit	r3, r3
 80095fe:	61fb      	str	r3, [r7, #28]
  return result;
 8009600:	69fb      	ldr	r3, [r7, #28]
 8009602:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009606:	2b00      	cmp	r3, #0
 8009608:	d101      	bne.n	800960e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800960a:	2320      	movs	r3, #32
 800960c:	e003      	b.n	8009616 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800960e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009610:	fab3 f383 	clz	r3, r3
 8009614:	b2db      	uxtb	r3, r3
 8009616:	005b      	lsls	r3, r3, #1
 8009618:	6879      	ldr	r1, [r7, #4]
 800961a:	fa01 f303 	lsl.w	r3, r1, r3
 800961e:	431a      	orrs	r2, r3
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8009624:	bf00      	nop
 8009626:	372c      	adds	r7, #44	@ 0x2c
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8009630:	b480      	push	{r7}
 8009632:	b08b      	sub	sp, #44	@ 0x2c
 8009634:	af00      	add	r7, sp, #0
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	60b9      	str	r1, [r7, #8]
 800963a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	68da      	ldr	r2, [r3, #12]
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	fa93 f3a3 	rbit	r3, r3
 800964a:	613b      	str	r3, [r7, #16]
  return result;
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009650:	69bb      	ldr	r3, [r7, #24]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d101      	bne.n	800965a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8009656:	2320      	movs	r3, #32
 8009658:	e003      	b.n	8009662 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	fab3 f383 	clz	r3, r3
 8009660:	b2db      	uxtb	r3, r3
 8009662:	005b      	lsls	r3, r3, #1
 8009664:	2103      	movs	r1, #3
 8009666:	fa01 f303 	lsl.w	r3, r1, r3
 800966a:	43db      	mvns	r3, r3
 800966c:	401a      	ands	r2, r3
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009672:	6a3b      	ldr	r3, [r7, #32]
 8009674:	fa93 f3a3 	rbit	r3, r3
 8009678:	61fb      	str	r3, [r7, #28]
  return result;
 800967a:	69fb      	ldr	r3, [r7, #28]
 800967c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800967e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009680:	2b00      	cmp	r3, #0
 8009682:	d101      	bne.n	8009688 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8009684:	2320      	movs	r3, #32
 8009686:	e003      	b.n	8009690 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8009688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800968a:	fab3 f383 	clz	r3, r3
 800968e:	b2db      	uxtb	r3, r3
 8009690:	005b      	lsls	r3, r3, #1
 8009692:	6879      	ldr	r1, [r7, #4]
 8009694:	fa01 f303 	lsl.w	r3, r1, r3
 8009698:	431a      	orrs	r2, r3
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	60da      	str	r2, [r3, #12]
}
 800969e:	bf00      	nop
 80096a0:	372c      	adds	r7, #44	@ 0x2c
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr

080096aa <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80096aa:	b480      	push	{r7}
 80096ac:	b08b      	sub	sp, #44	@ 0x2c
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	60f8      	str	r0, [r7, #12]
 80096b2:	60b9      	str	r1, [r7, #8]
 80096b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	6a1a      	ldr	r2, [r3, #32]
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	fa93 f3a3 	rbit	r3, r3
 80096c4:	613b      	str	r3, [r7, #16]
  return result;
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80096d0:	2320      	movs	r3, #32
 80096d2:	e003      	b.n	80096dc <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80096d4:	69bb      	ldr	r3, [r7, #24]
 80096d6:	fab3 f383 	clz	r3, r3
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	009b      	lsls	r3, r3, #2
 80096de:	210f      	movs	r1, #15
 80096e0:	fa01 f303 	lsl.w	r3, r1, r3
 80096e4:	43db      	mvns	r3, r3
 80096e6:	401a      	ands	r2, r3
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096ec:	6a3b      	ldr	r3, [r7, #32]
 80096ee:	fa93 f3a3 	rbit	r3, r3
 80096f2:	61fb      	str	r3, [r7, #28]
  return result;
 80096f4:	69fb      	ldr	r3, [r7, #28]
 80096f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80096f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d101      	bne.n	8009702 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80096fe:	2320      	movs	r3, #32
 8009700:	e003      	b.n	800970a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8009702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009704:	fab3 f383 	clz	r3, r3
 8009708:	b2db      	uxtb	r3, r3
 800970a:	009b      	lsls	r3, r3, #2
 800970c:	6879      	ldr	r1, [r7, #4]
 800970e:	fa01 f303 	lsl.w	r3, r1, r3
 8009712:	431a      	orrs	r2, r3
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8009718:	bf00      	nop
 800971a:	372c      	adds	r7, #44	@ 0x2c
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr

08009724 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8009724:	b480      	push	{r7}
 8009726:	b08b      	sub	sp, #44	@ 0x2c
 8009728:	af00      	add	r7, sp, #0
 800972a:	60f8      	str	r0, [r7, #12]
 800972c:	60b9      	str	r1, [r7, #8]
 800972e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	0a1b      	lsrs	r3, r3, #8
 8009738:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	fa93 f3a3 	rbit	r3, r3
 8009740:	613b      	str	r3, [r7, #16]
  return result;
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009746:	69bb      	ldr	r3, [r7, #24]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d101      	bne.n	8009750 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800974c:	2320      	movs	r3, #32
 800974e:	e003      	b.n	8009758 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8009750:	69bb      	ldr	r3, [r7, #24]
 8009752:	fab3 f383 	clz	r3, r3
 8009756:	b2db      	uxtb	r3, r3
 8009758:	009b      	lsls	r3, r3, #2
 800975a:	210f      	movs	r1, #15
 800975c:	fa01 f303 	lsl.w	r3, r1, r3
 8009760:	43db      	mvns	r3, r3
 8009762:	401a      	ands	r2, r3
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	0a1b      	lsrs	r3, r3, #8
 8009768:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800976a:	6a3b      	ldr	r3, [r7, #32]
 800976c:	fa93 f3a3 	rbit	r3, r3
 8009770:	61fb      	str	r3, [r7, #28]
  return result;
 8009772:	69fb      	ldr	r3, [r7, #28]
 8009774:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009778:	2b00      	cmp	r3, #0
 800977a:	d101      	bne.n	8009780 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800977c:	2320      	movs	r3, #32
 800977e:	e003      	b.n	8009788 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8009780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009782:	fab3 f383 	clz	r3, r3
 8009786:	b2db      	uxtb	r3, r3
 8009788:	009b      	lsls	r3, r3, #2
 800978a:	6879      	ldr	r1, [r7, #4]
 800978c:	fa01 f303 	lsl.w	r3, r1, r3
 8009790:	431a      	orrs	r2, r3
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8009796:	bf00      	nop
 8009798:	372c      	adds	r7, #44	@ 0x2c
 800979a:	46bd      	mov	sp, r7
 800979c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a0:	4770      	bx	lr

080097a2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80097a2:	b580      	push	{r7, lr}
 80097a4:	b088      	sub	sp, #32
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	6078      	str	r0, [r7, #4]
 80097aa:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80097b2:	693b      	ldr	r3, [r7, #16]
 80097b4:	fa93 f3a3 	rbit	r3, r3
 80097b8:	60fb      	str	r3, [r7, #12]
  return result;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d101      	bne.n	80097c8 <LL_GPIO_Init+0x26>
    return 32U;
 80097c4:	2320      	movs	r3, #32
 80097c6:	e003      	b.n	80097d0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	fab3 f383 	clz	r3, r3
 80097ce:	b2db      	uxtb	r3, r3
 80097d0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80097d2:	e048      	b.n	8009866 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	681a      	ldr	r2, [r3, #0]
 80097d8:	2101      	movs	r1, #1
 80097da:	69fb      	ldr	r3, [r7, #28]
 80097dc:	fa01 f303 	lsl.w	r3, r1, r3
 80097e0:	4013      	ands	r3, r2
 80097e2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80097e4:	69bb      	ldr	r3, [r7, #24]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d03a      	beq.n	8009860 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d003      	beq.n	80097fa <LL_GPIO_Init+0x58>
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	2b02      	cmp	r3, #2
 80097f8:	d10e      	bne.n	8009818 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	461a      	mov	r2, r3
 8009800:	69b9      	ldr	r1, [r7, #24]
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f7ff fed7 	bl	80095b6 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	6819      	ldr	r1, [r3, #0]
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	461a      	mov	r2, r3
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f7ff feb7 	bl	8009586 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	691b      	ldr	r3, [r3, #16]
 800981c:	461a      	mov	r2, r3
 800981e:	69b9      	ldr	r1, [r7, #24]
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f7ff ff05 	bl	8009630 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	2b02      	cmp	r3, #2
 800982c:	d111      	bne.n	8009852 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800982e:	69bb      	ldr	r3, [r7, #24]
 8009830:	2bff      	cmp	r3, #255	@ 0xff
 8009832:	d807      	bhi.n	8009844 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	695b      	ldr	r3, [r3, #20]
 8009838:	461a      	mov	r2, r3
 800983a:	69b9      	ldr	r1, [r7, #24]
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f7ff ff34 	bl	80096aa <LL_GPIO_SetAFPin_0_7>
 8009842:	e006      	b.n	8009852 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	695b      	ldr	r3, [r3, #20]
 8009848:	461a      	mov	r2, r3
 800984a:	69b9      	ldr	r1, [r7, #24]
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f7ff ff69 	bl	8009724 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	461a      	mov	r2, r3
 8009858:	69b9      	ldr	r1, [r7, #24]
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f7ff fe56 	bl	800950c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8009860:	69fb      	ldr	r3, [r7, #28]
 8009862:	3301      	adds	r3, #1
 8009864:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	69fb      	ldr	r3, [r7, #28]
 800986c:	fa22 f303 	lsr.w	r3, r2, r3
 8009870:	2b00      	cmp	r3, #0
 8009872:	d1af      	bne.n	80097d4 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8009874:	2300      	movs	r3, #0
}
 8009876:	4618      	mov	r0, r3
 8009878:	3720      	adds	r7, #32
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}

0800987e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800987e:	b480      	push	{r7}
 8009880:	b085      	sub	sp, #20
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009886:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800988a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009892:	b29a      	uxth	r2, r3
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	b29b      	uxth	r3, r3
 8009898:	43db      	mvns	r3, r3
 800989a:	b29b      	uxth	r3, r3
 800989c:	4013      	ands	r3, r2
 800989e:	b29a      	uxth	r2, r3
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80098a6:	2300      	movs	r3, #0
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3714      	adds	r7, #20
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr

080098b4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b085      	sub	sp, #20
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	60f8      	str	r0, [r7, #12]
 80098bc:	1d3b      	adds	r3, r7, #4
 80098be:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2201      	movs	r2, #1
 80098c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2200      	movs	r2, #0
 80098ce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	2200      	movs	r2, #0
 80098de:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80098e2:	2300      	movs	r3, #0
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3714      	adds	r7, #20
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b0ac      	sub	sp, #176	@ 0xb0
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	785b      	ldrb	r3, [r3, #1]
 80098fe:	2b01      	cmp	r3, #1
 8009900:	f040 84ca 	bne.w	800a298 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	699a      	ldr	r2, [r3, #24]
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	691b      	ldr	r3, [r3, #16]
 800990c:	429a      	cmp	r2, r3
 800990e:	d904      	bls.n	800991a <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	691b      	ldr	r3, [r3, #16]
 8009914:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009918:	e003      	b.n	8009922 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	699b      	ldr	r3, [r3, #24]
 800991e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	7b1b      	ldrb	r3, [r3, #12]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d122      	bne.n	8009970 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	6959      	ldr	r1, [r3, #20]
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	88da      	ldrh	r2, [r3, #6]
 8009932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009936:	b29b      	uxth	r3, r3
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 fdac 	bl	800a496 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	613b      	str	r3, [r7, #16]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009948:	b29b      	uxth	r3, r3
 800994a:	461a      	mov	r2, r3
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	4413      	add	r3, r2
 8009950:	613b      	str	r3, [r7, #16]
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	781b      	ldrb	r3, [r3, #0]
 8009956:	00da      	lsls	r2, r3, #3
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	4413      	add	r3, r2
 800995c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009960:	60fb      	str	r3, [r7, #12]
 8009962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009966:	b29a      	uxth	r2, r3
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	801a      	strh	r2, [r3, #0]
 800996c:	f000 bc6f 	b.w	800a24e <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	78db      	ldrb	r3, [r3, #3]
 8009974:	2b02      	cmp	r3, #2
 8009976:	f040 831e 	bne.w	8009fb6 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	6a1a      	ldr	r2, [r3, #32]
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	429a      	cmp	r2, r3
 8009984:	f240 82cf 	bls.w	8009f26 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	4413      	add	r3, r2
 8009992:	881b      	ldrh	r3, [r3, #0]
 8009994:	b29b      	uxth	r3, r3
 8009996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800999a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800999e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	441a      	add	r2, r3
 80099ac:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80099b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099b8:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80099bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	6a1a      	ldr	r2, [r3, #32]
 80099c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099cc:	1ad2      	subs	r2, r2, r3
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	781b      	ldrb	r3, [r3, #0]
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	4413      	add	r3, r2
 80099dc:	881b      	ldrh	r3, [r3, #0]
 80099de:	b29b      	uxth	r3, r3
 80099e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	f000 814f 	beq.w	8009c88 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	785b      	ldrb	r3, [r3, #1]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d16b      	bne.n	8009ace <USB_EPStartXfer+0x1de>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	461a      	mov	r2, r3
 8009a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a06:	4413      	add	r3, r2
 8009a08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	00da      	lsls	r2, r3, #3
 8009a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a12:	4413      	add	r3, r2
 8009a14:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009a18:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a1c:	881b      	ldrh	r3, [r3, #0]
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a24:	b29a      	uxth	r2, r3
 8009a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a28:	801a      	strh	r2, [r3, #0]
 8009a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d10a      	bne.n	8009a48 <USB_EPStartXfer+0x158>
 8009a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a34:	881b      	ldrh	r3, [r3, #0]
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a40:	b29a      	uxth	r2, r3
 8009a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a44:	801a      	strh	r2, [r3, #0]
 8009a46:	e05b      	b.n	8009b00 <USB_EPStartXfer+0x210>
 8009a48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8009a4e:	d81c      	bhi.n	8009a8a <USB_EPStartXfer+0x19a>
 8009a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a54:	085b      	lsrs	r3, r3, #1
 8009a56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a5e:	f003 0301 	and.w	r3, r3, #1
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d004      	beq.n	8009a70 <USB_EPStartXfer+0x180>
 8009a66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009a6a:	3301      	adds	r3, #1
 8009a6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a72:	881b      	ldrh	r3, [r3, #0]
 8009a74:	b29a      	uxth	r2, r3
 8009a76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	029b      	lsls	r3, r3, #10
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	4313      	orrs	r3, r2
 8009a82:	b29a      	uxth	r2, r3
 8009a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a86:	801a      	strh	r2, [r3, #0]
 8009a88:	e03a      	b.n	8009b00 <USB_EPStartXfer+0x210>
 8009a8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a8e:	095b      	lsrs	r3, r3, #5
 8009a90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009a94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a98:	f003 031f 	and.w	r3, r3, #31
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d104      	bne.n	8009aaa <USB_EPStartXfer+0x1ba>
 8009aa0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009aa4:	3b01      	subs	r3, #1
 8009aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aac:	881b      	ldrh	r3, [r3, #0]
 8009aae:	b29a      	uxth	r2, r3
 8009ab0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009ab4:	b29b      	uxth	r3, r3
 8009ab6:	029b      	lsls	r3, r3, #10
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	4313      	orrs	r3, r2
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ac6:	b29a      	uxth	r2, r3
 8009ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aca:	801a      	strh	r2, [r3, #0]
 8009acc:	e018      	b.n	8009b00 <USB_EPStartXfer+0x210>
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	785b      	ldrb	r3, [r3, #1]
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d114      	bne.n	8009b00 <USB_EPStartXfer+0x210>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	461a      	mov	r2, r3
 8009ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae2:	4413      	add	r3, r2
 8009ae4:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	00da      	lsls	r2, r3, #3
 8009aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aee:	4413      	add	r3, r2
 8009af0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009af6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009afa:	b29a      	uxth	r2, r3
 8009afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009afe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	895b      	ldrh	r3, [r3, #10]
 8009b04:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	6959      	ldr	r1, [r3, #20]
 8009b0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f000 fcbd 	bl	800a496 <USB_WritePMA>
            ep->xfer_buff += len;
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	695a      	ldr	r2, [r3, #20]
 8009b20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b24:	441a      	add	r2, r3
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	6a1a      	ldr	r2, [r3, #32]
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	691b      	ldr	r3, [r3, #16]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d907      	bls.n	8009b46 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	6a1a      	ldr	r2, [r3, #32]
 8009b3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b3e:	1ad2      	subs	r2, r2, r3
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	621a      	str	r2, [r3, #32]
 8009b44:	e006      	b.n	8009b54 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	6a1b      	ldr	r3, [r3, #32]
 8009b4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	2200      	movs	r2, #0
 8009b52:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	785b      	ldrb	r3, [r3, #1]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d16b      	bne.n	8009c34 <USB_EPStartXfer+0x344>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	61bb      	str	r3, [r7, #24]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b66:	b29b      	uxth	r3, r3
 8009b68:	461a      	mov	r2, r3
 8009b6a:	69bb      	ldr	r3, [r7, #24]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	61bb      	str	r3, [r7, #24]
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	00da      	lsls	r2, r3, #3
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	4413      	add	r3, r2
 8009b7a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009b7e:	617b      	str	r3, [r7, #20]
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	881b      	ldrh	r3, [r3, #0]
 8009b84:	b29b      	uxth	r3, r3
 8009b86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b8a:	b29a      	uxth	r2, r3
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	801a      	strh	r2, [r3, #0]
 8009b90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d10a      	bne.n	8009bae <USB_EPStartXfer+0x2be>
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	881b      	ldrh	r3, [r3, #0]
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ba2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ba6:	b29a      	uxth	r2, r3
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	801a      	strh	r2, [r3, #0]
 8009bac:	e05d      	b.n	8009c6a <USB_EPStartXfer+0x37a>
 8009bae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bb2:	2b3e      	cmp	r3, #62	@ 0x3e
 8009bb4:	d81c      	bhi.n	8009bf0 <USB_EPStartXfer+0x300>
 8009bb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bba:	085b      	lsrs	r3, r3, #1
 8009bbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009bc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bc4:	f003 0301 	and.w	r3, r3, #1
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d004      	beq.n	8009bd6 <USB_EPStartXfer+0x2e6>
 8009bcc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	881b      	ldrh	r3, [r3, #0]
 8009bda:	b29a      	uxth	r2, r3
 8009bdc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009be0:	b29b      	uxth	r3, r3
 8009be2:	029b      	lsls	r3, r3, #10
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	4313      	orrs	r3, r2
 8009be8:	b29a      	uxth	r2, r3
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	801a      	strh	r2, [r3, #0]
 8009bee:	e03c      	b.n	8009c6a <USB_EPStartXfer+0x37a>
 8009bf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bf4:	095b      	lsrs	r3, r3, #5
 8009bf6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009bfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bfe:	f003 031f 	and.w	r3, r3, #31
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d104      	bne.n	8009c10 <USB_EPStartXfer+0x320>
 8009c06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009c0a:	3b01      	subs	r3, #1
 8009c0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	881b      	ldrh	r3, [r3, #0]
 8009c14:	b29a      	uxth	r2, r3
 8009c16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009c1a:	b29b      	uxth	r3, r3
 8009c1c:	029b      	lsls	r3, r3, #10
 8009c1e:	b29b      	uxth	r3, r3
 8009c20:	4313      	orrs	r3, r2
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c2c:	b29a      	uxth	r2, r3
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	801a      	strh	r2, [r3, #0]
 8009c32:	e01a      	b.n	8009c6a <USB_EPStartXfer+0x37a>
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	785b      	ldrb	r3, [r3, #1]
 8009c38:	2b01      	cmp	r3, #1
 8009c3a:	d116      	bne.n	8009c6a <USB_EPStartXfer+0x37a>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	623b      	str	r3, [r7, #32]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	461a      	mov	r2, r3
 8009c4a:	6a3b      	ldr	r3, [r7, #32]
 8009c4c:	4413      	add	r3, r2
 8009c4e:	623b      	str	r3, [r7, #32]
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	781b      	ldrb	r3, [r3, #0]
 8009c54:	00da      	lsls	r2, r3, #3
 8009c56:	6a3b      	ldr	r3, [r7, #32]
 8009c58:	4413      	add	r3, r2
 8009c5a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009c5e:	61fb      	str	r3, [r7, #28]
 8009c60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c64:	b29a      	uxth	r2, r3
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	891b      	ldrh	r3, [r3, #8]
 8009c6e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	6959      	ldr	r1, [r3, #20]
 8009c76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f000 fc08 	bl	800a496 <USB_WritePMA>
 8009c86:	e2e2      	b.n	800a24e <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	785b      	ldrb	r3, [r3, #1]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d16b      	bne.n	8009d68 <USB_EPStartXfer+0x478>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c9a:	b29b      	uxth	r3, r3
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ca0:	4413      	add	r3, r2
 8009ca2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	781b      	ldrb	r3, [r3, #0]
 8009ca8:	00da      	lsls	r2, r3, #3
 8009caa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009cac:	4413      	add	r3, r2
 8009cae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009cb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cb6:	881b      	ldrh	r3, [r3, #0]
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009cbe:	b29a      	uxth	r2, r3
 8009cc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cc2:	801a      	strh	r2, [r3, #0]
 8009cc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d10a      	bne.n	8009ce2 <USB_EPStartXfer+0x3f2>
 8009ccc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cce:	881b      	ldrh	r3, [r3, #0]
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009cd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cda:	b29a      	uxth	r2, r3
 8009cdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cde:	801a      	strh	r2, [r3, #0]
 8009ce0:	e05d      	b.n	8009d9e <USB_EPStartXfer+0x4ae>
 8009ce2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ce6:	2b3e      	cmp	r3, #62	@ 0x3e
 8009ce8:	d81c      	bhi.n	8009d24 <USB_EPStartXfer+0x434>
 8009cea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cee:	085b      	lsrs	r3, r3, #1
 8009cf0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009cf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cf8:	f003 0301 	and.w	r3, r3, #1
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d004      	beq.n	8009d0a <USB_EPStartXfer+0x41a>
 8009d00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d04:	3301      	adds	r3, #1
 8009d06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009d0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d0c:	881b      	ldrh	r3, [r3, #0]
 8009d0e:	b29a      	uxth	r2, r3
 8009d10:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	029b      	lsls	r3, r3, #10
 8009d18:	b29b      	uxth	r3, r3
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	b29a      	uxth	r2, r3
 8009d1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d20:	801a      	strh	r2, [r3, #0]
 8009d22:	e03c      	b.n	8009d9e <USB_EPStartXfer+0x4ae>
 8009d24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d28:	095b      	lsrs	r3, r3, #5
 8009d2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009d2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d32:	f003 031f 	and.w	r3, r3, #31
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d104      	bne.n	8009d44 <USB_EPStartXfer+0x454>
 8009d3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d3e:	3b01      	subs	r3, #1
 8009d40:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d46:	881b      	ldrh	r3, [r3, #0]
 8009d48:	b29a      	uxth	r2, r3
 8009d4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d4e:	b29b      	uxth	r3, r3
 8009d50:	029b      	lsls	r3, r3, #10
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	4313      	orrs	r3, r2
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d60:	b29a      	uxth	r2, r3
 8009d62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d64:	801a      	strh	r2, [r3, #0]
 8009d66:	e01a      	b.n	8009d9e <USB_EPStartXfer+0x4ae>
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	785b      	ldrb	r3, [r3, #1]
 8009d6c:	2b01      	cmp	r3, #1
 8009d6e:	d116      	bne.n	8009d9e <USB_EPStartXfer+0x4ae>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	653b      	str	r3, [r7, #80]	@ 0x50
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d7a:	b29b      	uxth	r3, r3
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d80:	4413      	add	r3, r2
 8009d82:	653b      	str	r3, [r7, #80]	@ 0x50
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	781b      	ldrb	r3, [r3, #0]
 8009d88:	00da      	lsls	r2, r3, #3
 8009d8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d8c:	4413      	add	r3, r2
 8009d8e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d98:	b29a      	uxth	r2, r3
 8009d9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d9c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	891b      	ldrh	r3, [r3, #8]
 8009da2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	6959      	ldr	r1, [r3, #20]
 8009daa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dae:	b29b      	uxth	r3, r3
 8009db0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f000 fb6e 	bl	800a496 <USB_WritePMA>
            ep->xfer_buff += len;
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	695a      	ldr	r2, [r3, #20]
 8009dbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dc2:	441a      	add	r2, r3
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	6a1a      	ldr	r2, [r3, #32]
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	691b      	ldr	r3, [r3, #16]
 8009dd0:	429a      	cmp	r2, r3
 8009dd2:	d907      	bls.n	8009de4 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	6a1a      	ldr	r2, [r3, #32]
 8009dd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ddc:	1ad2      	subs	r2, r2, r3
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	621a      	str	r2, [r3, #32]
 8009de2:	e006      	b.n	8009df2 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	6a1b      	ldr	r3, [r3, #32]
 8009de8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	2200      	movs	r2, #0
 8009df0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	643b      	str	r3, [r7, #64]	@ 0x40
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	785b      	ldrb	r3, [r3, #1]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d16b      	bne.n	8009ed6 <USB_EPStartXfer+0x5e6>
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	461a      	mov	r2, r3
 8009e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0e:	4413      	add	r3, r2
 8009e10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	00da      	lsls	r2, r3, #3
 8009e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e1a:	4413      	add	r3, r2
 8009e1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e24:	881b      	ldrh	r3, [r3, #0]
 8009e26:	b29b      	uxth	r3, r3
 8009e28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e2c:	b29a      	uxth	r2, r3
 8009e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e30:	801a      	strh	r2, [r3, #0]
 8009e32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d10a      	bne.n	8009e50 <USB_EPStartXfer+0x560>
 8009e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e3c:	881b      	ldrh	r3, [r3, #0]
 8009e3e:	b29b      	uxth	r3, r3
 8009e40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e48:	b29a      	uxth	r2, r3
 8009e4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e4c:	801a      	strh	r2, [r3, #0]
 8009e4e:	e05b      	b.n	8009f08 <USB_EPStartXfer+0x618>
 8009e50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e54:	2b3e      	cmp	r3, #62	@ 0x3e
 8009e56:	d81c      	bhi.n	8009e92 <USB_EPStartXfer+0x5a2>
 8009e58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e5c:	085b      	lsrs	r3, r3, #1
 8009e5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009e62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e66:	f003 0301 	and.w	r3, r3, #1
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d004      	beq.n	8009e78 <USB_EPStartXfer+0x588>
 8009e6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009e72:	3301      	adds	r3, #1
 8009e74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e7a:	881b      	ldrh	r3, [r3, #0]
 8009e7c:	b29a      	uxth	r2, r3
 8009e7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009e82:	b29b      	uxth	r3, r3
 8009e84:	029b      	lsls	r3, r3, #10
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	b29a      	uxth	r2, r3
 8009e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e8e:	801a      	strh	r2, [r3, #0]
 8009e90:	e03a      	b.n	8009f08 <USB_EPStartXfer+0x618>
 8009e92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e96:	095b      	lsrs	r3, r3, #5
 8009e98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009e9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ea0:	f003 031f 	and.w	r3, r3, #31
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d104      	bne.n	8009eb2 <USB_EPStartXfer+0x5c2>
 8009ea8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009eac:	3b01      	subs	r3, #1
 8009eae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009eb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eb4:	881b      	ldrh	r3, [r3, #0]
 8009eb6:	b29a      	uxth	r2, r3
 8009eb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ebc:	b29b      	uxth	r3, r3
 8009ebe:	029b      	lsls	r3, r3, #10
 8009ec0:	b29b      	uxth	r3, r3
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009eca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ece:	b29a      	uxth	r2, r3
 8009ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ed2:	801a      	strh	r2, [r3, #0]
 8009ed4:	e018      	b.n	8009f08 <USB_EPStartXfer+0x618>
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	785b      	ldrb	r3, [r3, #1]
 8009eda:	2b01      	cmp	r3, #1
 8009edc:	d114      	bne.n	8009f08 <USB_EPStartXfer+0x618>
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009eea:	4413      	add	r3, r2
 8009eec:	643b      	str	r3, [r7, #64]	@ 0x40
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	00da      	lsls	r2, r3, #3
 8009ef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ef6:	4413      	add	r3, r2
 8009ef8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009efe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f02:	b29a      	uxth	r2, r3
 8009f04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f06:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	895b      	ldrh	r3, [r3, #10]
 8009f0c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	6959      	ldr	r1, [r3, #20]
 8009f14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	f000 fab9 	bl	800a496 <USB_WritePMA>
 8009f24:	e193      	b.n	800a24e <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	6a1b      	ldr	r3, [r3, #32]
 8009f2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009f2e:	687a      	ldr	r2, [r7, #4]
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	4413      	add	r3, r2
 8009f38:	881b      	ldrh	r3, [r3, #0]
 8009f3a:	b29b      	uxth	r3, r3
 8009f3c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009f40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f44:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8009f48:	687a      	ldr	r2, [r7, #4]
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	781b      	ldrb	r3, [r3, #0]
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	441a      	add	r2, r3
 8009f52:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8009f56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009f5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f74:	b29b      	uxth	r3, r3
 8009f76:	461a      	mov	r2, r3
 8009f78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f7a:	4413      	add	r3, r2
 8009f7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	781b      	ldrb	r3, [r3, #0]
 8009f82:	00da      	lsls	r2, r3, #3
 8009f84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f86:	4413      	add	r3, r2
 8009f88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009f8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009f8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f92:	b29a      	uxth	r2, r3
 8009f94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f96:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	891b      	ldrh	r3, [r3, #8]
 8009f9c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	6959      	ldr	r1, [r3, #20]
 8009fa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f000 fa71 	bl	800a496 <USB_WritePMA>
 8009fb4:	e14b      	b.n	800a24e <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	6a1a      	ldr	r2, [r3, #32]
 8009fba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fbe:	1ad2      	subs	r2, r2, r3
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009fc4:	687a      	ldr	r2, [r7, #4]
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4413      	add	r3, r2
 8009fce:	881b      	ldrh	r3, [r3, #0]
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	f000 809a 	beq.w	800a110 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	673b      	str	r3, [r7, #112]	@ 0x70
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	785b      	ldrb	r3, [r3, #1]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d16b      	bne.n	800a0c0 <USB_EPStartXfer+0x7d0>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	461a      	mov	r2, r3
 8009ff6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ff8:	4413      	add	r3, r2
 8009ffa:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	781b      	ldrb	r3, [r3, #0]
 800a000:	00da      	lsls	r2, r3, #3
 800a002:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a004:	4413      	add	r3, r2
 800a006:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a00a:	667b      	str	r3, [r7, #100]	@ 0x64
 800a00c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a00e:	881b      	ldrh	r3, [r3, #0]
 800a010:	b29b      	uxth	r3, r3
 800a012:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a016:	b29a      	uxth	r2, r3
 800a018:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a01a:	801a      	strh	r2, [r3, #0]
 800a01c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a020:	2b00      	cmp	r3, #0
 800a022:	d10a      	bne.n	800a03a <USB_EPStartXfer+0x74a>
 800a024:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a026:	881b      	ldrh	r3, [r3, #0]
 800a028:	b29b      	uxth	r3, r3
 800a02a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a02e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a032:	b29a      	uxth	r2, r3
 800a034:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a036:	801a      	strh	r2, [r3, #0]
 800a038:	e05b      	b.n	800a0f2 <USB_EPStartXfer+0x802>
 800a03a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a03e:	2b3e      	cmp	r3, #62	@ 0x3e
 800a040:	d81c      	bhi.n	800a07c <USB_EPStartXfer+0x78c>
 800a042:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a046:	085b      	lsrs	r3, r3, #1
 800a048:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a04c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a050:	f003 0301 	and.w	r3, r3, #1
 800a054:	2b00      	cmp	r3, #0
 800a056:	d004      	beq.n	800a062 <USB_EPStartXfer+0x772>
 800a058:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a05c:	3301      	adds	r3, #1
 800a05e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a062:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a064:	881b      	ldrh	r3, [r3, #0]
 800a066:	b29a      	uxth	r2, r3
 800a068:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a06c:	b29b      	uxth	r3, r3
 800a06e:	029b      	lsls	r3, r3, #10
 800a070:	b29b      	uxth	r3, r3
 800a072:	4313      	orrs	r3, r2
 800a074:	b29a      	uxth	r2, r3
 800a076:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a078:	801a      	strh	r2, [r3, #0]
 800a07a:	e03a      	b.n	800a0f2 <USB_EPStartXfer+0x802>
 800a07c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a080:	095b      	lsrs	r3, r3, #5
 800a082:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a086:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a08a:	f003 031f 	and.w	r3, r3, #31
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d104      	bne.n	800a09c <USB_EPStartXfer+0x7ac>
 800a092:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a096:	3b01      	subs	r3, #1
 800a098:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a09c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a09e:	881b      	ldrh	r3, [r3, #0]
 800a0a0:	b29a      	uxth	r2, r3
 800a0a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a0a6:	b29b      	uxth	r3, r3
 800a0a8:	029b      	lsls	r3, r3, #10
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a0b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a0b8:	b29a      	uxth	r2, r3
 800a0ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0bc:	801a      	strh	r2, [r3, #0]
 800a0be:	e018      	b.n	800a0f2 <USB_EPStartXfer+0x802>
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	785b      	ldrb	r3, [r3, #1]
 800a0c4:	2b01      	cmp	r3, #1
 800a0c6:	d114      	bne.n	800a0f2 <USB_EPStartXfer+0x802>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0ce:	b29b      	uxth	r3, r3
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a0d4:	4413      	add	r3, r2
 800a0d6:	673b      	str	r3, [r7, #112]	@ 0x70
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	00da      	lsls	r2, r3, #3
 800a0de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a0e0:	4413      	add	r3, r2
 800a0e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a0e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a0e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0ec:	b29a      	uxth	r2, r3
 800a0ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0f0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	895b      	ldrh	r3, [r3, #10]
 800a0f6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	6959      	ldr	r1, [r3, #20]
 800a0fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a102:	b29b      	uxth	r3, r3
 800a104:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f000 f9c4 	bl	800a496 <USB_WritePMA>
 800a10e:	e09e      	b.n	800a24e <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	785b      	ldrb	r3, [r3, #1]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d16b      	bne.n	800a1f0 <USB_EPStartXfer+0x900>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a122:	b29b      	uxth	r3, r3
 800a124:	461a      	mov	r2, r3
 800a126:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a128:	4413      	add	r3, r2
 800a12a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	00da      	lsls	r2, r3, #3
 800a132:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a134:	4413      	add	r3, r2
 800a136:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a13a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a13c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a13e:	881b      	ldrh	r3, [r3, #0]
 800a140:	b29b      	uxth	r3, r3
 800a142:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a146:	b29a      	uxth	r2, r3
 800a148:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a14a:	801a      	strh	r2, [r3, #0]
 800a14c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a150:	2b00      	cmp	r3, #0
 800a152:	d10a      	bne.n	800a16a <USB_EPStartXfer+0x87a>
 800a154:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a156:	881b      	ldrh	r3, [r3, #0]
 800a158:	b29b      	uxth	r3, r3
 800a15a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a15e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a162:	b29a      	uxth	r2, r3
 800a164:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a166:	801a      	strh	r2, [r3, #0]
 800a168:	e063      	b.n	800a232 <USB_EPStartXfer+0x942>
 800a16a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a16e:	2b3e      	cmp	r3, #62	@ 0x3e
 800a170:	d81c      	bhi.n	800a1ac <USB_EPStartXfer+0x8bc>
 800a172:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a176:	085b      	lsrs	r3, r3, #1
 800a178:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a17c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a180:	f003 0301 	and.w	r3, r3, #1
 800a184:	2b00      	cmp	r3, #0
 800a186:	d004      	beq.n	800a192 <USB_EPStartXfer+0x8a2>
 800a188:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a18c:	3301      	adds	r3, #1
 800a18e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a192:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a194:	881b      	ldrh	r3, [r3, #0]
 800a196:	b29a      	uxth	r2, r3
 800a198:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a19c:	b29b      	uxth	r3, r3
 800a19e:	029b      	lsls	r3, r3, #10
 800a1a0:	b29b      	uxth	r3, r3
 800a1a2:	4313      	orrs	r3, r2
 800a1a4:	b29a      	uxth	r2, r3
 800a1a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1a8:	801a      	strh	r2, [r3, #0]
 800a1aa:	e042      	b.n	800a232 <USB_EPStartXfer+0x942>
 800a1ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1b0:	095b      	lsrs	r3, r3, #5
 800a1b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a1b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1ba:	f003 031f 	and.w	r3, r3, #31
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d104      	bne.n	800a1cc <USB_EPStartXfer+0x8dc>
 800a1c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a1cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1ce:	881b      	ldrh	r3, [r3, #0]
 800a1d0:	b29a      	uxth	r2, r3
 800a1d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a1d6:	b29b      	uxth	r3, r3
 800a1d8:	029b      	lsls	r3, r3, #10
 800a1da:	b29b      	uxth	r3, r3
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	b29b      	uxth	r3, r3
 800a1e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1e8:	b29a      	uxth	r2, r3
 800a1ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1ec:	801a      	strh	r2, [r3, #0]
 800a1ee:	e020      	b.n	800a232 <USB_EPStartXfer+0x942>
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	785b      	ldrb	r3, [r3, #1]
 800a1f4:	2b01      	cmp	r3, #1
 800a1f6:	d11c      	bne.n	800a232 <USB_EPStartXfer+0x942>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a204:	b29b      	uxth	r3, r3
 800a206:	461a      	mov	r2, r3
 800a208:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a20c:	4413      	add	r3, r2
 800a20e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	00da      	lsls	r2, r3, #3
 800a218:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a21c:	4413      	add	r3, r2
 800a21e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a222:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a226:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a22a:	b29a      	uxth	r2, r3
 800a22c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a230:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	891b      	ldrh	r3, [r3, #8]
 800a236:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	6959      	ldr	r1, [r3, #20]
 800a23e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a242:	b29b      	uxth	r3, r3
 800a244:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 f924 	bl	800a496 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	009b      	lsls	r3, r3, #2
 800a256:	4413      	add	r3, r2
 800a258:	881b      	ldrh	r3, [r3, #0]
 800a25a:	b29b      	uxth	r3, r3
 800a25c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a260:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a264:	817b      	strh	r3, [r7, #10]
 800a266:	897b      	ldrh	r3, [r7, #10]
 800a268:	f083 0310 	eor.w	r3, r3, #16
 800a26c:	817b      	strh	r3, [r7, #10]
 800a26e:	897b      	ldrh	r3, [r7, #10]
 800a270:	f083 0320 	eor.w	r3, r3, #32
 800a274:	817b      	strh	r3, [r7, #10]
 800a276:	687a      	ldr	r2, [r7, #4]
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	009b      	lsls	r3, r3, #2
 800a27e:	441a      	add	r2, r3
 800a280:	897b      	ldrh	r3, [r7, #10]
 800a282:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a286:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a28a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a28e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a292:	b29b      	uxth	r3, r3
 800a294:	8013      	strh	r3, [r2, #0]
 800a296:	e0d5      	b.n	800a444 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	7b1b      	ldrb	r3, [r3, #12]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d156      	bne.n	800a34e <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	699b      	ldr	r3, [r3, #24]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d122      	bne.n	800a2ee <USB_EPStartXfer+0x9fe>
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	78db      	ldrb	r3, [r3, #3]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d11e      	bne.n	800a2ee <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	781b      	ldrb	r3, [r3, #0]
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	4413      	add	r3, r2
 800a2ba:	881b      	ldrh	r3, [r3, #0]
 800a2bc:	b29b      	uxth	r3, r3
 800a2be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a2c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2c6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800a2ca:	687a      	ldr	r2, [r7, #4]
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	781b      	ldrb	r3, [r3, #0]
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	441a      	add	r2, r3
 800a2d4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a2d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a2dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a2e0:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a2e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2e8:	b29b      	uxth	r3, r3
 800a2ea:	8013      	strh	r3, [r2, #0]
 800a2ec:	e01d      	b.n	800a32a <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800a2ee:	687a      	ldr	r2, [r7, #4]
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	009b      	lsls	r3, r3, #2
 800a2f6:	4413      	add	r3, r2
 800a2f8:	881b      	ldrh	r3, [r3, #0]
 800a2fa:	b29b      	uxth	r3, r3
 800a2fc:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a300:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a304:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	009b      	lsls	r3, r3, #2
 800a310:	441a      	add	r2, r3
 800a312:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800a316:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a31a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a31e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a326:	b29b      	uxth	r3, r3
 800a328:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	699a      	ldr	r2, [r3, #24]
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	691b      	ldr	r3, [r3, #16]
 800a332:	429a      	cmp	r2, r3
 800a334:	d907      	bls.n	800a346 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	699a      	ldr	r2, [r3, #24]
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	691b      	ldr	r3, [r3, #16]
 800a33e:	1ad2      	subs	r2, r2, r3
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	619a      	str	r2, [r3, #24]
 800a344:	e054      	b.n	800a3f0 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	2200      	movs	r2, #0
 800a34a:	619a      	str	r2, [r3, #24]
 800a34c:	e050      	b.n	800a3f0 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	78db      	ldrb	r3, [r3, #3]
 800a352:	2b02      	cmp	r3, #2
 800a354:	d142      	bne.n	800a3dc <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	69db      	ldr	r3, [r3, #28]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d048      	beq.n	800a3f0 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a35e:	687a      	ldr	r2, [r7, #4]
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	781b      	ldrb	r3, [r3, #0]
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4413      	add	r3, r2
 800a368:	881b      	ldrh	r3, [r3, #0]
 800a36a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a36e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a372:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a376:	2b00      	cmp	r3, #0
 800a378:	d005      	beq.n	800a386 <USB_EPStartXfer+0xa96>
 800a37a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a37e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a382:	2b00      	cmp	r3, #0
 800a384:	d10b      	bne.n	800a39e <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a386:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a38a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d12e      	bne.n	800a3f0 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a392:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d128      	bne.n	800a3f0 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a39e:	687a      	ldr	r2, [r7, #4]
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	781b      	ldrb	r3, [r3, #0]
 800a3a4:	009b      	lsls	r3, r3, #2
 800a3a6:	4413      	add	r3, r2
 800a3a8:	881b      	ldrh	r3, [r3, #0]
 800a3aa:	b29b      	uxth	r3, r3
 800a3ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a3b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3b4:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	781b      	ldrb	r3, [r3, #0]
 800a3be:	009b      	lsls	r3, r3, #2
 800a3c0:	441a      	add	r2, r3
 800a3c2:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800a3c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a3ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a3ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a3d2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a3d6:	b29b      	uxth	r3, r3
 800a3d8:	8013      	strh	r3, [r2, #0]
 800a3da:	e009      	b.n	800a3f0 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	78db      	ldrb	r3, [r3, #3]
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d103      	bne.n	800a3ec <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	619a      	str	r2, [r3, #24]
 800a3ea:	e001      	b.n	800a3f0 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e02a      	b.n	800a446 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	781b      	ldrb	r3, [r3, #0]
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	4413      	add	r3, r2
 800a3fa:	881b      	ldrh	r3, [r3, #0]
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a406:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a40a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a40e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a412:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a416:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a41a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a41e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	009b      	lsls	r3, r3, #2
 800a42a:	441a      	add	r2, r3
 800a42c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a430:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a434:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a438:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a43c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a440:	b29b      	uxth	r3, r3
 800a442:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a444:	2300      	movs	r3, #0
}
 800a446:	4618      	mov	r0, r3
 800a448:	37b0      	adds	r7, #176	@ 0xb0
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}

0800a44e <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a44e:	b480      	push	{r7}
 800a450:	b083      	sub	sp, #12
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
 800a456:	460b      	mov	r3, r1
 800a458:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a45a:	78fb      	ldrb	r3, [r7, #3]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d103      	bne.n	800a468 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2280      	movs	r2, #128	@ 0x80
 800a464:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	370c      	adds	r7, #12
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr

0800a476 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a476:	b480      	push	{r7}
 800a478:	b085      	sub	sp, #20
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a484:	b29b      	uxth	r3, r3
 800a486:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a488:	68fb      	ldr	r3, [r7, #12]
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	3714      	adds	r7, #20
 800a48e:	46bd      	mov	sp, r7
 800a490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a494:	4770      	bx	lr

0800a496 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a496:	b480      	push	{r7}
 800a498:	b08b      	sub	sp, #44	@ 0x2c
 800a49a:	af00      	add	r7, sp, #0
 800a49c:	60f8      	str	r0, [r7, #12]
 800a49e:	60b9      	str	r1, [r7, #8]
 800a4a0:	4611      	mov	r1, r2
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	80fb      	strh	r3, [r7, #6]
 800a4a8:	4613      	mov	r3, r2
 800a4aa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a4ac:	88bb      	ldrh	r3, [r7, #4]
 800a4ae:	3301      	adds	r3, #1
 800a4b0:	085b      	lsrs	r3, r3, #1
 800a4b2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a4bc:	88fa      	ldrh	r2, [r7, #6]
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	4413      	add	r3, r2
 800a4c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4c6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a4c8:	69bb      	ldr	r3, [r7, #24]
 800a4ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4cc:	e01b      	b.n	800a506 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800a4ce:	69fb      	ldr	r3, [r7, #28]
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a4d4:	69fb      	ldr	r3, [r7, #28]
 800a4d6:	3301      	adds	r3, #1
 800a4d8:	781b      	ldrb	r3, [r3, #0]
 800a4da:	021b      	lsls	r3, r3, #8
 800a4dc:	b21a      	sxth	r2, r3
 800a4de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	b21b      	sxth	r3, r3
 800a4e6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800a4e8:	6a3b      	ldr	r3, [r7, #32]
 800a4ea:	8a7a      	ldrh	r2, [r7, #18]
 800a4ec:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a4ee:	6a3b      	ldr	r3, [r7, #32]
 800a4f0:	3302      	adds	r3, #2
 800a4f2:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800a4f4:	69fb      	ldr	r3, [r7, #28]
 800a4f6:	3301      	adds	r3, #1
 800a4f8:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a4fa:	69fb      	ldr	r3, [r7, #28]
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a502:	3b01      	subs	r3, #1
 800a504:	627b      	str	r3, [r7, #36]	@ 0x24
 800a506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1e0      	bne.n	800a4ce <USB_WritePMA+0x38>
  }
}
 800a50c:	bf00      	nop
 800a50e:	bf00      	nop
 800a510:	372c      	adds	r7, #44	@ 0x2c
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr

0800a51a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a51a:	b480      	push	{r7}
 800a51c:	b08b      	sub	sp, #44	@ 0x2c
 800a51e:	af00      	add	r7, sp, #0
 800a520:	60f8      	str	r0, [r7, #12]
 800a522:	60b9      	str	r1, [r7, #8]
 800a524:	4611      	mov	r1, r2
 800a526:	461a      	mov	r2, r3
 800a528:	460b      	mov	r3, r1
 800a52a:	80fb      	strh	r3, [r7, #6]
 800a52c:	4613      	mov	r3, r2
 800a52e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a530:	88bb      	ldrh	r3, [r7, #4]
 800a532:	085b      	lsrs	r3, r3, #1
 800a534:	b29b      	uxth	r3, r3
 800a536:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a540:	88fa      	ldrh	r2, [r7, #6]
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	4413      	add	r3, r2
 800a546:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a54a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a54c:	69bb      	ldr	r3, [r7, #24]
 800a54e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a550:	e018      	b.n	800a584 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a552:	6a3b      	ldr	r3, [r7, #32]
 800a554:	881b      	ldrh	r3, [r3, #0]
 800a556:	b29b      	uxth	r3, r3
 800a558:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a55a:	6a3b      	ldr	r3, [r7, #32]
 800a55c:	3302      	adds	r3, #2
 800a55e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	b2da      	uxtb	r2, r3
 800a564:	69fb      	ldr	r3, [r7, #28]
 800a566:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a568:	69fb      	ldr	r3, [r7, #28]
 800a56a:	3301      	adds	r3, #1
 800a56c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	0a1b      	lsrs	r3, r3, #8
 800a572:	b2da      	uxtb	r2, r3
 800a574:	69fb      	ldr	r3, [r7, #28]
 800a576:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	3301      	adds	r3, #1
 800a57c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a580:	3b01      	subs	r3, #1
 800a582:	627b      	str	r3, [r7, #36]	@ 0x24
 800a584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a586:	2b00      	cmp	r3, #0
 800a588:	d1e3      	bne.n	800a552 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a58a:	88bb      	ldrh	r3, [r7, #4]
 800a58c:	f003 0301 	and.w	r3, r3, #1
 800a590:	b29b      	uxth	r3, r3
 800a592:	2b00      	cmp	r3, #0
 800a594:	d007      	beq.n	800a5a6 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800a596:	6a3b      	ldr	r3, [r7, #32]
 800a598:	881b      	ldrh	r3, [r3, #0]
 800a59a:	b29b      	uxth	r3, r3
 800a59c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	b2da      	uxtb	r2, r3
 800a5a2:	69fb      	ldr	r3, [r7, #28]
 800a5a4:	701a      	strb	r2, [r3, #0]
  }
}
 800a5a6:	bf00      	nop
 800a5a8:	372c      	adds	r7, #44	@ 0x2c
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr

0800a5b2 <memset>:
 800a5b2:	4402      	add	r2, r0
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d100      	bne.n	800a5bc <memset+0xa>
 800a5ba:	4770      	bx	lr
 800a5bc:	f803 1b01 	strb.w	r1, [r3], #1
 800a5c0:	e7f9      	b.n	800a5b6 <memset+0x4>
	...

0800a5c4 <__libc_init_array>:
 800a5c4:	b570      	push	{r4, r5, r6, lr}
 800a5c6:	4d0d      	ldr	r5, [pc, #52]	@ (800a5fc <__libc_init_array+0x38>)
 800a5c8:	4c0d      	ldr	r4, [pc, #52]	@ (800a600 <__libc_init_array+0x3c>)
 800a5ca:	1b64      	subs	r4, r4, r5
 800a5cc:	10a4      	asrs	r4, r4, #2
 800a5ce:	2600      	movs	r6, #0
 800a5d0:	42a6      	cmp	r6, r4
 800a5d2:	d109      	bne.n	800a5e8 <__libc_init_array+0x24>
 800a5d4:	4d0b      	ldr	r5, [pc, #44]	@ (800a604 <__libc_init_array+0x40>)
 800a5d6:	4c0c      	ldr	r4, [pc, #48]	@ (800a608 <__libc_init_array+0x44>)
 800a5d8:	f000 f818 	bl	800a60c <_init>
 800a5dc:	1b64      	subs	r4, r4, r5
 800a5de:	10a4      	asrs	r4, r4, #2
 800a5e0:	2600      	movs	r6, #0
 800a5e2:	42a6      	cmp	r6, r4
 800a5e4:	d105      	bne.n	800a5f2 <__libc_init_array+0x2e>
 800a5e6:	bd70      	pop	{r4, r5, r6, pc}
 800a5e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5ec:	4798      	blx	r3
 800a5ee:	3601      	adds	r6, #1
 800a5f0:	e7ee      	b.n	800a5d0 <__libc_init_array+0xc>
 800a5f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5f6:	4798      	blx	r3
 800a5f8:	3601      	adds	r6, #1
 800a5fa:	e7f2      	b.n	800a5e2 <__libc_init_array+0x1e>
 800a5fc:	0800a66c 	.word	0x0800a66c
 800a600:	0800a66c 	.word	0x0800a66c
 800a604:	0800a66c 	.word	0x0800a66c
 800a608:	0800a670 	.word	0x0800a670

0800a60c <_init>:
 800a60c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a60e:	bf00      	nop
 800a610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a612:	bc08      	pop	{r3}
 800a614:	469e      	mov	lr, r3
 800a616:	4770      	bx	lr

0800a618 <_fini>:
 800a618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a61a:	bf00      	nop
 800a61c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a61e:	bc08      	pop	{r3}
 800a620:	469e      	mov	lr, r3
 800a622:	4770      	bx	lr
