# Generated by Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.4.0 -fPIC -Os)

.model and2_latch
.inputs a b clk
.outputs c d
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=a B[2]=b Y[0]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[0] Y[1]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[1] Y[2]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[2] Y[3]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[3] Y[4]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[4] Y[5]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[5] Y[6]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[6] Y[7]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[7]
.attr src "./netlists/and2_latch/verilog/and2_latch.v:31.14-31.37"
.subckt dffsre C=clk D=c E=$true Q=d R=$true S=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81"
.conn $shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[0] c
.end

.model adder_128
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] a[25] a[26] a[27] a[28] a[29] a[30] a[31] a[32] a[33] a[34] a[35] a[36] a[37] a[38] a[39] a[40] a[41] a[42] a[43] a[44] a[45] a[46] a[47] a[48] a[49] a[50] a[51] a[52] a[53] a[54] a[55] a[56] a[57] a[58] a[59] a[60] a[61] a[62] a[63] a[64] a[65] a[66] a[67] a[68] a[69] a[70] a[71] a[72] a[73] a[74] a[75] a[76] a[77] a[78] a[79] a[80] a[81] a[82] a[83] a[84] a[85] a[86] a[87] a[88] a[89] a[90] a[91] a[92] a[93] a[94] a[95] a[96] a[97] a[98] a[99] a[100] a[101] a[102] a[103] a[104] a[105] a[106] a[107] a[108] a[109] a[110] a[111] a[112] a[113] a[114] a[115] a[116] a[117] a[118] a[119] a[120] a[121] a[122] a[123] a[124] a[125] a[126] a[127] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] b[21] b[22] b[23] b[24] b[25] b[26] b[27] b[28] b[29] b[30] b[31] b[32] b[33] b[34] b[35] b[36] b[37] b[38] b[39] b[40] b[41] b[42] b[43] b[44] b[45] b[46] b[47] b[48] b[49] b[50] b[51] b[52] b[53] b[54] b[55] b[56] b[57] b[58] b[59] b[60] b[61] b[62] b[63] b[64] b[65] b[66] b[67] b[68] b[69] b[70] b[71] b[72] b[73] b[74] b[75] b[76] b[77] b[78] b[79] b[80] b[81] b[82] b[83] b[84] b[85] b[86] b[87] b[88] b[89] b[90] b[91] b[92] b[93] b[94] b[95] b[96] b[97] b[98] b[99] b[100] b[101] b[102] b[103] b[104] b[105] b[106] b[107] b[108] b[109] b[110] b[111] b[112] b[113] b[114] b[115] b[116] b[117] b[118] b[119] b[120] b[121] b[122] b[123] b[124] b[125] b[126] b[127] cin
.outputs cout sum[0] sum[1] sum[2] sum[3] sum[4] sum[5] sum[6] sum[7] sum[8] sum[9] sum[10] sum[11] sum[12] sum[13] sum[14] sum[15] sum[16] sum[17] sum[18] sum[19] sum[20] sum[21] sum[22] sum[23] sum[24] sum[25] sum[26] sum[27] sum[28] sum[29] sum[30] sum[31] sum[32] sum[33] sum[34] sum[35] sum[36] sum[37] sum[38] sum[39] sum[40] sum[41] sum[42] sum[43] sum[44] sum[45] sum[46] sum[47] sum[48] sum[49] sum[50] sum[51] sum[52] sum[53] sum[54] sum[55] sum[56] sum[57] sum[58] sum[59] sum[60] sum[61] sum[62] sum[63] sum[64] sum[65] sum[66] sum[67] sum[68] sum[69] sum[70] sum[71] sum[72] sum[73] sum[74] sum[75] sum[76] sum[77] sum[78] sum[79] sum[80] sum[81] sum[82] sum[83] sum[84] sum[85] sum[86] sum[87] sum[88] sum[89] sum[90] sum[91] sum[92] sum[93] sum[94] sum[95] sum[96] sum[97] sum[98] sum[99] sum[100] sum[101] sum[102] sum[103] sum[104] sum[105] sum[106] sum[107] sum[108] sum[109] sum[110] sum[111] sum[112] sum[113] sum[114] sum[115] sum[116] sum[117] sum[118] sum[119] sum[120] sum[121] sum[122] sum[123] sum[124] sum[125] sum[126] sum[127]
.subckt $shr A[0]=$true A[1]=$false B=a[18] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:164$135_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:164$135_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:164.18-164.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[18] B[1]=_004_ B[2]=b[18] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:165.22-165.54"
.subckt $shr A[0]=$true A[1]=$false B=a[19] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:166$137_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:166$137_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:166.18-166.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[19] B[1]=_005_ B[2]=b[19] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:167.22-167.54"
.subckt $shr A[0]=$true A[1]=$false B=a[20] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:168$139_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:168$139_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:168.18-168.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[20] B[1]=_006_ B[2]=b[20] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:169.22-169.54"
.subckt $shr A[0]=$true A[1]=$false B=a[21] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:170$141_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:170$141_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:170.18-170.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[21] B[1]=_007_ B[2]=b[21] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:171.22-171.54"
.subckt $shr A[0]=$true A[1]=$false B=a[22] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:172$143_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:172$143_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:172.18-172.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[22] B[1]=_008_ B[2]=b[22] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:173.22-173.54"
.subckt $shr A[0]=$true A[1]=$false B=a[23] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:174$145_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:174$145_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:174.18-174.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[23] B[1]=_009_ B[2]=b[23] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:175.22-175.54"
.subckt $shr A[0]=$true A[1]=$false B=a[24] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:176$147_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:176$147_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:176.18-176.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[24] B[1]=_010_ B[2]=b[24] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:177.22-177.54"
.subckt $shr A[0]=$true A[1]=$false B=a[25] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:178$149_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:178$149_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:178.18-178.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[25] B[1]=_011_ B[2]=b[25] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:179.22-179.54"
.subckt $shr A[0]=$true A[1]=$false B=a[26] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:180$151_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:180$151_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:180.18-180.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[26] B[1]=_012_ B[2]=b[26] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:181.22-181.54"
.subckt $shr A[0]=$true A[1]=$false B=a[27] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:182$153_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:182$153_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:182.18-182.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[27] B[1]=_013_ B[2]=b[27] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:183.22-183.54"
.subckt $shr A[0]=$true A[1]=$false B=a[28] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:184$155_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:184$155_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:184.18-184.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[28] B[1]=_014_ B[2]=b[28] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:185.22-185.54"
.subckt $shr A[0]=$true A[1]=$false B=a[29] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:186$157_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:186$157_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:186.18-186.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[29] B[1]=_015_ B[2]=b[29] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:187.22-187.54"
.subckt $shr A[0]=$true A[1]=$false B=a[30] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:188$159_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:188$159_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:188.18-188.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[30] B[1]=_016_ B[2]=b[30] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:189.22-189.54"
.subckt $shr A[0]=$true A[1]=$false B=a[31] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:190$161_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:190$161_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:190.18-190.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[31] B[1]=_017_ B[2]=b[31] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:191.22-191.54"
.subckt $shr A[0]=$true A[1]=$false B=a[32] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:192$163_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:192$163_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:192.18-192.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[32] B[1]=_018_ B[2]=b[32] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:193.22-193.54"
.subckt $shr A[0]=$true A[1]=$false B=a[33] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:194$165_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:194$165_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:194.18-194.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[33] B[1]=_019_ B[2]=b[33] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:195.22-195.54"
.subckt $shr A[0]=$true A[1]=$false B=a[34] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:196$167_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:196$167_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:196.18-196.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[34] B[1]=_020_ B[2]=b[34] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:197.22-197.54"
.subckt $shr A[0]=$true A[1]=$false B=a[35] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:198$169_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:198$169_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:198.18-198.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[35] B[1]=_021_ B[2]=b[35] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:199.22-199.54"
.subckt $shr A[0]=$true A[1]=$false B=a[36] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:200$171_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:200$171_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:200.18-200.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[36] B[1]=_022_ B[2]=b[36] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:201.22-201.54"
.subckt $shr A[0]=$true A[1]=$false B=a[37] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:202$173_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:202$173_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:202.18-202.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[37] B[1]=_023_ B[2]=b[37] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:203.22-203.54"
.subckt $shr A[0]=$true A[1]=$false B=a[38] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:204$175_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:204$175_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:204.18-204.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[38] B[1]=_024_ B[2]=b[38] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:205.22-205.54"
.subckt $shr A[0]=$true A[1]=$false B=a[39] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:206$177_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:206$177_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:206.18-206.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[39] B[1]=_025_ B[2]=b[39] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:207.22-207.54"
.subckt $shr A[0]=$true A[1]=$false B=a[40] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:208$179_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:208$179_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:208.18-208.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[40] B[1]=_026_ B[2]=b[40] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:209.22-209.54"
.subckt $shr A[0]=$true A[1]=$false B=a[41] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:210$181_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:210$181_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:210.18-210.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[41] B[1]=_027_ B[2]=b[41] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:211.22-211.54"
.subckt $shr A[0]=$true A[1]=$false B=a[42] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:212$183_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:212$183_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:212.18-212.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[42] B[1]=_028_ B[2]=b[42] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:213.22-213.54"
.subckt $shr A[0]=$true A[1]=$false B=a[43] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:214$185_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:214$185_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:214.18-214.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[43] B[1]=_029_ B[2]=b[43] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:215.22-215.54"
.subckt $shr A[0]=$true A[1]=$false B=a[44] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:216$187_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:216$187_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:216.18-216.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[44] B[1]=_030_ B[2]=b[44] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:217.22-217.54"
.subckt $shr A[0]=$true A[1]=$false B=a[45] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:218$189_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:218$189_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:218.18-218.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[45] B[1]=_031_ B[2]=b[45] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:219.22-219.54"
.subckt $shr A[0]=$true A[1]=$false B=a[46] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:220$191_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:220$191_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:220.18-220.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[46] B[1]=_032_ B[2]=b[46] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:221.22-221.54"
.subckt $shr A[0]=$true A[1]=$false B=a[47] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:222$193_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:222$193_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:222.18-222.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[47] B[1]=_033_ B[2]=b[47] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:223.22-223.54"
.subckt $shr A[0]=$true A[1]=$false B=a[48] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:224$195_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:224$195_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:224.18-224.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[48] B[1]=_034_ B[2]=b[48] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:225.22-225.54"
.subckt $shr A[0]=$true A[1]=$false B=a[49] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:226$197_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:226$197_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:226.18-226.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[49] B[1]=_035_ B[2]=b[49] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:227.22-227.54"
.subckt $shr A[0]=$true A[1]=$false B=a[50] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:228$199_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:228$199_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:228.18-228.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[50] B[1]=_036_ B[2]=b[50] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:229.22-229.54"
.subckt $shr A[0]=$true A[1]=$false B=a[51] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:230$201_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:230$201_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:230.18-230.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[51] B[1]=_037_ B[2]=b[51] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:231.22-231.54"
.subckt $shr A[0]=$true A[1]=$false B=a[52] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:232$203_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:232$203_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:232.18-232.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[52] B[1]=_038_ B[2]=b[52] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:233.22-233.54"
.subckt $shr A[0]=$true A[1]=$false B=a[53] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:234$205_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:234$205_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:234.18-234.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[53] B[1]=_039_ B[2]=b[53] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:235.22-235.54"
.subckt $shr A[0]=$true A[1]=$false B=a[54] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:236$207_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:236$207_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:236.18-236.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[54] B[1]=_040_ B[2]=b[54] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:237.22-237.54"
.subckt $shr A[0]=$true A[1]=$false B=a[55] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:238$209_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:238$209_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:238.18-238.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[55] B[1]=_041_ B[2]=b[55] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:239.22-239.54"
.subckt $shr A[0]=$true A[1]=$false B=a[56] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:240$211_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:240$211_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:240.18-240.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[56] B[1]=_042_ B[2]=b[56] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:241.22-241.54"
.subckt $shr A[0]=$true A[1]=$false B=a[57] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:242$213_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:242$213_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:242.18-242.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[57] B[1]=_043_ B[2]=b[57] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:243.22-243.54"
.subckt $shr A[0]=$true A[1]=$false B=a[58] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:244$215_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:244$215_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:244.18-244.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[58] B[1]=_044_ B[2]=b[58] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:245.22-245.54"
.subckt $shr A[0]=$true A[1]=$false B=a[59] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:246$217_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:246$217_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:246.18-246.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[59] B[1]=_045_ B[2]=b[59] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:247.22-247.54"
.subckt $shr A[0]=$true A[1]=$false B=a[60] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:248$219_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:248$219_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:248.18-248.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[60] B[1]=_046_ B[2]=b[60] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:249.22-249.54"
.subckt $shr A[0]=$true A[1]=$false B=a[61] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:250$221_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:250$221_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:250.18-250.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[61] B[1]=_047_ B[2]=b[61] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:251.22-251.54"
.subckt $shr A[0]=$true A[1]=$false B=a[62] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:252$223_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:252$223_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:252.18-252.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[62] B[1]=_048_ B[2]=b[62] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:253.22-253.54"
.subckt $shr A[0]=$true A[1]=$false B=a[63] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:254$225_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:254$225_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:254.18-254.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[63] B[1]=_049_ B[2]=b[63] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:255.22-255.54"
.subckt $shr A[0]=$true A[1]=$false B=a[64] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:256$227_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:256$227_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:256.18-256.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[64] B[1]=_050_ B[2]=b[64] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:257.22-257.54"
.subckt $shr A[0]=$true A[1]=$false B=a[65] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:258$229_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:258$229_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:258.18-258.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[65] B[1]=_051_ B[2]=b[65] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:259.22-259.54"
.subckt $shr A[0]=$true A[1]=$false B=a[66] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:260$231_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:260$231_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:260.18-260.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[66] B[1]=_052_ B[2]=b[66] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:261.22-261.54"
.subckt $shr A[0]=$true A[1]=$false B=a[67] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:262$233_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:262$233_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:262.18-262.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[67] B[1]=_053_ B[2]=b[67] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:263.22-263.54"
.subckt $shr A[0]=$true A[1]=$false B=a[68] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:264$235_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:264$235_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:264.18-264.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[68] B[1]=_054_ B[2]=b[68] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:265.22-265.54"
.subckt $shr A[0]=$true A[1]=$false B=a[69] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:266$237_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:266$237_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:266.18-266.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[69] B[1]=_055_ B[2]=b[69] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:267.22-267.54"
.subckt $shr A[0]=$true A[1]=$false B=a[70] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:268$239_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:268$239_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:268.18-268.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[70] B[1]=_056_ B[2]=b[70] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:269.22-269.54"
.subckt $shr A[0]=$true A[1]=$false B=a[71] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:270$241_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:270$241_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:270.18-270.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[71] B[1]=_057_ B[2]=b[71] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:271.22-271.54"
.subckt $shr A[0]=$true A[1]=$false B=a[72] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:272$243_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:272$243_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:272.18-272.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[72] B[1]=_058_ B[2]=b[72] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:273.22-273.54"
.subckt $shr A[0]=$true A[1]=$false B=a[73] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:274$245_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:274$245_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:274.18-274.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[73] B[1]=_059_ B[2]=b[73] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:275.22-275.54"
.subckt $shr A[0]=$true A[1]=$false B=a[74] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:276$247_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:276$247_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:276.18-276.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[74] B[1]=_060_ B[2]=b[74] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:277.22-277.54"
.subckt $shr A[0]=$true A[1]=$false B=a[75] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:278$249_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:278$249_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:278.18-278.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[75] B[1]=_061_ B[2]=b[75] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:279.22-279.54"
.subckt $shr A[0]=$true A[1]=$false B=a[76] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:280$251_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:280$251_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:280.18-280.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[76] B[1]=_062_ B[2]=b[76] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:281.22-281.54"
.subckt $shr A[0]=$true A[1]=$false B=a[77] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:282$253_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:282$253_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:282.18-282.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[77] B[1]=_063_ B[2]=b[77] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:283.22-283.54"
.subckt $shr A[0]=$true A[1]=$false B=a[78] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:284$255_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:284$255_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:284.18-284.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[78] B[1]=_064_ B[2]=b[78] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:285.22-285.54"
.subckt $shr A[0]=$true A[1]=$false B=a[79] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:286$257_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:286$257_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:286.18-286.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[79] B[1]=_065_ B[2]=b[79] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:287.22-287.54"
.subckt $shr A[0]=$true A[1]=$false B=a[80] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:288$259_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:288$259_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:288.18-288.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[80] B[1]=_066_ B[2]=b[80] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:289.22-289.54"
.subckt $shr A[0]=$true A[1]=$false B=a[81] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:290$261_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:290$261_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:290.18-290.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[81] B[1]=_067_ B[2]=b[81] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:291.22-291.54"
.subckt $shr A[0]=$true A[1]=$false B=a[82] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:292$263_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:292$263_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:292.18-292.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[82] B[1]=_068_ B[2]=b[82] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:293.22-293.54"
.subckt $shr A[0]=$true A[1]=$false B=a[83] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:294$265_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:294$265_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:294.18-294.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[83] B[1]=_069_ B[2]=b[83] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:295.22-295.54"
.subckt $shr A[0]=$true A[1]=$false B=a[84] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:296$267_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:296$267_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:296.18-296.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[84] B[1]=_070_ B[2]=b[84] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:297.22-297.54"
.subckt $shr A[0]=$true A[1]=$false B=a[85] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:298$269_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:298$269_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:298.18-298.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[85] B[1]=_071_ B[2]=b[85] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:299.22-299.54"
.subckt $shr A[0]=$true A[1]=$false B=a[86] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:300$271_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:300$271_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:300.18-300.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[86] B[1]=_072_ B[2]=b[86] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:301.22-301.54"
.subckt $shr A[0]=$true A[1]=$false B=a[87] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:302$273_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:302$273_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:302.18-302.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[87] B[1]=_073_ B[2]=b[87] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:303.22-303.54"
.subckt $shr A[0]=$true A[1]=$false B=a[88] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:304$275_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:304$275_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:304.18-304.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[88] B[1]=_074_ B[2]=b[88] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:305.22-305.54"
.subckt $shr A[0]=$true A[1]=$false B=a[89] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:306$277_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:306$277_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:306.18-306.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[89] B[1]=_075_ B[2]=b[89] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:307.22-307.54"
.subckt $shr A[0]=$true A[1]=$false B=a[90] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:308$279_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:308$279_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:308.18-308.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[90] B[1]=_076_ B[2]=b[90] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:309.22-309.54"
.subckt $shr A[0]=$true A[1]=$false B=a[91] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:310$281_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:310$281_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:310.18-310.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[91] B[1]=_077_ B[2]=b[91] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:311.22-311.54"
.subckt $shr A[0]=$true A[1]=$false B=a[92] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:312$283_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:312$283_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:312.18-312.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[92] B[1]=_078_ B[2]=b[92] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:313.22-313.54"
.subckt $shr A[0]=$true A[1]=$false B=a[93] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:314$285_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:314$285_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:314.18-314.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[93] B[1]=_079_ B[2]=b[93] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:315.22-315.54"
.subckt $shr A[0]=$true A[1]=$false B=a[94] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:316$287_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:316$287_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:316.18-316.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[94] B[1]=_080_ B[2]=b[94] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:317.22-317.54"
.subckt $shr A[0]=$true A[1]=$false B=a[95] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:318$289_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:318$289_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:318.18-318.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[95] B[1]=_081_ B[2]=b[95] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:319.22-319.54"
.subckt $shr A[0]=$true A[1]=$false B=a[96] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:320$291_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:320$291_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:320.18-320.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[96] B[1]=_082_ B[2]=b[96] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:321.22-321.54"
.subckt $shr A[0]=$true A[1]=$false B=a[97] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:322$293_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:322$293_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:322.18-322.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[97] B[1]=_083_ B[2]=b[97] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:323.22-323.54"
.subckt $shr A[0]=$true A[1]=$false B=a[98] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:324$295_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:324$295_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:324.18-324.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[98] B[1]=_084_ B[2]=b[98] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:325.22-325.54"
.subckt $shr A[0]=$true A[1]=$false B=a[99] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:326$297_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:326$297_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:326.18-326.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[99] B[1]=_085_ B[2]=b[99] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:327.22-327.54"
.subckt $shr A[0]=$true A[1]=$false B=a[100] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:328$299_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:328$299_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:328.18-328.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[100] B[1]=_086_ B[2]=b[100] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:329.23-329.57"
.subckt $shr A[0]=$true A[1]=$false B=a[101] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:330$301_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:330$301_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:330.18-330.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[101] B[1]=_087_ B[2]=b[101] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:331.23-331.57"
.subckt $shr A[0]=$true A[1]=$false B=a[102] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:332$303_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:332$303_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:332.18-332.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[102] B[1]=_088_ B[2]=b[102] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:333.23-333.57"
.subckt $shr A[0]=$true A[1]=$false B=a[103] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:334$305_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:334$305_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:334.18-334.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[103] B[1]=_089_ B[2]=b[103] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:335.23-335.57"
.subckt $shr A[0]=$true A[1]=$false B=a[104] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:336$307_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:336$307_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:336.18-336.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[104] B[1]=_090_ B[2]=b[104] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:337.23-337.57"
.subckt $shr A[0]=$true A[1]=$false B=a[105] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:338$309_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:338$309_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:338.18-338.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[105] B[1]=_091_ B[2]=b[105] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:339.23-339.57"
.subckt $shr A[0]=$true A[1]=$false B=a[106] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:340$311_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:340$311_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:340.18-340.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[106] B[1]=_092_ B[2]=b[106] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:341.23-341.57"
.subckt $shr A[0]=$true A[1]=$false B=a[107] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:342$313_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:342$313_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:342.18-342.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[107] B[1]=_093_ B[2]=b[107] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:343.23-343.57"
.subckt $shr A[0]=$true A[1]=$false B=a[108] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:344$315_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:344$315_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:344.18-344.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[108] B[1]=_094_ B[2]=b[108] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:345.23-345.57"
.subckt $shr A[0]=$true A[1]=$false B=a[109] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:346$317_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:346$317_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:346.18-346.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[109] B[1]=_095_ B[2]=b[109] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:347.23-347.57"
.subckt $shr A[0]=$true A[1]=$false B=a[110] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:348$319_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:348$319_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:348.18-348.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[110] B[1]=_096_ B[2]=b[110] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:349.23-349.57"
.subckt $shr A[0]=$true A[1]=$false B=a[111] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:350$321_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:350$321_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:350.18-350.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[111] B[1]=_097_ B[2]=b[111] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:351.23-351.57"
.subckt $shr A[0]=$true A[1]=$false B=a[112] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:352$323_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:352$323_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:352.18-352.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[112] B[1]=_098_ B[2]=b[112] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:353.23-353.57"
.subckt $shr A[0]=$true A[1]=$false B=a[113] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:354$325_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:354$325_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:354.18-354.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[113] B[1]=_099_ B[2]=b[113] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:355.23-355.57"
.subckt $shr A[0]=$true A[1]=$false B=a[114] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:356$327_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:356$327_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:356.18-356.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[114] B[1]=_100_ B[2]=b[114] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:357.23-357.57"
.subckt $shr A[0]=$true A[1]=$false B=a[115] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:358$329_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:358$329_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:358.18-358.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[115] B[1]=_101_ B[2]=b[115] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:359.23-359.57"
.subckt $shr A[0]=$true A[1]=$false B=a[116] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:360$331_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:360$331_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:360.18-360.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[116] B[1]=_102_ B[2]=b[116] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:361.23-361.57"
.subckt $shr A[0]=$true A[1]=$false B=a[117] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:362$333_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:362$333_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:362.18-362.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[117] B[1]=_103_ B[2]=b[117] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:363.23-363.57"
.subckt $shr A[0]=$true A[1]=$false B=a[118] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:364$335_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:364$335_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:364.18-364.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[118] B[1]=_104_ B[2]=b[118] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:365.23-365.57"
.subckt $shr A[0]=$true A[1]=$false B=a[119] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:366$337_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:366$337_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:366.18-366.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[119] B[1]=_105_ B[2]=b[119] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:367.23-367.57"
.subckt $shr A[0]=$true A[1]=$false B=a[120] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:368$339_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:368$339_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:368.18-368.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[120] B[1]=_106_ B[2]=b[120] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:369.23-369.57"
.subckt $shr A[0]=$true A[1]=$false B=a[121] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:370$341_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:370$341_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:370.18-370.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[121] B[1]=_107_ B[2]=b[121] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:371.23-371.57"
.subckt $shr A[0]=$true A[1]=$false B=a[122] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:372$343_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:372$343_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:372.18-372.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[122] B[1]=_108_ B[2]=b[122] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:373.23-373.57"
.subckt $shr A[0]=$true A[1]=$false B=a[123] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:374$345_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:374$345_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:374.18-374.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[123] B[1]=_109_ B[2]=b[123] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:375.23-375.57"
.subckt $shr A[0]=$true A[1]=$false B=a[124] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:376$347_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:376$347_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:376.18-376.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[124] B[1]=_110_ B[2]=b[124] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:377.23-377.57"
.subckt $shr A[0]=$true A[1]=$false B=a[125] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:378$349_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:378$349_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:378.18-378.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[125] B[1]=_111_ B[2]=b[125] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:379.23-379.57"
.subckt $shr A[0]=$true A[1]=$false B=a[126] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:380$351_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:380$351_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:380.18-380.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[126] B[1]=_112_ B[2]=b[126] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:381.23-381.57"
.subckt $shr A[0]=$true A[1]=$false B=a[127] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:382$353_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:382$353_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:382.18-382.32"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_113_ B[2]=b[127] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:383.18-383.50"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[127] B[1]=_113_ B[2]=b[127] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:384.18-384.52"
.subckt $shr A[0]=$true A[1]=$false B=_000_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:385$356_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:385$356_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:385.18-385.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_114_ B[2]=_002_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:386.18-386.49"
.subckt $shr A[0]=$true A[1]=$false B=_001_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:387$358_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:387$358_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:387.18-387.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_115_ B[2]=_003_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:388.17-388.48"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_000_ B[1]=_114_ B[2]=_002_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:389.21-389.53"
.subckt $shr A[0]=$true A[1]=$false B=a[0] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:390$361_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:390$361_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:390.18-390.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[0] B[1]=_116_ B[2]=b[0] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:391.21-391.51"
.subckt $shr A[0]=$true A[1]=$false B=a[1] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:392$363_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:392$363_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:392.18-392.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[1] B[1]=_117_ B[2]=b[1] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:393.21-393.51"
.subckt $shr A[0]=$true A[1]=$false B=a[2] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:394$365_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:394$365_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:394.18-394.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[2] B[1]=_118_ B[2]=b[2] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:395.21-395.51"
.subckt $shr A[0]=$true A[1]=$false B=a[3] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:396$367_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:396$367_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:396.18-396.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[3] B[1]=_119_ B[2]=b[3] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:397.21-397.51"
.subckt $shr A[0]=$true A[1]=$false B=a[4] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:398$369_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:398$369_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:398.18-398.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[4] B[1]=_120_ B[2]=b[4] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:399.21-399.51"
.subckt $shr A[0]=$true A[1]=$false B=a[5] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:400$371_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:400$371_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:400.18-400.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[5] B[1]=_121_ B[2]=b[5] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:401.21-401.51"
.subckt $shr A[0]=$true A[1]=$false B=a[6] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:402$373_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:402$373_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:402.18-402.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[6] B[1]=_122_ B[2]=b[6] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:403.21-403.51"
.subckt $shr A[0]=$true A[1]=$false B=a[7] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:404$375_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:404$375_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:404.18-404.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[7] B[1]=_123_ B[2]=b[7] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:405.21-405.51"
.subckt $shr A[0]=$true A[1]=$false B=a[8] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:406$377_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:406$377_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:406.18-406.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[8] B[1]=_124_ B[2]=b[8] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:407.21-407.51"
.subckt $shr A[0]=$true A[1]=$false B=a[9] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:408$379_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:408$379_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:408.18-408.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[9] B[1]=_125_ B[2]=b[9] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:409.21-409.51"
.subckt $shr A[0]=$true A[1]=$false B=a[10] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:410$381_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:410$381_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:410.18-410.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[10] B[1]=_126_ B[2]=b[10] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:411.22-411.54"
.subckt $shr A[0]=$true A[1]=$false B=a[11] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:412$383_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:412$383_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:412.18-412.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[11] B[1]=_127_ B[2]=b[11] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:413.22-413.54"
.subckt $shr A[0]=$true A[1]=$false B=a[12] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:414$385_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:414$385_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:414.18-414.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[12] B[1]=_128_ B[2]=b[12] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:415.22-415.54"
.subckt $shr A[0]=$true A[1]=$false B=a[13] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:416$387_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:416$387_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:416.18-416.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[13] B[1]=_129_ B[2]=b[13] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:417.22-417.54"
.subckt $shr A[0]=$true A[1]=$false B=a[14] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:418$389_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:418$389_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:418.18-418.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[14] B[1]=_130_ B[2]=b[14] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:419.22-419.54"
.subckt $shr A[0]=$true A[1]=$false B=a[15] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:420$391_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:420$391_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:420.18-420.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[15] B[1]=_131_ B[2]=b[15] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:421.22-421.54"
.subckt $shr A[0]=$true A[1]=$false B=a[16] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:422$393_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:422$393_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:422.18-422.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[16] B[1]=_132_ B[2]=b[16] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:423.22-423.54"
.subckt $shr A[0]=$true A[1]=$false B=a[17] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:424$395_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:424$395_Y[1]
.attr src "./netlists/adder_128/verilog/adder_128.v:424.18-424.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[17] B[1]=_133_ B[2]=b[17] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[7]
.attr src "./netlists/adder_128/verilog/adder_128.v:425.22-425.54"
.subckt adder_carry cin=_134_[127] g=$false p=$false sumout=_000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:79.19-85.8"
.subckt adder_carry cin=_134_[0] cout=_134_[1] g=a[0] p=_135_[0] sumout=sum[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[100] cout=_134_[101] g=a[100] p=_135_[100] sumout=sum[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[101] cout=_134_[102] g=a[101] p=_135_[101] sumout=sum[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[102] cout=_134_[103] g=a[102] p=_135_[102] sumout=sum[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[103] cout=_134_[104] g=a[103] p=_135_[103] sumout=sum[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[104] cout=_134_[105] g=a[104] p=_135_[104] sumout=sum[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[105] cout=_134_[106] g=a[105] p=_135_[105] sumout=sum[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[106] cout=_134_[107] g=a[106] p=_135_[106] sumout=sum[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[107] cout=_134_[108] g=a[107] p=_135_[107] sumout=sum[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[108] cout=_134_[109] g=a[108] p=_135_[108] sumout=sum[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[109] cout=_134_[110] g=a[109] p=_135_[109] sumout=sum[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[10] cout=_134_[11] g=a[10] p=_135_[10] sumout=sum[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[110] cout=_134_[111] g=a[110] p=_135_[110] sumout=sum[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[111] cout=_134_[112] g=a[111] p=_135_[111] sumout=sum[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[112] cout=_134_[113] g=a[112] p=_135_[112] sumout=sum[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[113] cout=_134_[114] g=a[113] p=_135_[113] sumout=sum[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[114] cout=_134_[115] g=a[114] p=_135_[114] sumout=sum[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[115] cout=_134_[116] g=a[115] p=_135_[115] sumout=sum[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[116] cout=_134_[117] g=a[116] p=_135_[116] sumout=sum[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[117] cout=_134_[118] g=a[117] p=_135_[117] sumout=sum[117]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[118] cout=_134_[119] g=a[118] p=_135_[118] sumout=sum[118]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[119] cout=_134_[120] g=a[119] p=_135_[119] sumout=sum[119]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[11] cout=_134_[12] g=a[11] p=_135_[11] sumout=sum[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[120] cout=_134_[121] g=a[120] p=_135_[120] sumout=sum[120]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[121] cout=_134_[122] g=a[121] p=_135_[121] sumout=sum[121]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[122] cout=_134_[123] g=a[122] p=_135_[122] sumout=sum[122]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[123] cout=_134_[124] g=a[123] p=_135_[123] sumout=sum[123]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[124] cout=_134_[125] g=a[124] p=_135_[124] sumout=sum[124]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[125] cout=_134_[126] g=a[125] p=_135_[125] sumout=sum[125]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[126] cout=_134_[127] g=a[126] p=_135_[126] sumout=sum[126]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[12] cout=_134_[13] g=a[12] p=_135_[12] sumout=sum[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[13] cout=_134_[14] g=a[13] p=_135_[13] sumout=sum[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[14] cout=_134_[15] g=a[14] p=_135_[14] sumout=sum[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[15] cout=_134_[16] g=a[15] p=_135_[15] sumout=sum[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[16] cout=_134_[17] g=a[16] p=_135_[16] sumout=sum[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[17] cout=_134_[18] g=a[17] p=_135_[17] sumout=sum[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[18] cout=_134_[19] g=a[18] p=_135_[18] sumout=sum[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[19] cout=_134_[20] g=a[19] p=_135_[19] sumout=sum[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[1] cout=_134_[2] g=a[1] p=_135_[1] sumout=sum[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[20] cout=_134_[21] g=a[20] p=_135_[20] sumout=sum[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[21] cout=_134_[22] g=a[21] p=_135_[21] sumout=sum[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[22] cout=_134_[23] g=a[22] p=_135_[22] sumout=sum[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[23] cout=_134_[24] g=a[23] p=_135_[23] sumout=sum[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[24] cout=_134_[25] g=a[24] p=_135_[24] sumout=sum[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[25] cout=_134_[26] g=a[25] p=_135_[25] sumout=sum[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[26] cout=_134_[27] g=a[26] p=_135_[26] sumout=sum[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[27] cout=_134_[28] g=a[27] p=_135_[27] sumout=sum[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[28] cout=_134_[29] g=a[28] p=_135_[28] sumout=sum[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[29] cout=_134_[30] g=a[29] p=_135_[29] sumout=sum[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[2] cout=_134_[3] g=a[2] p=_135_[2] sumout=sum[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[30] cout=_134_[31] g=a[30] p=_135_[30] sumout=sum[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[31] cout=_134_[32] g=a[31] p=_135_[31] sumout=sum[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[32] cout=_134_[33] g=a[32] p=_135_[32] sumout=sum[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[33] cout=_134_[34] g=a[33] p=_135_[33] sumout=sum[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[34] cout=_134_[35] g=a[34] p=_135_[34] sumout=sum[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[35] cout=_134_[36] g=a[35] p=_135_[35] sumout=sum[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[36] cout=_134_[37] g=a[36] p=_135_[36] sumout=sum[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[37] cout=_134_[38] g=a[37] p=_135_[37] sumout=sum[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[38] cout=_134_[39] g=a[38] p=_135_[38] sumout=sum[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[39] cout=_134_[40] g=a[39] p=_135_[39] sumout=sum[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[3] cout=_134_[4] g=a[3] p=_135_[3] sumout=sum[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[40] cout=_134_[41] g=a[40] p=_135_[40] sumout=sum[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[41] cout=_134_[42] g=a[41] p=_135_[41] sumout=sum[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[42] cout=_134_[43] g=a[42] p=_135_[42] sumout=sum[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[43] cout=_134_[44] g=a[43] p=_135_[43] sumout=sum[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[44] cout=_134_[45] g=a[44] p=_135_[44] sumout=sum[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[45] cout=_134_[46] g=a[45] p=_135_[45] sumout=sum[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[46] cout=_134_[47] g=a[46] p=_135_[46] sumout=sum[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[47] cout=_134_[48] g=a[47] p=_135_[47] sumout=sum[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[48] cout=_134_[49] g=a[48] p=_135_[48] sumout=sum[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[49] cout=_134_[50] g=a[49] p=_135_[49] sumout=sum[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[4] cout=_134_[5] g=a[4] p=_135_[4] sumout=sum[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[50] cout=_134_[51] g=a[50] p=_135_[50] sumout=sum[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[51] cout=_134_[52] g=a[51] p=_135_[51] sumout=sum[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[52] cout=_134_[53] g=a[52] p=_135_[52] sumout=sum[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[53] cout=_134_[54] g=a[53] p=_135_[53] sumout=sum[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[54] cout=_134_[55] g=a[54] p=_135_[54] sumout=sum[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[55] cout=_134_[56] g=a[55] p=_135_[55] sumout=sum[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[56] cout=_134_[57] g=a[56] p=_135_[56] sumout=sum[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[57] cout=_134_[58] g=a[57] p=_135_[57] sumout=sum[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[58] cout=_134_[59] g=a[58] p=_135_[58] sumout=sum[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[59] cout=_134_[60] g=a[59] p=_135_[59] sumout=sum[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[5] cout=_134_[6] g=a[5] p=_135_[5] sumout=sum[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[60] cout=_134_[61] g=a[60] p=_135_[60] sumout=sum[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[61] cout=_134_[62] g=a[61] p=_135_[61] sumout=sum[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[62] cout=_134_[63] g=a[62] p=_135_[62] sumout=sum[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[63] cout=_134_[64] g=a[63] p=_135_[63] sumout=sum[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[64] cout=_134_[65] g=a[64] p=_135_[64] sumout=sum[64]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[65] cout=_134_[66] g=a[65] p=_135_[65] sumout=sum[65]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[66] cout=_134_[67] g=a[66] p=_135_[66] sumout=sum[66]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[67] cout=_134_[68] g=a[67] p=_135_[67] sumout=sum[67]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[68] cout=_134_[69] g=a[68] p=_135_[68] sumout=sum[68]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[69] cout=_134_[70] g=a[69] p=_135_[69] sumout=sum[69]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[6] cout=_134_[7] g=a[6] p=_135_[6] sumout=sum[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[70] cout=_134_[71] g=a[70] p=_135_[70] sumout=sum[70]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[71] cout=_134_[72] g=a[71] p=_135_[71] sumout=sum[71]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[72] cout=_134_[73] g=a[72] p=_135_[72] sumout=sum[72]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[73] cout=_134_[74] g=a[73] p=_135_[73] sumout=sum[73]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[74] cout=_134_[75] g=a[74] p=_135_[74] sumout=sum[74]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[75] cout=_134_[76] g=a[75] p=_135_[75] sumout=sum[75]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[76] cout=_134_[77] g=a[76] p=_135_[76] sumout=sum[76]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[77] cout=_134_[78] g=a[77] p=_135_[77] sumout=sum[77]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[78] cout=_134_[79] g=a[78] p=_135_[78] sumout=sum[78]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[79] cout=_134_[80] g=a[79] p=_135_[79] sumout=sum[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[7] cout=_134_[8] g=a[7] p=_135_[7] sumout=sum[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[80] cout=_134_[81] g=a[80] p=_135_[80] sumout=sum[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[81] cout=_134_[82] g=a[81] p=_135_[81] sumout=sum[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[82] cout=_134_[83] g=a[82] p=_135_[82] sumout=sum[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[83] cout=_134_[84] g=a[83] p=_135_[83] sumout=sum[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[84] cout=_134_[85] g=a[84] p=_135_[84] sumout=sum[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[85] cout=_134_[86] g=a[85] p=_135_[85] sumout=sum[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[86] cout=_134_[87] g=a[86] p=_135_[86] sumout=sum[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[87] cout=_134_[88] g=a[87] p=_135_[87] sumout=sum[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[88] cout=_134_[89] g=a[88] p=_135_[88] sumout=sum[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[89] cout=_134_[90] g=a[89] p=_135_[89] sumout=sum[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[8] cout=_134_[9] g=a[8] p=_135_[8] sumout=sum[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[90] cout=_134_[91] g=a[90] p=_135_[90] sumout=sum[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[91] cout=_134_[92] g=a[91] p=_135_[91] sumout=sum[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[92] cout=_134_[93] g=a[92] p=_135_[92] sumout=sum[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[93] cout=_134_[94] g=a[93] p=_135_[93] sumout=sum[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[94] cout=_134_[95] g=a[94] p=_135_[94] sumout=sum[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[95] cout=_134_[96] g=a[95] p=_135_[95] sumout=sum[95]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[96] cout=_134_[97] g=a[96] p=_135_[96] sumout=sum[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[97] cout=_134_[98] g=a[97] p=_135_[97] sumout=sum[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[98] cout=_134_[99] g=a[98] p=_135_[98] sumout=sum[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[99] cout=_134_[100] g=a[99] p=_135_[99] sumout=sum[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_134_[9] cout=_134_[10] g=a[9] p=_135_[9] sumout=sum[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cout=_134_[0] g=cin p=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:54.19-60.8"
.conn $shr$./netlists/adder_128/verilog/adder_128.v:164$135_Y[0] _004_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[0] _135_[18]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:166$137_Y[0] _005_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[0] _135_[19]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:168$139_Y[0] _006_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[0] _135_[20]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:170$141_Y[0] _007_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[0] _135_[21]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:172$143_Y[0] _008_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[0] _135_[22]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:174$145_Y[0] _009_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[0] _135_[23]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:176$147_Y[0] _010_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[0] _135_[24]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:178$149_Y[0] _011_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[0] _135_[25]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:180$151_Y[0] _012_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[0] _135_[26]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:182$153_Y[0] _013_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[0] _135_[27]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:184$155_Y[0] _014_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[0] _135_[28]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:186$157_Y[0] _015_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[0] _135_[29]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:188$159_Y[0] _016_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[0] _135_[30]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:190$161_Y[0] _017_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[0] _135_[31]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:192$163_Y[0] _018_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[0] _135_[32]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:194$165_Y[0] _019_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[0] _135_[33]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:196$167_Y[0] _020_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[0] _135_[34]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:198$169_Y[0] _021_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[0] _135_[35]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:200$171_Y[0] _022_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[0] _135_[36]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:202$173_Y[0] _023_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[0] _135_[37]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:204$175_Y[0] _024_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[0] _135_[38]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:206$177_Y[0] _025_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[0] _135_[39]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:208$179_Y[0] _026_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[0] _135_[40]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:210$181_Y[0] _027_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[0] _135_[41]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:212$183_Y[0] _028_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[0] _135_[42]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:214$185_Y[0] _029_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[0] _135_[43]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:216$187_Y[0] _030_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[0] _135_[44]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:218$189_Y[0] _031_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[0] _135_[45]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:220$191_Y[0] _032_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[0] _135_[46]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:222$193_Y[0] _033_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[0] _135_[47]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:224$195_Y[0] _034_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[0] _135_[48]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:226$197_Y[0] _035_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[0] _135_[49]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:228$199_Y[0] _036_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[0] _135_[50]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:230$201_Y[0] _037_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[0] _135_[51]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:232$203_Y[0] _038_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[0] _135_[52]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:234$205_Y[0] _039_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[0] _135_[53]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:236$207_Y[0] _040_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[0] _135_[54]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:238$209_Y[0] _041_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[0] _135_[55]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:240$211_Y[0] _042_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[0] _135_[56]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:242$213_Y[0] _043_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[0] _135_[57]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:244$215_Y[0] _044_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[0] _135_[58]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:246$217_Y[0] _045_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[0] _135_[59]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:248$219_Y[0] _046_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[0] _135_[60]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:250$221_Y[0] _047_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[0] _135_[61]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:252$223_Y[0] _048_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[0] _135_[62]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:254$225_Y[0] _049_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[0] _135_[63]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:256$227_Y[0] _050_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[0] _135_[64]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:258$229_Y[0] _051_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[0] _135_[65]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:260$231_Y[0] _052_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[0] _135_[66]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:262$233_Y[0] _053_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[0] _135_[67]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:264$235_Y[0] _054_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[0] _135_[68]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:266$237_Y[0] _055_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[0] _135_[69]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:268$239_Y[0] _056_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[0] _135_[70]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:270$241_Y[0] _057_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[0] _135_[71]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:272$243_Y[0] _058_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[0] _135_[72]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:274$245_Y[0] _059_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[0] _135_[73]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:276$247_Y[0] _060_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[0] _135_[74]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:278$249_Y[0] _061_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[0] _135_[75]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:280$251_Y[0] _062_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[0] _135_[76]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:282$253_Y[0] _063_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[0] _135_[77]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:284$255_Y[0] _064_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[0] _135_[78]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:286$257_Y[0] _065_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[0] _135_[79]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:288$259_Y[0] _066_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[0] _135_[80]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:290$261_Y[0] _067_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[0] _135_[81]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:292$263_Y[0] _068_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[0] _135_[82]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:294$265_Y[0] _069_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[0] _135_[83]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:296$267_Y[0] _070_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[0] _135_[84]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:298$269_Y[0] _071_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[0] _135_[85]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:300$271_Y[0] _072_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[0] _135_[86]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:302$273_Y[0] _073_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[0] _135_[87]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:304$275_Y[0] _074_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[0] _135_[88]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:306$277_Y[0] _075_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[0] _135_[89]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:308$279_Y[0] _076_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[0] _135_[90]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:310$281_Y[0] _077_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[0] _135_[91]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:312$283_Y[0] _078_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[0] _135_[92]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:314$285_Y[0] _079_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[0] _135_[93]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:316$287_Y[0] _080_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[0] _135_[94]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:318$289_Y[0] _081_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[0] _135_[95]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:320$291_Y[0] _082_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[0] _135_[96]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:322$293_Y[0] _083_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[0] _135_[97]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:324$295_Y[0] _084_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[0] _135_[98]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:326$297_Y[0] _085_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[0] _135_[99]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:328$299_Y[0] _086_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[0] _135_[100]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:330$301_Y[0] _087_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[0] _135_[101]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:332$303_Y[0] _088_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[0] _135_[102]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:334$305_Y[0] _089_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[0] _135_[103]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:336$307_Y[0] _090_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[0] _135_[104]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:338$309_Y[0] _091_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[0] _135_[105]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:340$311_Y[0] _092_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[0] _135_[106]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:342$313_Y[0] _093_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[0] _135_[107]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:344$315_Y[0] _094_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[0] _135_[108]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:346$317_Y[0] _095_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[0] _135_[109]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:348$319_Y[0] _096_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[0] _135_[110]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:350$321_Y[0] _097_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[0] _135_[111]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:352$323_Y[0] _098_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[0] _135_[112]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:354$325_Y[0] _099_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[0] _135_[113]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:356$327_Y[0] _100_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[0] _135_[114]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:358$329_Y[0] _101_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[0] _135_[115]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:360$331_Y[0] _102_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[0] _135_[116]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:362$333_Y[0] _103_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[0] _135_[117]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:364$335_Y[0] _104_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[0] _135_[118]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:366$337_Y[0] _105_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[0] _135_[119]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:368$339_Y[0] _106_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[0] _135_[120]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:370$341_Y[0] _107_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[0] _135_[121]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:372$343_Y[0] _108_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[0] _135_[122]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:374$345_Y[0] _109_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[0] _135_[123]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:376$347_Y[0] _110_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[0] _135_[124]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:378$349_Y[0] _111_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[0] _135_[125]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:380$351_Y[0] _112_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[0] _135_[126]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:382$353_Y[0] _113_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[0] _001_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[0] _002_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:385$356_Y[0] _114_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[0] _003_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:387$358_Y[0] _115_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[0] cout
.conn $shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[0] sum[127]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:390$361_Y[0] _116_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[0] _135_[0]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:392$363_Y[0] _117_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[0] _135_[1]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:394$365_Y[0] _118_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[0] _135_[2]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:396$367_Y[0] _119_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[0] _135_[3]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:398$369_Y[0] _120_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[0] _135_[4]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:400$371_Y[0] _121_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[0] _135_[5]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:402$373_Y[0] _122_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[0] _135_[6]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:404$375_Y[0] _123_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[0] _135_[7]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:406$377_Y[0] _124_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[0] _135_[8]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:408$379_Y[0] _125_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[0] _135_[9]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:410$381_Y[0] _126_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[0] _135_[10]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:412$383_Y[0] _127_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[0] _135_[11]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:414$385_Y[0] _128_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[0] _135_[12]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:416$387_Y[0] _129_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[0] _135_[13]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:418$389_Y[0] _130_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[0] _135_[14]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:420$391_Y[0] _131_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[0] _135_[15]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:422$393_Y[0] _132_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[0] _135_[16]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:424$395_Y[0] _133_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[0] _135_[17]
.conn cout _134_[128]
.conn $false _134_[129]
.conn $false _135_[128]
.end

.model adder_64
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] a[25] a[26] a[27] a[28] a[29] a[30] a[31] a[32] a[33] a[34] a[35] a[36] a[37] a[38] a[39] a[40] a[41] a[42] a[43] a[44] a[45] a[46] a[47] a[48] a[49] a[50] a[51] a[52] a[53] a[54] a[55] a[56] a[57] a[58] a[59] a[60] a[61] a[62] a[63] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] b[21] b[22] b[23] b[24] b[25] b[26] b[27] b[28] b[29] b[30] b[31] b[32] b[33] b[34] b[35] b[36] b[37] b[38] b[39] b[40] b[41] b[42] b[43] b[44] b[45] b[46] b[47] b[48] b[49] b[50] b[51] b[52] b[53] b[54] b[55] b[56] b[57] b[58] b[59] b[60] b[61] b[62] b[63] cin
.outputs cout sum[0] sum[1] sum[2] sum[3] sum[4] sum[5] sum[6] sum[7] sum[8] sum[9] sum[10] sum[11] sum[12] sum[13] sum[14] sum[15] sum[16] sum[17] sum[18] sum[19] sum[20] sum[21] sum[22] sum[23] sum[24] sum[25] sum[26] sum[27] sum[28] sum[29] sum[30] sum[31] sum[32] sum[33] sum[34] sum[35] sum[36] sum[37] sum[38] sum[39] sum[40] sum[41] sum[42] sum[43] sum[44] sum[45] sum[46] sum[47] sum[48] sum[49] sum[50] sum[51] sum[52] sum[53] sum[54] sum[55] sum[56] sum[57] sum[58] sum[59] sum[60] sum[61] sum[62] sum[63]
.subckt $shr A[0]=$true A[1]=$false B=a[21] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:100$1_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:100$1_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:100.18-100.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[21] B[1]=_069_ B[2]=b[21] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:101.22-101.54"
.subckt $shr A[0]=$true A[1]=$false B=a[22] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:102$3_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:102$3_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:102.18-102.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[22] B[1]=_004_ B[2]=b[22] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:103.22-103.54"
.subckt $shr A[0]=$true A[1]=$false B=a[23] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:104$5_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:104$5_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:104.18-104.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[23] B[1]=_005_ B[2]=b[23] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:105.22-105.54"
.subckt $shr A[0]=$true A[1]=$false B=a[24] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:106$7_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:106$7_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:106.18-106.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[24] B[1]=_006_ B[2]=b[24] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:107.22-107.54"
.subckt $shr A[0]=$true A[1]=$false B=a[25] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:108$9_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:108$9_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:108.18-108.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[25] B[1]=_007_ B[2]=b[25] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:109.22-109.54"
.subckt $shr A[0]=$true A[1]=$false B=a[26] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:110$11_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:110$11_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:110.18-110.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[26] B[1]=_008_ B[2]=b[26] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:111.22-111.54"
.subckt $shr A[0]=$true A[1]=$false B=a[27] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:112$13_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:112$13_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:112.18-112.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[27] B[1]=_009_ B[2]=b[27] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:113.22-113.54"
.subckt $shr A[0]=$true A[1]=$false B=a[28] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:114$15_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:114$15_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:114.18-114.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[28] B[1]=_010_ B[2]=b[28] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:115.22-115.54"
.subckt $shr A[0]=$true A[1]=$false B=a[29] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:116$17_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:116$17_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:116.18-116.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[29] B[1]=_011_ B[2]=b[29] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:117.22-117.54"
.subckt $shr A[0]=$true A[1]=$false B=a[30] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:118$19_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:118$19_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:118.18-118.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[30] B[1]=_012_ B[2]=b[30] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:119.22-119.54"
.subckt $shr A[0]=$true A[1]=$false B=a[31] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:120$21_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:120$21_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:120.18-120.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[31] B[1]=_013_ B[2]=b[31] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:121.22-121.54"
.subckt $shr A[0]=$true A[1]=$false B=a[32] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:122$23_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:122$23_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:122.18-122.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[32] B[1]=_014_ B[2]=b[32] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:123.22-123.54"
.subckt $shr A[0]=$true A[1]=$false B=a[33] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:124$25_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:124$25_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:124.18-124.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[33] B[1]=_015_ B[2]=b[33] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:125.22-125.54"
.subckt $shr A[0]=$true A[1]=$false B=a[34] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:126$27_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:126$27_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:126.18-126.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[34] B[1]=_016_ B[2]=b[34] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:127.22-127.54"
.subckt $shr A[0]=$true A[1]=$false B=a[35] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:128$29_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:128$29_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:128.18-128.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[35] B[1]=_017_ B[2]=b[35] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:129.22-129.54"
.subckt $shr A[0]=$true A[1]=$false B=a[36] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:130$31_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:130$31_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:130.18-130.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[36] B[1]=_018_ B[2]=b[36] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:131.22-131.54"
.subckt $shr A[0]=$true A[1]=$false B=a[37] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:132$33_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:132$33_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:132.18-132.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[37] B[1]=_019_ B[2]=b[37] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:133.22-133.54"
.subckt $shr A[0]=$true A[1]=$false B=a[38] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:134$35_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:134$35_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:134.18-134.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[38] B[1]=_020_ B[2]=b[38] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:135.22-135.54"
.subckt $shr A[0]=$true A[1]=$false B=a[39] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:136$37_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:136$37_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:136.18-136.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[39] B[1]=_021_ B[2]=b[39] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:137.22-137.54"
.subckt $shr A[0]=$true A[1]=$false B=a[40] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:138$39_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:138$39_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:138.18-138.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[40] B[1]=_022_ B[2]=b[40] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:139.22-139.54"
.subckt $shr A[0]=$true A[1]=$false B=a[41] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:140$41_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:140$41_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:140.18-140.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[41] B[1]=_023_ B[2]=b[41] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:141.22-141.54"
.subckt $shr A[0]=$true A[1]=$false B=a[42] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:142$43_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:142$43_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:142.18-142.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[42] B[1]=_024_ B[2]=b[42] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:143.22-143.54"
.subckt $shr A[0]=$true A[1]=$false B=a[43] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:144$45_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:144$45_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:144.18-144.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[43] B[1]=_025_ B[2]=b[43] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:145.22-145.54"
.subckt $shr A[0]=$true A[1]=$false B=a[44] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:146$47_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:146$47_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:146.18-146.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[44] B[1]=_026_ B[2]=b[44] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:147.22-147.54"
.subckt $shr A[0]=$true A[1]=$false B=a[45] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:148$49_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:148$49_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:148.18-148.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[45] B[1]=_027_ B[2]=b[45] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:149.22-149.54"
.subckt $shr A[0]=$true A[1]=$false B=a[46] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:150$51_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:150$51_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:150.18-150.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[46] B[1]=_028_ B[2]=b[46] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:151.22-151.54"
.subckt $shr A[0]=$true A[1]=$false B=a[47] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:152$53_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:152$53_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:152.18-152.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[47] B[1]=_029_ B[2]=b[47] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:153.22-153.54"
.subckt $shr A[0]=$true A[1]=$false B=a[48] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:154$55_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:154$55_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:154.18-154.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[48] B[1]=_030_ B[2]=b[48] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:155.22-155.54"
.subckt $shr A[0]=$true A[1]=$false B=a[49] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:156$57_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:156$57_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:156.18-156.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[49] B[1]=_031_ B[2]=b[49] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:157.22-157.54"
.subckt $shr A[0]=$true A[1]=$false B=a[50] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:158$59_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:158$59_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:158.18-158.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[50] B[1]=_032_ B[2]=b[50] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:159.22-159.54"
.subckt $shr A[0]=$true A[1]=$false B=a[51] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:160$61_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:160$61_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:160.18-160.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[51] B[1]=_033_ B[2]=b[51] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:161.22-161.54"
.subckt $shr A[0]=$true A[1]=$false B=a[52] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:162$63_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:162$63_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:162.18-162.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[52] B[1]=_034_ B[2]=b[52] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:163.22-163.54"
.subckt $shr A[0]=$true A[1]=$false B=a[53] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:164$65_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:164$65_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:164.18-164.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[53] B[1]=_035_ B[2]=b[53] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:165.22-165.54"
.subckt $shr A[0]=$true A[1]=$false B=a[54] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:166$67_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:166$67_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:166.18-166.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[54] B[1]=_036_ B[2]=b[54] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:167.22-167.54"
.subckt $shr A[0]=$true A[1]=$false B=a[55] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:168$69_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:168$69_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:168.18-168.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[55] B[1]=_037_ B[2]=b[55] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:169.22-169.54"
.subckt $shr A[0]=$true A[1]=$false B=a[56] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:170$71_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:170$71_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:170.18-170.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[56] B[1]=_038_ B[2]=b[56] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:171.22-171.54"
.subckt $shr A[0]=$true A[1]=$false B=a[57] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:172$73_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:172$73_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:172.18-172.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[57] B[1]=_039_ B[2]=b[57] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:173.22-173.54"
.subckt $shr A[0]=$true A[1]=$false B=a[58] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:174$75_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:174$75_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:174.18-174.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[58] B[1]=_040_ B[2]=b[58] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:175.22-175.54"
.subckt $shr A[0]=$true A[1]=$false B=a[59] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:176$77_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:176$77_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:176.18-176.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[59] B[1]=_041_ B[2]=b[59] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:177.22-177.54"
.subckt $shr A[0]=$true A[1]=$false B=a[60] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:178$79_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:178$79_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:178.18-178.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[60] B[1]=_042_ B[2]=b[60] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:179.22-179.54"
.subckt $shr A[0]=$true A[1]=$false B=a[61] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:180$81_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:180$81_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:180.18-180.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[61] B[1]=_043_ B[2]=b[61] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:181.22-181.54"
.subckt $shr A[0]=$true A[1]=$false B=a[62] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:182$83_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:182$83_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:182.18-182.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[62] B[1]=_044_ B[2]=b[62] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:183.22-183.54"
.subckt $shr A[0]=$true A[1]=$false B=a[63] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:184$85_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:184$85_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:184.18-184.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_045_ B[2]=b[63] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:185.18-185.49"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[63] B[1]=_045_ B[2]=b[63] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:186.18-186.50"
.subckt $shr A[0]=$true A[1]=$false B=_000_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:187$88_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:187$88_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:187.18-187.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_046_ B[2]=_002_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:188.18-188.49"
.subckt $shr A[0]=$true A[1]=$false B=_001_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:189$90_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:189$90_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:189.18-189.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_047_ B[2]=_003_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:190.17-190.48"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_000_ B[1]=_046_ B[2]=_002_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:191.20-191.52"
.subckt $shr A[0]=$true A[1]=$false B=a[0] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:192$93_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:192$93_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:192.18-192.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[0] B[1]=_048_ B[2]=b[0] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:193.21-193.51"
.subckt $shr A[0]=$true A[1]=$false B=a[1] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:194$95_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:194$95_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:194.18-194.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[1] B[1]=_049_ B[2]=b[1] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:195.21-195.51"
.subckt $shr A[0]=$true A[1]=$false B=a[2] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:196$97_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:196$97_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:196.18-196.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[2] B[1]=_050_ B[2]=b[2] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:197.21-197.51"
.subckt $shr A[0]=$true A[1]=$false B=a[3] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:198$99_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:198$99_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:198.18-198.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[3] B[1]=_051_ B[2]=b[3] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:199.21-199.51"
.subckt $shr A[0]=$true A[1]=$false B=a[4] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:200$101_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:200$101_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:200.18-200.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[4] B[1]=_052_ B[2]=b[4] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:201.21-201.51"
.subckt $shr A[0]=$true A[1]=$false B=a[5] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:202$103_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:202$103_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:202.18-202.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[5] B[1]=_053_ B[2]=b[5] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:203.21-203.51"
.subckt $shr A[0]=$true A[1]=$false B=a[6] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:204$105_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:204$105_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:204.18-204.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[6] B[1]=_054_ B[2]=b[6] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:205.21-205.51"
.subckt $shr A[0]=$true A[1]=$false B=a[7] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:206$107_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:206$107_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:206.18-206.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[7] B[1]=_055_ B[2]=b[7] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:207.21-207.51"
.subckt $shr A[0]=$true A[1]=$false B=a[8] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:208$109_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:208$109_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:208.18-208.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[8] B[1]=_056_ B[2]=b[8] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:209.21-209.51"
.subckt $shr A[0]=$true A[1]=$false B=a[9] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:210$111_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:210$111_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:210.18-210.30"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[9] B[1]=_057_ B[2]=b[9] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:211.21-211.51"
.subckt $shr A[0]=$true A[1]=$false B=a[10] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:212$113_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:212$113_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:212.18-212.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[10] B[1]=_058_ B[2]=b[10] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:213.22-213.54"
.subckt $shr A[0]=$true A[1]=$false B=a[11] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:214$115_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:214$115_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:214.18-214.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[11] B[1]=_059_ B[2]=b[11] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:215.22-215.54"
.subckt $shr A[0]=$true A[1]=$false B=a[12] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:216$117_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:216$117_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:216.18-216.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[12] B[1]=_060_ B[2]=b[12] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:217.22-217.54"
.subckt $shr A[0]=$true A[1]=$false B=a[13] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:218$119_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:218$119_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:218.18-218.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[13] B[1]=_061_ B[2]=b[13] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:219.22-219.54"
.subckt $shr A[0]=$true A[1]=$false B=a[14] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:220$121_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:220$121_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:220.18-220.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[14] B[1]=_062_ B[2]=b[14] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:221.22-221.54"
.subckt $shr A[0]=$true A[1]=$false B=a[15] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:222$123_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:222$123_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:222.18-222.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[15] B[1]=_063_ B[2]=b[15] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:223.22-223.54"
.subckt $shr A[0]=$true A[1]=$false B=a[16] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:224$125_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:224$125_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:224.18-224.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[16] B[1]=_064_ B[2]=b[16] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:225.22-225.54"
.subckt $shr A[0]=$true A[1]=$false B=a[17] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:226$127_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:226$127_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:226.18-226.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[17] B[1]=_065_ B[2]=b[17] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:227.22-227.54"
.subckt $shr A[0]=$true A[1]=$false B=a[18] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:228$129_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:228$129_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:228.18-228.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[18] B[1]=_066_ B[2]=b[18] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:229.22-229.54"
.subckt $shr A[0]=$true A[1]=$false B=a[19] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:230$131_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:230$131_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:230.18-230.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[19] B[1]=_067_ B[2]=b[19] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:231.22-231.54"
.subckt $shr A[0]=$true A[1]=$false B=a[20] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:232$133_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:232$133_Y[1]
.attr src "./netlists/adder_64/verilog/adder_64.v:232.18-232.31"
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[20] B[1]=_068_ B[2]=b[20] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[7]
.attr src "./netlists/adder_64/verilog/adder_64.v:233.22-233.54"
.subckt adder_carry cin=_070_[63] g=$false p=$false sumout=_000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:79.19-85.8"
.subckt adder_carry cin=_070_[0] cout=_070_[1] g=a[0] p=_071_[0] sumout=sum[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[10] cout=_070_[11] g=a[10] p=_071_[10] sumout=sum[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[11] cout=_070_[12] g=a[11] p=_071_[11] sumout=sum[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[12] cout=_070_[13] g=a[12] p=_071_[12] sumout=sum[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[13] cout=_070_[14] g=a[13] p=_071_[13] sumout=sum[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[14] cout=_070_[15] g=a[14] p=_071_[14] sumout=sum[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[15] cout=_070_[16] g=a[15] p=_071_[15] sumout=sum[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[16] cout=_070_[17] g=a[16] p=_071_[16] sumout=sum[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[17] cout=_070_[18] g=a[17] p=_071_[17] sumout=sum[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[18] cout=_070_[19] g=a[18] p=_071_[18] sumout=sum[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[19] cout=_070_[20] g=a[19] p=_071_[19] sumout=sum[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[1] cout=_070_[2] g=a[1] p=_071_[1] sumout=sum[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[20] cout=_070_[21] g=a[20] p=_071_[20] sumout=sum[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[21] cout=_070_[22] g=a[21] p=_071_[21] sumout=sum[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[22] cout=_070_[23] g=a[22] p=_071_[22] sumout=sum[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[23] cout=_070_[24] g=a[23] p=_071_[23] sumout=sum[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[24] cout=_070_[25] g=a[24] p=_071_[24] sumout=sum[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[25] cout=_070_[26] g=a[25] p=_071_[25] sumout=sum[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[26] cout=_070_[27] g=a[26] p=_071_[26] sumout=sum[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[27] cout=_070_[28] g=a[27] p=_071_[27] sumout=sum[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[28] cout=_070_[29] g=a[28] p=_071_[28] sumout=sum[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[29] cout=_070_[30] g=a[29] p=_071_[29] sumout=sum[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[2] cout=_070_[3] g=a[2] p=_071_[2] sumout=sum[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[30] cout=_070_[31] g=a[30] p=_071_[30] sumout=sum[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[31] cout=_070_[32] g=a[31] p=_071_[31] sumout=sum[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[32] cout=_070_[33] g=a[32] p=_071_[32] sumout=sum[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[33] cout=_070_[34] g=a[33] p=_071_[33] sumout=sum[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[34] cout=_070_[35] g=a[34] p=_071_[34] sumout=sum[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[35] cout=_070_[36] g=a[35] p=_071_[35] sumout=sum[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[36] cout=_070_[37] g=a[36] p=_071_[36] sumout=sum[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[37] cout=_070_[38] g=a[37] p=_071_[37] sumout=sum[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[38] cout=_070_[39] g=a[38] p=_071_[38] sumout=sum[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[39] cout=_070_[40] g=a[39] p=_071_[39] sumout=sum[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[3] cout=_070_[4] g=a[3] p=_071_[3] sumout=sum[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[40] cout=_070_[41] g=a[40] p=_071_[40] sumout=sum[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[41] cout=_070_[42] g=a[41] p=_071_[41] sumout=sum[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[42] cout=_070_[43] g=a[42] p=_071_[42] sumout=sum[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[43] cout=_070_[44] g=a[43] p=_071_[43] sumout=sum[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[44] cout=_070_[45] g=a[44] p=_071_[44] sumout=sum[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[45] cout=_070_[46] g=a[45] p=_071_[45] sumout=sum[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[46] cout=_070_[47] g=a[46] p=_071_[46] sumout=sum[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[47] cout=_070_[48] g=a[47] p=_071_[47] sumout=sum[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[48] cout=_070_[49] g=a[48] p=_071_[48] sumout=sum[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[49] cout=_070_[50] g=a[49] p=_071_[49] sumout=sum[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[4] cout=_070_[5] g=a[4] p=_071_[4] sumout=sum[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[50] cout=_070_[51] g=a[50] p=_071_[50] sumout=sum[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[51] cout=_070_[52] g=a[51] p=_071_[51] sumout=sum[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[52] cout=_070_[53] g=a[52] p=_071_[52] sumout=sum[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[53] cout=_070_[54] g=a[53] p=_071_[53] sumout=sum[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[54] cout=_070_[55] g=a[54] p=_071_[54] sumout=sum[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[55] cout=_070_[56] g=a[55] p=_071_[55] sumout=sum[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[56] cout=_070_[57] g=a[56] p=_071_[56] sumout=sum[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[57] cout=_070_[58] g=a[57] p=_071_[57] sumout=sum[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[58] cout=_070_[59] g=a[58] p=_071_[58] sumout=sum[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[59] cout=_070_[60] g=a[59] p=_071_[59] sumout=sum[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[5] cout=_070_[6] g=a[5] p=_071_[5] sumout=sum[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[60] cout=_070_[61] g=a[60] p=_071_[60] sumout=sum[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[61] cout=_070_[62] g=a[61] p=_071_[61] sumout=sum[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[62] cout=_070_[63] g=a[62] p=_071_[62] sumout=sum[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[6] cout=_070_[7] g=a[6] p=_071_[6] sumout=sum[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[7] cout=_070_[8] g=a[7] p=_071_[7] sumout=sum[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[8] cout=_070_[9] g=a[8] p=_071_[8] sumout=sum[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cin=_070_[9] cout=_070_[10] g=a[9] p=_071_[9] sumout=sum[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4"
.subckt adder_carry cout=_070_[0] g=cin p=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./rtl/adder_64/adder_64.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:54.19-60.8"
.conn $shr$./netlists/adder_64/verilog/adder_64.v:100$1_Y[0] _069_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[0] _071_[21]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:102$3_Y[0] _004_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[0] _071_[22]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:104$5_Y[0] _005_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[0] _071_[23]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:106$7_Y[0] _006_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[0] _071_[24]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:108$9_Y[0] _007_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[0] _071_[25]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:110$11_Y[0] _008_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[0] _071_[26]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:112$13_Y[0] _009_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[0] _071_[27]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:114$15_Y[0] _010_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[0] _071_[28]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:116$17_Y[0] _011_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[0] _071_[29]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:118$19_Y[0] _012_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[0] _071_[30]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:120$21_Y[0] _013_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[0] _071_[31]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:122$23_Y[0] _014_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[0] _071_[32]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:124$25_Y[0] _015_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[0] _071_[33]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:126$27_Y[0] _016_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[0] _071_[34]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:128$29_Y[0] _017_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[0] _071_[35]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:130$31_Y[0] _018_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[0] _071_[36]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:132$33_Y[0] _019_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[0] _071_[37]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:134$35_Y[0] _020_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[0] _071_[38]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:136$37_Y[0] _021_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[0] _071_[39]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:138$39_Y[0] _022_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[0] _071_[40]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:140$41_Y[0] _023_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[0] _071_[41]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:142$43_Y[0] _024_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[0] _071_[42]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:144$45_Y[0] _025_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[0] _071_[43]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:146$47_Y[0] _026_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[0] _071_[44]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:148$49_Y[0] _027_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[0] _071_[45]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:150$51_Y[0] _028_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[0] _071_[46]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:152$53_Y[0] _029_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[0] _071_[47]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:154$55_Y[0] _030_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[0] _071_[48]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:156$57_Y[0] _031_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[0] _071_[49]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:158$59_Y[0] _032_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[0] _071_[50]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:160$61_Y[0] _033_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[0] _071_[51]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:162$63_Y[0] _034_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[0] _071_[52]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:164$65_Y[0] _035_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[0] _071_[53]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:166$67_Y[0] _036_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[0] _071_[54]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:168$69_Y[0] _037_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[0] _071_[55]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:170$71_Y[0] _038_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[0] _071_[56]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:172$73_Y[0] _039_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[0] _071_[57]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:174$75_Y[0] _040_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[0] _071_[58]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:176$77_Y[0] _041_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[0] _071_[59]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:178$79_Y[0] _042_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[0] _071_[60]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:180$81_Y[0] _043_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[0] _071_[61]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:182$83_Y[0] _044_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[0] _071_[62]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:184$85_Y[0] _045_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[0] _001_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[0] _002_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:187$88_Y[0] _046_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[0] _003_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:189$90_Y[0] _047_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[0] cout
.conn $shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[0] sum[63]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:192$93_Y[0] _048_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[0] _071_[0]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:194$95_Y[0] _049_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[0] _071_[1]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:196$97_Y[0] _050_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[0] _071_[2]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:198$99_Y[0] _051_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[0] _071_[3]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:200$101_Y[0] _052_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[0] _071_[4]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:202$103_Y[0] _053_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[0] _071_[5]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:204$105_Y[0] _054_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[0] _071_[6]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:206$107_Y[0] _055_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[0] _071_[7]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:208$109_Y[0] _056_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[0] _071_[8]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:210$111_Y[0] _057_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[0] _071_[9]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:212$113_Y[0] _058_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[0] _071_[10]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:214$115_Y[0] _059_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[0] _071_[11]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:216$117_Y[0] _060_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[0] _071_[12]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:218$119_Y[0] _061_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[0] _071_[13]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:220$121_Y[0] _062_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[0] _071_[14]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:222$123_Y[0] _063_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[0] _071_[15]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:224$125_Y[0] _064_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[0] _071_[16]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:226$127_Y[0] _065_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[0] _071_[17]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:228$129_Y[0] _066_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[0] _071_[18]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:230$131_Y[0] _067_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[0] _071_[19]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:232$133_Y[0] _068_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[0] _071_[20]
.conn cout _070_[64]
.conn $false _070_[65]
.conn $false _071_[64]
.end

.model and2
.inputs a b
.outputs c
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=a B[2]=b Y[0]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[0] Y[1]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[1] Y[2]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[2] Y[3]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[3] Y[4]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[4] Y[5]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[5] Y[6]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[6] Y[7]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[7]
.attr src "./netlists/and2/verilog/and2.v:15.14-15.37"
.conn $shr$./netlists/and2/verilog/and2.v:15$397_Y[0] c
.end
