

================================================================
== Vivado HLS Report for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166'
================================================================
* Date:           Thu Nov 14 17:15:24 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19| 95.000 ns | 95.000 ns |   19|   19|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      568|     -|
|Register             |        -|      -|     1238|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1238|      572|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10  |    or    |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   4|           2|           2|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  101|         21|    1|         21|
    |ap_done       |    9|          2|    1|          2|
    |d_V_V1_blk_n  |    9|          2|    1|          2|
    |d_V_V1_din    |  101|         21|   16|        336|
    |d_V_V2_blk_n  |    9|          2|    1|          2|
    |d_V_V2_din    |  101|         21|   16|        336|
    |d_V_V3_blk_n  |    9|          2|    1|          2|
    |d_V_V3_din    |  101|         21|   16|        336|
    |d_V_V_blk_n   |    9|          2|    1|          2|
    |d_V_V_din     |  101|         21|   16|        336|
    |data_V_blk_n  |    9|          2|    1|          2|
    |real_start    |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  568|        119|   72|       1379|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  20|   0|   20|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |start_once_reg      |   1|   0|    1|          0|
    |tmp_V_439_reg_1176  |  16|   0|   16|          0|
    |tmp_V_440_reg_1181  |  16|   0|   16|          0|
    |tmp_V_441_reg_1186  |  16|   0|   16|          0|
    |tmp_V_442_reg_1191  |  16|   0|   16|          0|
    |tmp_V_443_reg_1196  |  16|   0|   16|          0|
    |tmp_V_444_reg_1201  |  16|   0|   16|          0|
    |tmp_V_445_reg_1206  |  16|   0|   16|          0|
    |tmp_V_446_reg_1211  |  16|   0|   16|          0|
    |tmp_V_447_reg_1216  |  16|   0|   16|          0|
    |tmp_V_448_reg_1221  |  16|   0|   16|          0|
    |tmp_V_449_reg_1226  |  16|   0|   16|          0|
    |tmp_V_450_reg_1231  |  16|   0|   16|          0|
    |tmp_V_451_reg_1236  |  16|   0|   16|          0|
    |tmp_V_452_reg_1241  |  16|   0|   16|          0|
    |tmp_V_453_reg_1246  |  16|   0|   16|          0|
    |tmp_V_454_reg_1251  |  16|   0|   16|          0|
    |tmp_V_455_reg_1256  |  16|   0|   16|          0|
    |tmp_V_456_reg_1261  |  16|   0|   16|          0|
    |tmp_V_457_reg_1266  |  16|   0|   16|          0|
    |tmp_V_458_reg_1271  |  16|   0|   16|          0|
    |tmp_V_459_reg_1276  |  16|   0|   16|          0|
    |tmp_V_460_reg_1281  |  16|   0|   16|          0|
    |tmp_V_461_reg_1286  |  16|   0|   16|          0|
    |tmp_V_462_reg_1291  |  16|   0|   16|          0|
    |tmp_V_463_reg_1296  |  16|   0|   16|          0|
    |tmp_V_464_reg_1301  |  16|   0|   16|          0|
    |tmp_V_465_reg_1306  |  16|   0|   16|          0|
    |tmp_V_466_reg_1311  |  16|   0|   16|          0|
    |tmp_V_467_reg_1316  |  16|   0|   16|          0|
    |tmp_V_468_reg_1321  |  16|   0|   16|          0|
    |tmp_V_469_reg_1326  |  16|   0|   16|          0|
    |tmp_V_470_reg_1331  |  16|   0|   16|          0|
    |tmp_V_471_reg_1336  |  16|   0|   16|          0|
    |tmp_V_472_reg_1341  |  16|   0|   16|          0|
    |tmp_V_473_reg_1346  |  16|   0|   16|          0|
    |tmp_V_474_reg_1351  |  16|   0|   16|          0|
    |tmp_V_475_reg_1356  |  16|   0|   16|          0|
    |tmp_V_476_reg_1361  |  16|   0|   16|          0|
    |tmp_V_477_reg_1366  |  16|   0|   16|          0|
    |tmp_V_478_reg_1371  |  16|   0|   16|          0|
    |tmp_V_479_reg_1376  |  16|   0|   16|          0|
    |tmp_V_480_reg_1381  |  16|   0|   16|          0|
    |tmp_V_481_reg_1386  |  16|   0|   16|          0|
    |tmp_V_482_reg_1391  |  16|   0|   16|          0|
    |tmp_V_483_reg_1396  |  16|   0|   16|          0|
    |tmp_V_484_reg_1401  |  16|   0|   16|          0|
    |tmp_V_485_reg_1406  |  16|   0|   16|          0|
    |tmp_V_486_reg_1411  |  16|   0|   16|          0|
    |tmp_V_487_reg_1416  |  16|   0|   16|          0|
    |tmp_V_488_reg_1421  |  16|   0|   16|          0|
    |tmp_V_489_reg_1426  |  16|   0|   16|          0|
    |tmp_V_490_reg_1431  |  16|   0|   16|          0|
    |tmp_V_491_reg_1436  |  16|   0|   16|          0|
    |tmp_V_492_reg_1441  |  16|   0|   16|          0|
    |tmp_V_493_reg_1446  |  16|   0|   16|          0|
    |tmp_V_494_reg_1451  |  16|   0|   16|          0|
    |tmp_V_495_reg_1456  |  16|   0|   16|          0|
    |tmp_V_496_reg_1461  |  16|   0|   16|          0|
    |tmp_V_497_reg_1466  |  16|   0|   16|          0|
    |tmp_V_498_reg_1471  |  16|   0|   16|          0|
    |tmp_V_499_reg_1476  |  16|   0|   16|          0|
    |tmp_V_500_reg_1481  |  16|   0|   16|          0|
    |tmp_V_501_reg_1486  |  16|   0|   16|          0|
    |tmp_V_502_reg_1491  |  16|   0|   16|          0|
    |tmp_V_503_reg_1496  |  16|   0|   16|          0|
    |tmp_V_504_reg_1501  |  16|   0|   16|          0|
    |tmp_V_505_reg_1506  |  16|   0|   16|          0|
    |tmp_V_506_reg_1511  |  16|   0|   16|          0|
    |tmp_V_507_reg_1516  |  16|   0|   16|          0|
    |tmp_V_508_reg_1521  |  16|   0|   16|          0|
    |tmp_V_509_reg_1526  |  16|   0|   16|          0|
    |tmp_V_510_reg_1531  |  16|   0|   16|          0|
    |tmp_V_511_reg_1536  |  16|   0|   16|          0|
    |tmp_V_512_reg_1541  |  16|   0|   16|          0|
    |tmp_V_513_reg_1546  |  16|   0|   16|          0|
    |tmp_V_514_reg_1551  |  16|   0|   16|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |1238|   0| 1238|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+------+------------+----------------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits |  Protocol  |                                Source Object                               |    C Type    |
+----------------+-----+------+------------+----------------------------------------------------------------------------+--------------+
|ap_clk          |  in |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|ap_rst          |  in |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|ap_start        |  in |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|start_full_n    |  in |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|ap_done         | out |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|ap_continue     |  in |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|ap_idle         | out |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|ap_ready        | out |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|start_out       | out |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|start_write     | out |     1| ap_ctrl_hs | data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166 | return value |
|data_V_dout     |  in |  1280|   ap_fifo  |                                   data_V                                   |    pointer   |
|data_V_empty_n  |  in |     1|   ap_fifo  |                                   data_V                                   |    pointer   |
|data_V_read     | out |     1|   ap_fifo  |                                   data_V                                   |    pointer   |
|d_V_V_din       | out |    16|   ap_fifo  |                                    d_V_V                                   |    pointer   |
|d_V_V_full_n    |  in |     1|   ap_fifo  |                                    d_V_V                                   |    pointer   |
|d_V_V_write     | out |     1|   ap_fifo  |                                    d_V_V                                   |    pointer   |
|d_V_V1_din      | out |    16|   ap_fifo  |                                   d_V_V1                                   |    pointer   |
|d_V_V1_full_n   |  in |     1|   ap_fifo  |                                   d_V_V1                                   |    pointer   |
|d_V_V1_write    | out |     1|   ap_fifo  |                                   d_V_V1                                   |    pointer   |
|d_V_V2_din      | out |    16|   ap_fifo  |                                   d_V_V2                                   |    pointer   |
|d_V_V2_full_n   |  in |     1|   ap_fifo  |                                   d_V_V2                                   |    pointer   |
|d_V_V2_write    | out |     1|   ap_fifo  |                                   d_V_V2                                   |    pointer   |
|d_V_V3_din      | out |    16|   ap_fifo  |                                   d_V_V3                                   |    pointer   |
|d_V_V3_full_n   |  in |     1|   ap_fifo  |                                   d_V_V3                                   |    pointer   |
|d_V_V3_write    | out |     1|   ap_fifo  |                                   d_V_V3                                   |    pointer   |
+----------------+-----+------+------------+----------------------------------------------------------------------------+--------------+

