===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 41.5356 seconds

  ----Wall Time----  ----Name----
    5.0756 ( 12.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    4.2271 ( 10.2%)    Parse modules
    0.8140 (  2.0%)    Verify circuit
   24.1254 ( 58.1%)  'firrtl.circuit' Pipeline
    0.7579 (  1.8%)    LowerFIRRTLAnnotations
    0.0652 (  0.2%)    LowerIntrinsics
    0.0651 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.7393 (  6.6%)    'firrtl.module' Pipeline
    0.8777 (  2.1%)      DropName
    1.8616 (  4.5%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0800 (  0.2%)    'firrtl.module' Pipeline
    0.0800 (  0.2%)      LowerCHIRRTLPass
    0.1226 (  0.3%)    InferWidths
    0.7924 (  1.9%)    MemToRegOfVec
    1.0895 (  2.6%)    InferResets
    0.0636 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0987 (  0.2%)    WireDFT
    0.7088 (  1.7%)    'firrtl.module' Pipeline
    0.7088 (  1.7%)      FlattenMemory
    0.9662 (  2.3%)    LowerFIRRTLTypes
    1.0570 (  2.5%)    'firrtl.module' Pipeline
    1.0166 (  2.4%)      ExpandWhens
    0.0404 (  0.1%)      SFCCompat
    0.9473 (  2.3%)    Inliner
    1.0258 (  2.5%)    'firrtl.module' Pipeline
    1.0258 (  2.5%)      RandomizeRegisterInit
    0.4863 (  1.2%)    CheckCombCycles
    0.0630 (  0.2%)      (A) circt::firrtl::InstanceGraph
    8.9006 ( 21.4%)    'firrtl.module' Pipeline
    8.4014 ( 20.2%)      Canonicalizer
    0.4992 (  1.2%)      InferReadWrite
    0.2023 (  0.5%)    PrefixModules
    0.0789 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.2983 (  3.1%)    IMConstProp
    0.0762 (  0.2%)    AddSeqMemPorts
    0.0762 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5218 (  1.3%)    CreateSiFiveMetadata
    0.0407 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    BlackBoxReader
    0.4259 (  1.0%)    'firrtl.module' Pipeline
    0.4258 (  1.0%)      DropName
    0.7232 (  1.7%)    SymbolDCE
    0.6486 (  1.6%)  InnerSymbolDCE
    6.7959 ( 16.4%)  'firrtl.circuit' Pipeline
    5.7225 ( 13.8%)    'firrtl.module' Pipeline
    5.7225 ( 13.8%)      Canonicalizer
    0.6915 (  1.7%)    IMDeadCodeElim
    0.0761 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0380 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1951 (  0.5%)    LowerXMR
    0.0181 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.6597 (  1.6%)  LowerFIRRTLToHW
    0.0145 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    1.0484 (  2.5%)  'hw.module' Pipeline
    0.1383 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2698 (  0.6%)    Canonicalizer
    0.1405 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4998 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.9488 (  2.3%)  'hw.module' Pipeline
    0.2947 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3378 (  0.8%)    Canonicalizer
    0.1334 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1828 (  0.4%)    HWCleanup
    0.2290 (  0.6%)  'hw.module' Pipeline
    0.0248 (  0.1%)    HWLegalizeModules
    0.2042 (  0.5%)    PrettifyVerilog
    0.2118 (  0.5%)  StripDebugInfoWithPred
    1.7011 (  4.1%)  ExportVerilog
    0.4864 (  1.2%)  'builtin.module' Pipeline
    0.4500 (  1.1%)    'hw.module' Pipeline
    0.4500 (  1.1%)      PrepareForEmission
   -0.4824 ( -1.2%)  Rest
   41.5356 (100.0%)  Total

{
  totalTime: 41.573,
  maxMemory: 594751488
}
