<component id="root" name="root">
  <component type="System" id="system" name="system">
    <param name="core_tech_node" value="40"/>
    <param name="target_core_clockrate" value="1000"/>
    <param name="temperature" value="380"/>
    <param name="interconnect_projection_type" value="1"/>
    <param name="device_type" value="0"/>
    <param name="longer_channel_device" value="1"/>
    <param name="machine_bits" value="64"/>
    <param name="virtual_address_width" value="64"/>
    <param name="physical_address_width" value="64"/>
    <param name="virtual_memory_page_size" value="4096"/>
    <param name="wire_is_mat_type" value="2"/>
    <param name="wire_os_mat_type" value="2"/>
    <param name="delay_wt" value="100"/>
    <param name="area_wt" value="0"/>
    <param name="dynamic_power_wt" value="100"/>
    <param name="leakage_power_wt" value="0"/>
    <param name="cycle_time_wt" value="0"/>
    <param name="delay_dev" value="10000"/>
    <param name="area_dev" value="10000"/>
    <param name="dynamic_power_dev" value="10000"/>
    <param name="leakage_power_dev" value="10000"/>
    <param name="cycle_time_dev" value="10000"/>
    <param name="ed" value="2"/>
    <param name="burst_len" value="1"/>
    <param name="int_prefetch_w" value="1"/>
    <param name="page_sz_bits" value="0"/>
    <param name="rpters_in_htree" value="1"/>
    <param name="ver_htree_wires_over_array" value="0"/>
    <param name="nuca" value="0"/>
    <param name="nuca_bank_count" value="0"/>
    <param name="force_cache_config" value="0"/>
    <param name="wt" value="0"/>
    <param name="force_wiretype" value="0"/>
    <param name="print_detail" value="1"/>
    <param name="add_ecc_b_" value="1"/>
    <param name="broadcast_addr_din_over_ver_htrees" value="0"/>
    <stat name="total_cycles" value="172332230"/>
    <component type="Core" id="system.core0" name="core0">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="135821170"/>
      <stat name="int_instructions" value="98309439"/>
      <stat name="fp_instructions" value="37511731"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="30114629"/>
      <stat name="store_instructions" value="6964667"/>
      <stat name="committed_instructions" value="135821170"/>
      <stat name="committed_int_instructions" value="98309439"/>
      <stat name="committed_fp_instructions" value="37511731"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="172332230"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1430873"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="98309439"/>
      <stat name="fpu_accesses" value="37511731"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core0.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core0.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="132013218"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="132488609"/>
        <stat name="read_misses" value="6907"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core0.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="29844901"/>
        <stat name="read_misses" value="3948"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="29776919"/>
        <stat name="write_accesses" value="6630355"/>
        <stat name="read_misses" value="147977"/>
        <stat name="write_misses" value="24667"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core0.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core1" name="core1">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="152454936"/>
      <stat name="int_instructions" value="109636105"/>
      <stat name="fp_instructions" value="42818831"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="33495196"/>
      <stat name="store_instructions" value="7529230"/>
      <stat name="committed_instructions" value="152454936"/>
      <stat name="committed_int_instructions" value="109636105"/>
      <stat name="committed_fp_instructions" value="42818831"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173378519"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1521597"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="109636105"/>
      <stat name="fpu_accesses" value="42818831"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core1.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core1.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="147734758"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="148139521"/>
        <stat name="read_misses" value="6463"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core1.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="33235061"/>
        <stat name="read_misses" value="3861"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="33144879"/>
        <stat name="write_accesses" value="7182171"/>
        <stat name="read_misses" value="153053"/>
        <stat name="write_misses" value="29815"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core1.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core2" name="core2">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="154503832"/>
      <stat name="int_instructions" value="108846074"/>
      <stat name="fp_instructions" value="45657758"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="33691615"/>
      <stat name="store_instructions" value="6990926"/>
      <stat name="committed_instructions" value="154503832"/>
      <stat name="committed_int_instructions" value="108846074"/>
      <stat name="committed_fp_instructions" value="45657758"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="172467279"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1326711"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="108846074"/>
      <stat name="fpu_accesses" value="45657758"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core2.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core2.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="147861525"/>
        <stat name="total_misses" value="216"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="148689903"/>
        <stat name="read_misses" value="14227"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core2.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="33411904"/>
        <stat name="read_misses" value="4549"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="33413651"/>
        <stat name="write_accesses" value="6716368"/>
        <stat name="read_misses" value="158380"/>
        <stat name="write_misses" value="33688"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core2.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core3" name="core3">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="180105376"/>
      <stat name="int_instructions" value="126309287"/>
      <stat name="fp_instructions" value="53796089"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="37935827"/>
      <stat name="store_instructions" value="7222955"/>
      <stat name="committed_instructions" value="180105376"/>
      <stat name="committed_int_instructions" value="126309287"/>
      <stat name="committed_fp_instructions" value="53796089"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173384940"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1289607"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="126309287"/>
      <stat name="fpu_accesses" value="53796089"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core3.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core3.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="171991653"/>
        <stat name="total_misses" value="28"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="172316914"/>
        <stat name="read_misses" value="4658"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core3.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="37752718"/>
        <stat name="read_misses" value="4190"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="37699837"/>
        <stat name="write_accesses" value="6990111"/>
        <stat name="read_misses" value="160319"/>
        <stat name="write_misses" value="31781"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core3.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core4" name="core4">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="151620998"/>
      <stat name="int_instructions" value="109334572"/>
      <stat name="fp_instructions" value="42286426"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="33336554"/>
      <stat name="store_instructions" value="7476577"/>
      <stat name="committed_instructions" value="151620998"/>
      <stat name="committed_int_instructions" value="109334572"/>
      <stat name="committed_fp_instructions" value="42286426"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173376853"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1498429"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="109334572"/>
      <stat name="fpu_accesses" value="42286426"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core4.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core4.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="147179262"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core4.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="147502431"/>
        <stat name="read_misses" value="5843"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core4.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="33095235"/>
        <stat name="read_misses" value="3569"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core4.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="32988532"/>
        <stat name="write_accesses" value="7131723"/>
        <stat name="read_misses" value="161462"/>
        <stat name="write_misses" value="25274"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core4.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core5" name="core5">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="167997037"/>
      <stat name="int_instructions" value="120334035"/>
      <stat name="fp_instructions" value="47663002"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="36601503"/>
      <stat name="store_instructions" value="7960975"/>
      <stat name="committed_instructions" value="167997037"/>
      <stat name="committed_int_instructions" value="120334035"/>
      <stat name="committed_fp_instructions" value="47663002"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173369747"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1563923"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="120334035"/>
      <stat name="fpu_accesses" value="47663002"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core5.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core5.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="162446945"/>
        <stat name="total_misses" value="27"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core5.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="162799624"/>
        <stat name="read_misses" value="6276"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core5.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="36356250"/>
        <stat name="read_misses" value="4458"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core5.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="36250776"/>
        <stat name="write_accesses" value="7613919"/>
        <stat name="read_misses" value="167380"/>
        <stat name="write_misses" value="27162"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core5.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core6" name="core6">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="170563655"/>
      <stat name="int_instructions" value="119535519"/>
      <stat name="fp_instructions" value="51028136"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="36931777"/>
      <stat name="store_instructions" value="7354220"/>
      <stat name="committed_instructions" value="170563655"/>
      <stat name="committed_int_instructions" value="119535519"/>
      <stat name="committed_fp_instructions" value="51028136"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173372112"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1355263"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="119535519"/>
      <stat name="fpu_accesses" value="51028136"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core6.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core6.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="163347061"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core6.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="163681190"/>
        <stat name="read_misses" value="6094"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core6.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="36732320"/>
        <stat name="read_misses" value="3855"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core6.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="36659417"/>
        <stat name="write_accesses" value="7085089"/>
        <stat name="read_misses" value="179541"/>
        <stat name="write_misses" value="27674"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core6.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core7" name="core7">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="147149551"/>
      <stat name="int_instructions" value="106589207"/>
      <stat name="fp_instructions" value="40560344"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="32225515"/>
      <stat name="store_instructions" value="7291450"/>
      <stat name="committed_instructions" value="147149551"/>
      <stat name="committed_int_instructions" value="106589207"/>
      <stat name="committed_fp_instructions" value="40560344"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173372958"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1436375"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="106589207"/>
      <stat name="fpu_accesses" value="40560344"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core7.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core7.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="143018141"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core7.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="143403602"/>
        <stat name="read_misses" value="6302"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core7.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="31992808"/>
        <stat name="read_misses" value="3994"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core7.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="31895599"/>
        <stat name="write_accesses" value="6964741"/>
        <stat name="read_misses" value="142316"/>
        <stat name="write_misses" value="28873"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core7.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core8" name="core8">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="116296868"/>
      <stat name="int_instructions" value="86191843"/>
      <stat name="fp_instructions" value="30105025"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="26274493"/>
      <stat name="store_instructions" value="6740102"/>
      <stat name="committed_instructions" value="116296868"/>
      <stat name="committed_int_instructions" value="86191843"/>
      <stat name="committed_fp_instructions" value="30105025"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173374412"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1414161"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="86191843"/>
      <stat name="fpu_accesses" value="30105025"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core8.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core8.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="114502757"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core8.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="114926688"/>
        <stat name="read_misses" value="5892"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core8.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="26013621"/>
        <stat name="read_misses" value="2936"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core8.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="25917065"/>
        <stat name="write_accesses" value="6385280"/>
        <stat name="read_misses" value="133783"/>
        <stat name="write_misses" value="24161"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core8.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core9" name="core9">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="129360116"/>
      <stat name="int_instructions" value="95587588"/>
      <stat name="fp_instructions" value="33772528"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="29033966"/>
      <stat name="store_instructions" value="7343857"/>
      <stat name="committed_instructions" value="129360116"/>
      <stat name="committed_int_instructions" value="95587588"/>
      <stat name="committed_fp_instructions" value="33772528"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173384048"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1527183"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="95587588"/>
      <stat name="fpu_accesses" value="33772528"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core9.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core9.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="127179507"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core9.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="127586552"/>
        <stat name="read_misses" value="6132"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core9.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="28763878"/>
        <stat name="read_misses" value="4001"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core9.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="28653205"/>
        <stat name="write_accesses" value="6966323"/>
        <stat name="read_misses" value="150613"/>
        <stat name="write_misses" value="25439"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core9.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core10" name="core10">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="138707153"/>
      <stat name="int_instructions" value="99849894"/>
      <stat name="fp_instructions" value="38857259"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="30820330"/>
      <stat name="store_instructions" value="7036796"/>
      <stat name="committed_instructions" value="138707153"/>
      <stat name="committed_int_instructions" value="99849894"/>
      <stat name="committed_fp_instructions" value="38857259"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173372038"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1444933"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="99849894"/>
      <stat name="fpu_accesses" value="38857259"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core10.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core10.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="134597153"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core10.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="134983458"/>
        <stat name="read_misses" value="6023"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core10.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="30569419"/>
        <stat name="read_misses" value="3645"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core10.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="30477438"/>
        <stat name="write_accesses" value="6696944"/>
        <stat name="read_misses" value="146053"/>
        <stat name="write_misses" value="25667"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core10.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core11" name="core11">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="166282914"/>
      <stat name="int_instructions" value="119694021"/>
      <stat name="fp_instructions" value="46588893"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="36125972"/>
      <stat name="store_instructions" value="7933699"/>
      <stat name="committed_instructions" value="166282914"/>
      <stat name="committed_int_instructions" value="119694021"/>
      <stat name="committed_fp_instructions" value="46588893"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173368709"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1557935"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="119694021"/>
      <stat name="fpu_accesses" value="46588893"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core11.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core11.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="161115948"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core11.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="161444979"/>
        <stat name="read_misses" value="6027"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core11.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="35886311"/>
        <stat name="read_misses" value="3783"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core11.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="35777178"/>
        <stat name="write_accesses" value="7588132"/>
        <stat name="read_misses" value="159809"/>
        <stat name="write_misses" value="32517"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core11.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core12" name="core12">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="130394169"/>
      <stat name="int_instructions" value="96093051"/>
      <stat name="fp_instructions" value="34301118"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="29260724"/>
      <stat name="store_instructions" value="7318525"/>
      <stat name="committed_instructions" value="130394169"/>
      <stat name="committed_int_instructions" value="96093051"/>
      <stat name="committed_fp_instructions" value="34301118"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173373746"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1528021"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="96093051"/>
      <stat name="fpu_accesses" value="34301118"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core12.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core12.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="128107996"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core12.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="128452480"/>
        <stat name="read_misses" value="5719"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core12.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="28999956"/>
        <stat name="read_misses" value="3833"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core12.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="28880199"/>
        <stat name="write_accesses" value="6941238"/>
        <stat name="read_misses" value="155191"/>
        <stat name="write_misses" value="27246"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core12.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core13" name="core13">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="147408420"/>
      <stat name="int_instructions" value="108121935"/>
      <stat name="fp_instructions" value="39286485"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="32770941"/>
      <stat name="store_instructions" value="8038644"/>
      <stat name="committed_instructions" value="147408420"/>
      <stat name="committed_int_instructions" value="108121935"/>
      <stat name="committed_fp_instructions" value="39286485"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173376338"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1669555"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="108121935"/>
      <stat name="fpu_accesses" value="39286485"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core13.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core13.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="144353471"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core13.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="144731048"/>
        <stat name="read_misses" value="6281"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core13.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="32486824"/>
        <stat name="read_misses" value="3987"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core13.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="32362057"/>
        <stat name="write_accesses" value="7633210"/>
        <stat name="read_misses" value="168677"/>
        <stat name="write_misses" value="32739"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core13.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core14" name="core14">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="156634151"/>
      <stat name="int_instructions" value="112044041"/>
      <stat name="fp_instructions" value="44590110"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="34551447"/>
      <stat name="store_instructions" value="7711626"/>
      <stat name="committed_instructions" value="156634151"/>
      <stat name="committed_int_instructions" value="112044041"/>
      <stat name="committed_fp_instructions" value="44590110"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173371040"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1582601"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="112044041"/>
      <stat name="fpu_accesses" value="44590110"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core14.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core14.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="151553573"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core14.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="151888627"/>
        <stat name="read_misses" value="6054"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core14.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="34303106"/>
        <stat name="read_misses" value="4167"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core14.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="34182438"/>
        <stat name="write_accesses" value="7346026"/>
        <stat name="read_misses" value="168539"/>
        <stat name="write_misses" value="29688"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core14.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core15" name="core15">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="164064113"/>
      <stat name="int_instructions" value="116009920"/>
      <stat name="fp_instructions" value="48054193"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="35209179"/>
      <stat name="store_instructions" value="7034997"/>
      <stat name="committed_instructions" value="164064113"/>
      <stat name="committed_int_instructions" value="116009920"/>
      <stat name="committed_fp_instructions" value="48054193"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="173375407"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1255203"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="116009920"/>
      <stat name="fpu_accesses" value="48054193"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core15.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core15.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="157532036"/>
        <stat name="total_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core15.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="157915919"/>
        <stat name="read_misses" value="6163"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core15.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="35009116"/>
        <stat name="read_misses" value="3747"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core15.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="34966080"/>
        <stat name="write_accesses" value="6794957"/>
        <stat name="read_misses" value="143200"/>
        <stat name="write_misses" value="28181"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core15.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="CacheUnit" id="system.L2" name="L2 Cache">
      <param name="level" value="2"/>
      <param name="size" value="262144"/>
      <param name="block_size" value="64"/>
      <param name="assoc" value="8"/>
      <param name="num_banks" value="1"/>
      <param name="latency" value="20"/>
      <param name="throughput" value="3"/>
      <param name="miss_buffer_size" value="2"/>
      <param name="fetch_buffer_size" value="2"/>
      <param name="prefetch_buffer_size" value="2"/>
      <param name="writeback_buffer_size" value="0"/>
      <param name="clockrate" value="1000"/>
      <param name="tech_type" value="0"/>
      <param name="Directory_type" value="2"/>
      <param name="device_type" value="0"/>
      <param name="core_type" value="1"/>
      <param name="wire_mat_type" value="2"/>
      <param name="wire_type" value="0"/>
      <param name="miss_buffer_assoc" value="0"/>
      <param name="fetch_buffer_assoc" value="0"/>
      <param name="prefetch_buffer_assoc" value="0"/>
      <param name="writeback_buffer_assoc" value="0"/>
      <param name="miss_buffer_banks" value="1"/>
      <param name="fetch_buffer_banks" value="1"/>
      <param name="prefetch_buffer_banks" value="1"/>
      <param name="writeback_buffer_banks" value="1"/>
      <param name="cache_access_mode" value="0"/>
      <param name="miss_buff_access_mode" value="2"/>
      <param name="fetch_buff_access_mode" value="2"/>
      <param name="prefetch_buff_access_mode" value="2"/>
      <param name="writeback_buff_access_mode" value="2"/>
      <param name="cache_rw_ports" value="1"/>
      <param name="cache_rd_ports" value="0"/>
      <param name="cache_wr_ports" value="0"/>
      <param name="cache_se_rd_ports" value="0"/>
      <param name="cache_search_ports" value="0"/>
      <param name="miss_buff_rw_ports" value="1"/>
      <param name="miss_buff_rd_ports" value="0"/>
      <param name="miss_buff_wr_ports" value="0"/>
      <param name="miss_buff_se_rd_ports" value="0"/>
      <param name="miss_buff_search_ports" value="1"/>
      <param name="fetch_buff_rw_ports" value="1"/>
      <param name="fetch_buff_rd_ports" value="0"/>
      <param name="fetch_buff_wr_ports" value="0"/>
      <param name="fetch_buff_se_rd_ports" value="0"/>
      <param name="fetch_buff_search_ports" value="1"/>
      <param name="pf_buff_rw_ports" value="1"/>
      <param name="pf_buff_rd_ports" value="0"/>
      <param name="pf_buff_wr_ports" value="0"/>
      <param name="pf_buff_se_rd_ports" value="0"/>
      <param name="pf_buff_search_ports" value="1"/>
      <param name="wb_buff_rw_ports" value="1"/>
      <param name="wb_buff_rd_ports" value="0"/>
      <param name="wb_buff_wr_ports" value="0"/>
      <param name="wb_buff_se_rd_ports" value="0"/>
      <param name="wb_buff_search_ports" value="1"/>
      <param name="pure_ram" value="0"/>
      <stat name="read_accesses" value="2496036"/>
      <stat name="write_accesses" value="331958"/>
      <stat name="read_misses" value="1434397"/>
      <stat name="write_misses" value="302033"/>
      <stat name="conflicts" value="1"/>
      <stat name="duty_cycle" value="1"/>
    </component>
  </component>
</component>