#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2896e00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2896a80 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x28bf7a0 .functor NOT 1, L_0x28eaa60, C4<0>, C4<0>, C4<0>;
L_0x28ea840 .functor XOR 2, L_0x28ea700, L_0x28ea7a0, C4<00>, C4<00>;
L_0x28ea950 .functor XOR 2, L_0x28ea840, L_0x28ea8b0, C4<00>, C4<00>;
v0x28e74f0_0 .net "Y1_dut", 0 0, L_0x28e8f70;  1 drivers
v0x28e75b0_0 .net "Y1_ref", 0 0, L_0x289b170;  1 drivers
v0x28e7650_0 .net "Y3_dut", 0 0, L_0x28ea490;  1 drivers
v0x28e7720_0 .net "Y3_ref", 0 0, L_0x28e8a70;  1 drivers
v0x28e77f0_0 .net *"_ivl_10", 1 0, L_0x28ea8b0;  1 drivers
v0x28e78e0_0 .net *"_ivl_12", 1 0, L_0x28ea950;  1 drivers
v0x28e7980_0 .net *"_ivl_2", 1 0, L_0x28ea660;  1 drivers
v0x28e7a40_0 .net *"_ivl_4", 1 0, L_0x28ea700;  1 drivers
v0x28e7b20_0 .net *"_ivl_6", 1 0, L_0x28ea7a0;  1 drivers
v0x28e7c00_0 .net *"_ivl_8", 1 0, L_0x28ea840;  1 drivers
v0x28e7ce0_0 .var "clk", 0 0;
v0x28e7d80_0 .var/2u "stats1", 223 0;
v0x28e7e40_0 .var/2u "strobe", 0 0;
v0x28e7f00_0 .net "tb_match", 0 0, L_0x28eaa60;  1 drivers
v0x28e7fd0_0 .net "tb_mismatch", 0 0, L_0x28bf7a0;  1 drivers
v0x28e8070_0 .net "w", 0 0, v0x28e4d10_0;  1 drivers
v0x28e8110_0 .net "y", 5 0, v0x28e4db0_0;  1 drivers
L_0x28ea660 .concat [ 1 1 0 0], L_0x28e8a70, L_0x289b170;
L_0x28ea700 .concat [ 1 1 0 0], L_0x28e8a70, L_0x289b170;
L_0x28ea7a0 .concat [ 1 1 0 0], L_0x28ea490, L_0x28e8f70;
L_0x28ea8b0 .concat [ 1 1 0 0], L_0x28e8a70, L_0x289b170;
L_0x28eaa60 .cmp/eeq 2, L_0x28ea660, L_0x28ea950;
S_0x28af920 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x2896a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x289b170 .functor AND 1, L_0x28e8220, v0x28e4d10_0, C4<1>, C4<1>;
L_0x28b05f0 .functor OR 1, L_0x28e83e0, L_0x28e8480, C4<0>, C4<0>;
L_0x28bf810 .functor OR 1, L_0x28b05f0, L_0x28e85a0, C4<0>, C4<0>;
L_0x28e88c0 .functor OR 1, L_0x28bf810, L_0x28e8710, C4<0>, C4<0>;
L_0x28e8a00 .functor NOT 1, v0x28e4d10_0, C4<0>, C4<0>, C4<0>;
L_0x28e8a70 .functor AND 1, L_0x28e88c0, L_0x28e8a00, C4<1>, C4<1>;
v0x28bf910_0 .net "Y1", 0 0, L_0x289b170;  alias, 1 drivers
v0x28bf9b0_0 .net "Y3", 0 0, L_0x28e8a70;  alias, 1 drivers
v0x289b280_0 .net *"_ivl_1", 0 0, L_0x28e8220;  1 drivers
v0x289b350_0 .net *"_ivl_11", 0 0, L_0x28e85a0;  1 drivers
v0x28e3d20_0 .net *"_ivl_12", 0 0, L_0x28bf810;  1 drivers
v0x28e3e50_0 .net *"_ivl_15", 0 0, L_0x28e8710;  1 drivers
v0x28e3f30_0 .net *"_ivl_16", 0 0, L_0x28e88c0;  1 drivers
v0x28e4010_0 .net *"_ivl_18", 0 0, L_0x28e8a00;  1 drivers
v0x28e40f0_0 .net *"_ivl_5", 0 0, L_0x28e83e0;  1 drivers
v0x28e4260_0 .net *"_ivl_7", 0 0, L_0x28e8480;  1 drivers
v0x28e4340_0 .net *"_ivl_8", 0 0, L_0x28b05f0;  1 drivers
v0x28e4420_0 .net "w", 0 0, v0x28e4d10_0;  alias, 1 drivers
v0x28e44e0_0 .net "y", 5 0, v0x28e4db0_0;  alias, 1 drivers
L_0x28e8220 .part v0x28e4db0_0, 0, 1;
L_0x28e83e0 .part v0x28e4db0_0, 1, 1;
L_0x28e8480 .part v0x28e4db0_0, 2, 1;
L_0x28e85a0 .part v0x28e4db0_0, 4, 1;
L_0x28e8710 .part v0x28e4db0_0, 5, 1;
S_0x28e4640 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x2896a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x28e48a0_0 .net "clk", 0 0, v0x28e7ce0_0;  1 drivers
v0x28e4980_0 .var/2s "errored1", 31 0;
v0x28e4a60_0 .var/2s "onehot_error", 31 0;
v0x28e4b20_0 .net "tb_match", 0 0, L_0x28eaa60;  alias, 1 drivers
v0x28e4be0_0 .var/2s "temp", 31 0;
v0x28e4d10_0 .var "w", 0 0;
v0x28e4db0_0 .var "y", 5 0;
E_0x28a9e70/0 .event negedge, v0x28e48a0_0;
E_0x28a9e70/1 .event posedge, v0x28e48a0_0;
E_0x28a9e70 .event/or E_0x28a9e70/0, E_0x28a9e70/1;
S_0x28e4eb0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x2896a80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
P_0x28e5090 .param/l "A" 1 4 9, C4<000001>;
P_0x28e50d0 .param/l "B" 1 4 10, C4<000010>;
P_0x28e5110 .param/l "C" 1 4 11, C4<000100>;
P_0x28e5150 .param/l "D" 1 4 12, C4<001000>;
P_0x28e5190 .param/l "E" 1 4 13, C4<010000>;
P_0x28e51d0 .param/l "F" 1 4 14, C4<100000>;
L_0x28e8d00 .functor AND 1, L_0x28e8c10, v0x28e4d10_0, C4<1>, C4<1>;
L_0x28e8eb0 .functor AND 1, L_0x28e8dc0, v0x28e4d10_0, C4<1>, C4<1>;
L_0x28e8f70 .functor OR 1, L_0x28e8d00, L_0x28e8eb0, C4<0>, C4<0>;
L_0x28e93a0 .functor AND 1, L_0x28e90d0, L_0x28e91c0, C4<1>, C4<1>;
L_0x28e96b0 .functor AND 1, L_0x28e94e0, L_0x28e95d0, C4<1>, C4<1>;
L_0x28e97c0 .functor OR 1, L_0x28e93a0, L_0x28e96b0, C4<0>, C4<0>;
L_0x28e9b40 .functor AND 1, L_0x28e9960, L_0x28e9a50, C4<1>, C4<1>;
L_0x28e9c50 .functor OR 1, L_0x28e97c0, L_0x28e9b40, C4<0>, C4<0>;
L_0x28e9fa0 .functor AND 1, L_0x28e9db0, L_0x28e9ea0, C4<1>, C4<1>;
L_0x28ea060 .functor OR 1, L_0x28e9c50, L_0x28e9fa0, C4<0>, C4<0>;
L_0x28ea380 .functor AND 1, L_0x28ea1d0, L_0x28ea270, C4<1>, C4<1>;
L_0x28ea490 .functor OR 1, L_0x28ea060, L_0x28ea380, C4<0>, C4<0>;
v0x28e5580_0 .net "Y1", 0 0, L_0x28e8f70;  alias, 1 drivers
v0x28e5640_0 .net "Y3", 0 0, L_0x28ea490;  alias, 1 drivers
L_0x7fab9d468018 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x28e5700_0 .net/2u *"_ivl_0", 5 0, L_0x7fab9d468018;  1 drivers
v0x28e57f0_0 .net *"_ivl_11", 0 0, L_0x28e8eb0;  1 drivers
L_0x7fab9d4680a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x28e58b0_0 .net/2u *"_ivl_14", 5 0, L_0x7fab9d4680a8;  1 drivers
v0x28e59e0_0 .net *"_ivl_16", 0 0, L_0x28e90d0;  1 drivers
v0x28e5aa0_0 .net *"_ivl_19", 0 0, L_0x28e91c0;  1 drivers
v0x28e5b60_0 .net *"_ivl_2", 0 0, L_0x28e8c10;  1 drivers
v0x28e5c20_0 .net *"_ivl_21", 0 0, L_0x28e93a0;  1 drivers
L_0x7fab9d4680f0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x28e5d70_0 .net/2u *"_ivl_22", 5 0, L_0x7fab9d4680f0;  1 drivers
v0x28e5e50_0 .net *"_ivl_24", 0 0, L_0x28e94e0;  1 drivers
v0x28e5f10_0 .net *"_ivl_27", 0 0, L_0x28e95d0;  1 drivers
v0x28e5fd0_0 .net *"_ivl_29", 0 0, L_0x28e96b0;  1 drivers
v0x28e6090_0 .net *"_ivl_31", 0 0, L_0x28e97c0;  1 drivers
L_0x7fab9d468138 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x28e6150_0 .net/2u *"_ivl_32", 5 0, L_0x7fab9d468138;  1 drivers
v0x28e6230_0 .net *"_ivl_34", 0 0, L_0x28e9960;  1 drivers
v0x28e62f0_0 .net *"_ivl_37", 0 0, L_0x28e9a50;  1 drivers
v0x28e63b0_0 .net *"_ivl_39", 0 0, L_0x28e9b40;  1 drivers
v0x28e6470_0 .net *"_ivl_41", 0 0, L_0x28e9c50;  1 drivers
L_0x7fab9d468180 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x28e6530_0 .net/2u *"_ivl_42", 5 0, L_0x7fab9d468180;  1 drivers
v0x28e6610_0 .net *"_ivl_44", 0 0, L_0x28e9db0;  1 drivers
v0x28e66d0_0 .net *"_ivl_47", 0 0, L_0x28e9ea0;  1 drivers
v0x28e6790_0 .net *"_ivl_49", 0 0, L_0x28e9fa0;  1 drivers
v0x28e6850_0 .net *"_ivl_5", 0 0, L_0x28e8d00;  1 drivers
v0x28e6910_0 .net *"_ivl_51", 0 0, L_0x28ea060;  1 drivers
L_0x7fab9d4681c8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x28e69d0_0 .net/2u *"_ivl_52", 5 0, L_0x7fab9d4681c8;  1 drivers
v0x28e6ab0_0 .net *"_ivl_54", 0 0, L_0x28ea1d0;  1 drivers
v0x28e6b70_0 .net *"_ivl_57", 0 0, L_0x28ea270;  1 drivers
v0x28e6c30_0 .net *"_ivl_59", 0 0, L_0x28ea380;  1 drivers
L_0x7fab9d468060 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x28e6cf0_0 .net/2u *"_ivl_6", 5 0, L_0x7fab9d468060;  1 drivers
v0x28e6dd0_0 .net *"_ivl_8", 0 0, L_0x28e8dc0;  1 drivers
v0x28e6e90_0 .net "w", 0 0, v0x28e4d10_0;  alias, 1 drivers
v0x28e6f30_0 .net "y", 5 0, v0x28e4db0_0;  alias, 1 drivers
L_0x28e8c10 .cmp/eq 6, v0x28e4db0_0, L_0x7fab9d468018;
L_0x28e8dc0 .cmp/eq 6, v0x28e4db0_0, L_0x7fab9d468060;
L_0x28e90d0 .cmp/eq 6, v0x28e4db0_0, L_0x7fab9d4680a8;
L_0x28e91c0 .reduce/nor v0x28e4d10_0;
L_0x28e94e0 .cmp/eq 6, v0x28e4db0_0, L_0x7fab9d4680f0;
L_0x28e95d0 .reduce/nor v0x28e4d10_0;
L_0x28e9960 .cmp/eq 6, v0x28e4db0_0, L_0x7fab9d468138;
L_0x28e9a50 .reduce/nor v0x28e4d10_0;
L_0x28e9db0 .cmp/eq 6, v0x28e4db0_0, L_0x7fab9d468180;
L_0x28e9ea0 .reduce/nor v0x28e4d10_0;
L_0x28ea1d0 .cmp/eq 6, v0x28e4db0_0, L_0x7fab9d4681c8;
L_0x28ea270 .reduce/nor v0x28e4d10_0;
S_0x28e72d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2896a80;
 .timescale -12 -12;
E_0x28a99c0 .event anyedge, v0x28e7e40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28e7e40_0;
    %nor/r;
    %assign/vec4 v0x28e7e40_0, 0;
    %wait E_0x28a99c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28e4640;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e4980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e4a60_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x28e4640;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28a9e70;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x28e4db0_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x28e4d10_0, 0;
    %load/vec4 v0x28e4b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e4a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28e4a60_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e4980_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28a9e70;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x28e4be0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x28e4be0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x28e4be0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x28e4be0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x28e4be0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x28e4be0_0;
    %pad/s 6;
    %assign/vec4 v0x28e4db0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x28e4d10_0, 0;
    %load/vec4 v0x28e4b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e4980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28e4980_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x28e4a60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x28e4980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x28e4a60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x28e4980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2896a80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e7ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e7e40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2896a80;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x28e7ce0_0;
    %inv;
    %store/vec4 v0x28e7ce0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2896a80;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28e48a0_0, v0x28e7fd0_0, v0x28e8110_0, v0x28e8070_0, v0x28e75b0_0, v0x28e74f0_0, v0x28e7720_0, v0x28e7650_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2896a80;
T_6 ;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2896a80;
T_7 ;
    %wait E_0x28a9e70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e7d80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e7d80_0, 4, 32;
    %load/vec4 v0x28e7f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e7d80_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e7d80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e7d80_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x28e75b0_0;
    %load/vec4 v0x28e75b0_0;
    %load/vec4 v0x28e74f0_0;
    %xor;
    %load/vec4 v0x28e75b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e7d80_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e7d80_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x28e7720_0;
    %load/vec4 v0x28e7720_0;
    %load/vec4 v0x28e7650_0;
    %xor;
    %load/vec4 v0x28e7720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e7d80_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x28e7d80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e7d80_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/2012_q2b/iter0/response15/top_module.sv";
