// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D_filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V,
        p_src_cols_V,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write,
        p_kernel_val_0_V_0_dout,
        p_kernel_val_0_V_0_empty_n,
        p_kernel_val_0_V_0_read,
        p_kernel_val_0_V_1_dout,
        p_kernel_val_0_V_1_empty_n,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_dout,
        p_kernel_val_0_V_2_empty_n,
        p_kernel_val_0_V_2_read,
        p_kernel_val_1_V_0_dout,
        p_kernel_val_1_V_0_empty_n,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_1_dout,
        p_kernel_val_1_V_1_empty_n,
        p_kernel_val_1_V_1_read,
        p_kernel_val_1_V_2_dout,
        p_kernel_val_1_V_2_empty_n,
        p_kernel_val_1_V_2_read,
        p_kernel_val_2_V_0_dout,
        p_kernel_val_2_V_0_empty_n,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_dout,
        p_kernel_val_2_V_1_empty_n,
        p_kernel_val_2_V_1_read,
        p_kernel_val_2_V_2_dout,
        p_kernel_val_2_V_2_empty_n,
        p_kernel_val_2_V_2_read
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp0_stage0 = 6'd16;
parameter    ap_ST_fsm_state16 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V;
input  [31:0] p_src_cols_V;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;
input  [7:0] p_kernel_val_0_V_0_dout;
input   p_kernel_val_0_V_0_empty_n;
output   p_kernel_val_0_V_0_read;
input  [7:0] p_kernel_val_0_V_1_dout;
input   p_kernel_val_0_V_1_empty_n;
output   p_kernel_val_0_V_1_read;
input  [7:0] p_kernel_val_0_V_2_dout;
input   p_kernel_val_0_V_2_empty_n;
output   p_kernel_val_0_V_2_read;
input  [7:0] p_kernel_val_1_V_0_dout;
input   p_kernel_val_1_V_0_empty_n;
output   p_kernel_val_1_V_0_read;
input  [7:0] p_kernel_val_1_V_1_dout;
input   p_kernel_val_1_V_1_empty_n;
output   p_kernel_val_1_V_1_read;
input  [7:0] p_kernel_val_1_V_2_dout;
input   p_kernel_val_1_V_2_empty_n;
output   p_kernel_val_1_V_2_read;
input  [7:0] p_kernel_val_2_V_0_dout;
input   p_kernel_val_2_V_0_empty_n;
output   p_kernel_val_2_V_0_read;
input  [7:0] p_kernel_val_2_V_1_dout;
input   p_kernel_val_2_V_1_empty_n;
output   p_kernel_val_2_V_1_read;
input  [7:0] p_kernel_val_2_V_2_dout;
input   p_kernel_val_2_V_2_empty_n;
output   p_kernel_val_2_V_2_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
reg p_kernel_val_0_V_0_read;
reg p_kernel_val_0_V_1_read;
reg p_kernel_val_0_V_2_read;
reg p_kernel_val_1_V_0_read;
reg p_kernel_val_1_V_1_read;
reg p_kernel_val_1_V_2_read;
reg p_kernel_val_2_V_0_read;
reg p_kernel_val_2_V_1_read;
reg p_kernel_val_2_V_2_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond388_i_i_reg_1885;
reg   [0:0] ap_reg_pp0_iter1_exitcond388_i_i_reg_1885;
reg   [0:0] or_cond_i_i_i_reg_1916;
reg   [0:0] icmp_reg_1776;
reg   [0:0] tmp_2_i_reg_1767;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] or_cond_i_i_reg_1912;
reg   [0:0] ap_reg_pp0_iter9_or_cond_i_i_reg_1912;
reg    p_kernel_val_0_V_0_blk_n;
reg    p_kernel_val_0_V_1_blk_n;
reg    p_kernel_val_0_V_2_blk_n;
reg    p_kernel_val_1_V_0_blk_n;
reg    p_kernel_val_1_V_1_blk_n;
reg    p_kernel_val_1_V_2_blk_n;
reg    p_kernel_val_2_V_0_blk_n;
reg    p_kernel_val_2_V_1_blk_n;
reg    p_kernel_val_2_V_2_blk_n;
reg   [10:0] t_V_1_reg_486;
reg   [7:0] reg_497;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
reg    ap_predicate_op200_read_state7;
reg    ap_predicate_op201_read_state7;
reg    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_state11_pp0_stage0_iter6;
wire    ap_block_state12_pp0_stage0_iter7;
wire    ap_block_state13_pp0_stage0_iter8;
wire    ap_block_state14_pp0_stage0_iter9;
reg    ap_block_state15_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] ap_reg_pp0_iter3_reg_497;
wire   [11:0] tmp_9_fu_504_p1;
reg    ap_block_state1;
wire   [10:0] tmp_11_fu_508_p1;
wire   [11:0] tmp_16_fu_512_p1;
wire   [10:0] tmp_i_fu_520_p2;
wire   [10:0] tmp_1_i_fu_526_p2;
wire   [1:0] tmp_23_fu_536_p1;
wire   [12:0] tmp_135_cast_cast_i_fu_558_p1;
wire   [1:0] tmp_fu_562_p2;
wire  signed [15:0] OP2_V_0_i_fu_580_p1;
reg  signed [15:0] OP2_V_0_i_reg_1698;
wire  signed [15:0] OP2_V_0_1_i_fu_584_p1;
reg  signed [15:0] OP2_V_0_1_i_reg_1703;
wire  signed [15:0] OP2_V_0_2_i_fu_588_p1;
reg  signed [15:0] OP2_V_0_2_i_reg_1708;
wire  signed [15:0] OP2_V_1_i_fu_592_p1;
reg  signed [15:0] OP2_V_1_i_reg_1713;
wire  signed [15:0] OP2_V_1_1_i_fu_596_p1;
reg  signed [15:0] OP2_V_1_1_i_reg_1718;
wire  signed [15:0] OP2_V_1_2_i_fu_600_p1;
reg  signed [15:0] OP2_V_1_2_i_reg_1723;
wire  signed [15:0] OP2_V_2_i_fu_604_p1;
reg  signed [15:0] OP2_V_2_i_reg_1728;
wire  signed [15:0] OP2_V_2_1_i_fu_608_p1;
reg  signed [15:0] OP2_V_2_1_i_reg_1733;
wire  signed [15:0] OP2_V_2_2_i_fu_612_p1;
reg  signed [15:0] OP2_V_2_2_i_reg_1738;
wire   [12:0] tmp_10_cast_cast_i_fu_630_p1;
wire   [1:0] tmp_5_fu_634_p2;
wire   [1:0] tmp_s_fu_640_p2;
wire   [10:0] i_V_fu_655_p2;
reg   [10:0] i_V_reg_1762;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_2_i_fu_661_p2;
wire   [0:0] exitcond389_i_i_fu_650_p2;
wire   [0:0] ult_fu_666_p2;
reg   [0:0] ult_reg_1771;
wire   [0:0] icmp_fu_681_p2;
wire   [0:0] tmp_93_i_fu_687_p2;
reg   [0:0] tmp_93_i_reg_1781;
wire   [0:0] tmp_93_1_i_fu_693_p2;
reg   [0:0] tmp_93_1_i_reg_1785;
wire   [0:0] tmp_115_i_fu_699_p2;
reg   [0:0] tmp_115_i_reg_1789;
wire   [11:0] tmp_118_i_fu_704_p2;
reg   [11:0] tmp_118_i_reg_1796;
reg   [0:0] tmp_32_reg_1804;
wire   [11:0] p_assign_7_i_fu_718_p2;
reg   [11:0] p_assign_7_i_reg_1809;
wire   [11:0] p_assign_6_1_i_fu_724_p2;
reg   [11:0] p_assign_6_1_i_reg_1814;
reg   [0:0] tmp_34_reg_1822;
wire   [11:0] p_assign_7_1_i_fu_738_p2;
reg   [11:0] p_assign_7_1_i_reg_1827;
wire   [11:0] p_assign_6_2_i_fu_744_p2;
reg   [11:0] p_assign_6_2_i_reg_1832;
reg   [0:0] tmp_38_reg_1840;
wire   [11:0] p_assign_7_2_i_fu_758_p2;
reg   [11:0] p_assign_7_2_i_reg_1845;
wire   [1:0] tmp_45_fu_899_p3;
reg   [1:0] tmp_45_reg_1850;
wire    ap_CS_fsm_state3;
wire   [1:0] tmp_3_fu_923_p3;
reg   [1:0] tmp_3_reg_1855;
wire   [1:0] tmp_7_fu_947_p3;
reg   [1:0] tmp_7_reg_1860;
wire   [0:0] rev_fu_955_p2;
reg   [0:0] rev_reg_1865;
wire    ap_CS_fsm_state4;
wire   [1:0] tmp_46_fu_965_p2;
reg   [1:0] tmp_46_reg_1870;
wire   [1:0] row_assign_8_1_t_i_fu_970_p2;
reg   [1:0] row_assign_8_1_t_i_reg_1875;
wire   [1:0] row_assign_8_2_t_i_fu_974_p2;
reg   [1:0] row_assign_8_2_t_i_reg_1880;
wire   [0:0] exitcond388_i_i_fu_982_p2;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_reg_pp0_iter2_exitcond388_i_i_reg_1885;
reg   [0:0] ap_reg_pp0_iter3_exitcond388_i_i_reg_1885;
reg   [0:0] ap_reg_pp0_iter4_exitcond388_i_i_reg_1885;
wire   [10:0] j_V_fu_987_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [11:0] ImagLoc_x_fu_1009_p2;
reg   [11:0] ImagLoc_x_reg_1894;
reg   [0:0] tmp_50_reg_1900;
wire   [11:0] p_p2_i_i_i_fu_1037_p3;
reg   [11:0] p_p2_i_i_i_reg_1906;
wire   [0:0] or_cond_i_i_fu_1045_p2;
reg   [0:0] ap_reg_pp0_iter1_or_cond_i_i_reg_1912;
reg   [0:0] ap_reg_pp0_iter2_or_cond_i_i_reg_1912;
reg   [0:0] ap_reg_pp0_iter3_or_cond_i_i_reg_1912;
reg   [0:0] ap_reg_pp0_iter4_or_cond_i_i_reg_1912;
reg   [0:0] ap_reg_pp0_iter5_or_cond_i_i_reg_1912;
reg   [0:0] ap_reg_pp0_iter6_or_cond_i_i_reg_1912;
reg   [0:0] ap_reg_pp0_iter7_or_cond_i_i_reg_1912;
reg   [0:0] ap_reg_pp0_iter8_or_cond_i_i_reg_1912;
wire   [0:0] or_cond_i_i_i_fu_1062_p2;
reg   [0:0] ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916;
reg   [0:0] ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916;
wire   [12:0] x_fu_1105_p3;
reg   [12:0] x_reg_1920;
wire   [1:0] tmp_52_fu_1113_p1;
reg   [1:0] tmp_52_reg_1925;
wire   [0:0] brmerge_i_fu_1117_p2;
reg   [0:0] brmerge_i_reg_1930;
reg   [0:0] ap_reg_pp0_iter2_brmerge_i_reg_1930;
reg   [10:0] k_buf_0_val_3_addr_reg_1937;
wire   [1:0] col_assign_1_t_i_fu_1132_p2;
reg   [1:0] col_assign_1_t_i_reg_1943;
reg   [10:0] k_buf_0_val_4_addr_reg_1950;
reg   [10:0] ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950;
reg   [10:0] k_buf_0_val_5_addr_reg_1956;
reg   [10:0] ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956;
wire   [7:0] k_buf_0_val_3_q0;
reg   [7:0] k_buf_0_val_3_load_reg_1962;
reg    ap_enable_reg_pp0_iter3;
wire   [7:0] col_buf_0_val_0_0_fu_1165_p3;
reg   [7:0] col_buf_0_val_0_0_reg_1967;
wire   [7:0] k_buf_0_val_4_q0;
reg   [7:0] k_buf_0_val_4_load_reg_1975;
wire   [7:0] col_buf_0_val_1_0_fu_1183_p3;
reg   [7:0] col_buf_0_val_1_0_reg_1980;
wire   [7:0] col_buf_0_val_2_0_fu_1201_p3;
reg   [7:0] col_buf_0_val_2_0_reg_1988;
wire   [7:0] src_kernel_win_0_va_6_fu_1252_p3;
reg   [7:0] src_kernel_win_0_va_6_reg_1996;
reg   [7:0] ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996;
reg   [7:0] ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1996;
reg   [7:0] ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_1996;
wire   [7:0] src_kernel_win_0_va_7_fu_1266_p3;
reg   [7:0] src_kernel_win_0_va_7_reg_2002;
reg   [7:0] ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2002;
reg   [7:0] ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2002;
reg   [7:0] src_kernel_win_0_va_16_reg_2022;
reg   [7:0] src_kernel_win_0_va_17_reg_2027;
wire   [15:0] r_V_2_0_i_fu_1336_p2;
reg  signed [15:0] r_V_2_0_i_reg_2032;
wire   [15:0] r_V_2_1_i_fu_1345_p2;
reg  signed [15:0] r_V_2_1_i_reg_2037;
wire   [15:0] r_V_2_2_1_i_fu_1358_p2;
reg  signed [15:0] r_V_2_2_1_i_reg_2047;
wire  signed [16:0] grp_fu_1543_p3;
reg  signed [16:0] p_Val2_4_0_1_i_reg_2052;
reg    ap_enable_reg_pp0_iter6;
wire  signed [16:0] grp_fu_1550_p3;
reg  signed [16:0] tmp21_reg_2058;
wire  signed [16:0] grp_fu_1557_p3;
reg  signed [16:0] tmp26_reg_2064;
wire   [17:0] p_Val2_4_1_i_fu_1402_p2;
reg   [17:0] p_Val2_4_1_i_reg_2069;
wire   [15:0] r_V_2_1_2_i_fu_1411_p2;
reg   [15:0] r_V_2_1_2_i_reg_2074;
wire   [7:0] tmp_55_fu_1416_p1;
reg   [7:0] tmp_55_reg_2079;
wire   [7:0] tmp_56_fu_1420_p1;
reg   [7:0] tmp_56_reg_2084;
wire  signed [17:0] grp_fu_1564_p3;
reg  signed [17:0] tmp25_reg_2089;
reg    ap_enable_reg_pp0_iter7;
wire   [7:0] tmp_57_fu_1427_p1;
reg   [7:0] tmp_57_reg_2094;
reg   [7:0] ap_reg_pp0_iter8_tmp_57_reg_2094;
wire   [7:0] tmp_20_fu_1445_p2;
reg   [7:0] tmp_20_reg_2099;
wire   [18:0] p_Val2_4_2_1_i_fu_1449_p2;
reg   [18:0] p_Val2_4_2_1_i_reg_2104;
wire   [15:0] r_V_2_2_2_i_fu_1458_p2;
reg   [15:0] r_V_2_2_2_i_reg_2109;
wire   [7:0] tmp_58_fu_1463_p1;
reg   [7:0] tmp_58_reg_2114;
reg   [0:0] isneg_reg_2119;
wire   [7:0] p_Val2_1_fu_1491_p2;
reg   [7:0] p_Val2_1_reg_2125;
wire   [0:0] not_i_i_i_i_fu_1506_p2;
reg   [0:0] not_i_i_i_i_reg_2130;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter4;
reg    ap_condition_pp0_exit_iter3_state8;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
reg   [10:0] t_V_reg_475;
wire    ap_CS_fsm_state16;
wire   [63:0] tmp_58_i_fu_1125_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_294;
reg   [7:0] src_kernel_win_0_va_1_fu_298;
reg   [7:0] src_kernel_win_0_va_2_fu_302;
reg   [7:0] src_kernel_win_0_va_3_fu_306;
reg   [7:0] src_kernel_win_0_va_4_fu_310;
wire   [7:0] src_kernel_win_0_va_8_fu_1280_p3;
reg   [7:0] src_kernel_win_0_va_5_fu_314;
reg   [7:0] right_border_buf_0_s_fu_318;
reg   [7:0] right_border_buf_0_1_fu_322;
reg   [7:0] right_border_buf_0_2_fu_326;
reg   [7:0] right_border_buf_0_3_fu_330;
reg   [7:0] right_border_buf_0_4_fu_334;
reg   [7:0] right_border_buf_0_5_fu_338;
wire   [10:0] tmp_17_fu_516_p1;
wire   [11:0] tmp_134_i_fu_544_p3;
wire   [11:0] tmp_135_i_fu_552_p2;
wire   [1:0] tmp_22_fu_532_p1;
wire   [0:0] tmp_27_fu_568_p1;
wire   [11:0] tmp_9_i_fu_616_p3;
wire   [11:0] tmp_10_i_fu_624_p2;
wire   [1:0] tmp_1_fu_572_p3;
wire   [1:0] tmp_26_fu_540_p1;
wire   [9:0] tmp_29_fu_671_p4;
wire   [11:0] t_V_cast_i_fu_646_p1;
wire   [0:0] tmp_31_fu_764_p3;
wire   [0:0] tmp_120_i_fu_777_p2;
wire   [0:0] rev1_fu_771_p2;
wire   [11:0] p_p2_i425_i_i_fu_787_p3;
wire  signed [12:0] p_p2_i425_i_cast_cast_fu_792_p1;
wire   [0:0] tmp_33_fu_806_p3;
wire   [0:0] tmp_120_1_i_fu_819_p2;
wire   [0:0] rev2_fu_813_p2;
wire   [11:0] p_p2_i425_i_1_i_fu_829_p3;
wire   [0:0] tmp_37_fu_843_p3;
wire   [0:0] tmp_120_2_i_fu_856_p2;
wire   [0:0] rev3_fu_850_p2;
wire   [11:0] p_p2_i425_i_2_i_fu_866_p3;
wire   [12:0] p_assign_8_i_fu_801_p2;
wire   [0:0] tmp_132_i_fu_796_p2;
wire   [1:0] tmp_42_fu_883_p1;
wire   [1:0] tmp_43_fu_887_p1;
wire   [0:0] or_cond_i424_i_i_fu_781_p2;
wire   [1:0] tmp_41_fu_880_p1;
wire   [1:0] tmp_44_fu_891_p3;
wire   [1:0] tmp_35_fu_839_p1;
wire   [0:0] tmp_132_1_i_fu_834_p2;
wire   [1:0] tmp_8_fu_907_p2;
wire   [0:0] or_cond_i424_i_1_i_fu_823_p2;
wire   [1:0] tmp_47_fu_920_p1;
wire   [1:0] tmp_2_fu_912_p3;
wire   [1:0] tmp_39_fu_876_p1;
wire   [0:0] tmp_132_2_i_fu_871_p2;
wire   [1:0] tmp_4_fu_931_p2;
wire   [0:0] or_cond_i424_i_2_i_fu_860_p2;
wire   [1:0] tmp_48_fu_944_p1;
wire   [1:0] tmp_6_fu_936_p3;
wire   [1:0] tmp_40_fu_960_p2;
wire   [9:0] tmp_49_fu_993_p4;
wire   [11:0] t_V_1_cast_i_fu_978_p1;
wire   [0:0] tmp_51_fu_1023_p3;
wire   [11:0] p_assign_1_fu_1031_p2;
wire   [0:0] icmp1_fu_1003_p2;
wire   [0:0] tmp_6_i_fu_1058_p2;
wire   [0:0] rev4_fu_1053_p2;
wire  signed [12:0] p_p2_i_i_cast_cast19_s_fu_1068_p1;
wire  signed [12:0] ImagLoc_x_cast_cast_s_fu_1050_p1;
wire   [12:0] p_assign_2_fu_1075_p2;
wire   [0:0] tmp_6_i_not_fu_1088_p2;
wire   [0:0] tmp_8_i_fu_1071_p2;
wire   [0:0] sel_tmp7_fu_1094_p2;
wire   [0:0] sel_tmp8_fu_1099_p2;
wire   [12:0] sel_tmp_fu_1080_p3;
wire  signed [31:0] col_assign_cast_i_fu_1122_p1;
wire   [7:0] tmp_10_fu_1154_p5;
wire   [7:0] tmp_12_fu_1172_p5;
wire   [7:0] tmp_13_fu_1190_p5;
wire   [7:0] tmp_14_fu_1244_p5;
wire   [7:0] tmp_15_fu_1258_p5;
wire   [7:0] tmp_18_fu_1272_p5;
wire   [7:0] r_V_2_0_i_fu_1336_p0;
wire  signed [7:0] r_V_2_0_i_fu_1336_p1;
wire   [7:0] r_V_2_1_i_fu_1345_p0;
wire  signed [7:0] r_V_2_1_i_fu_1345_p1;
wire   [7:0] r_V_2_2_1_i_fu_1358_p0;
wire  signed [7:0] r_V_2_2_1_i_fu_1358_p1;
wire  signed [17:0] p_Val2_4_0_1_cast_s_fu_1392_p1;
wire  signed [17:0] tmp21_cast_fu_1395_p1;
wire   [7:0] r_V_2_1_2_i_fu_1411_p0;
wire  signed [7:0] r_V_2_1_2_i_fu_1411_p1;
(* use_dsp48 = "no" *) wire   [16:0] tmp_19_fu_1398_p2;
wire  signed [18:0] tmp_140_1_2_cast_i_fu_1433_p1;
wire  signed [18:0] p_Val2_4_1_cast_i_fu_1430_p1;
wire   [18:0] tmp24_fu_1436_p2;
wire  signed [18:0] tmp25_cast_fu_1442_p1;
wire   [7:0] r_V_2_2_2_i_fu_1458_p0;
wire  signed [7:0] r_V_2_2_2_i_fu_1458_p1;
wire  signed [19:0] tmp_140_2_2_i_fu_1470_p1;
wire  signed [19:0] p_Val2_4_2_1_cast_s_fu_1467_p1;
wire   [19:0] p_Val2_2_fu_1477_p2;
wire   [7:0] tmp_21_fu_1473_p2;
wire   [11:0] p_Result_3_i_i_i_fu_1496_p4;
wire   [0:0] tmp_2_i_i_i_fu_1512_p2;
wire   [0:0] overflow_fu_1517_p2;
wire   [0:0] tmp_i_i_i_fu_1530_p2;
wire   [7:0] p_mux_i_i_cast_i_fu_1522_p3;
wire   [7:0] grp_fu_1543_p0;
wire  signed [7:0] grp_fu_1543_p1;
wire   [7:0] grp_fu_1550_p0;
wire  signed [7:0] grp_fu_1550_p1;
wire   [7:0] grp_fu_1557_p0;
wire  signed [7:0] grp_fu_1557_p1;
wire   [7:0] grp_fu_1564_p0;
wire  signed [7:0] grp_fu_1564_p1;
reg    grp_fu_1543_ce;
reg    grp_fu_1550_ce;
reg    grp_fu_1557_ce;
reg    grp_fu_1564_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] grp_fu_1543_p00;
wire   [15:0] grp_fu_1550_p00;
wire   [15:0] grp_fu_1557_p00;
wire   [15:0] grp_fu_1564_p00;
wire   [15:0] r_V_2_0_i_fu_1336_p00;
wire   [15:0] r_V_2_1_2_i_fu_1411_p00;
wire   [15:0] r_V_2_1_i_fu_1345_p00;
wire   [15:0] r_V_2_2_1_i_fu_1358_p00;
wire   [15:0] r_V_2_2_2_i_fu_1458_p00;
reg    ap_condition_1361;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

Filter2D_k_buf_0_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_1937),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(reg_497)
);

Filter2D_k_buf_0_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_k_buf_0_dEe #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

filter2D_hls_mux_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter2D_hls_mux_g8j_U25(
    .din0(right_border_buf_0_s_fu_318),
    .din1(right_border_buf_0_1_fu_322),
    .din2(8'd0),
    .din3(col_assign_1_t_i_reg_1943),
    .dout(tmp_10_fu_1154_p5)
);

filter2D_hls_mux_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter2D_hls_mux_g8j_U26(
    .din0(right_border_buf_0_3_fu_330),
    .din1(right_border_buf_0_4_fu_334),
    .din2(8'd0),
    .din3(col_assign_1_t_i_reg_1943),
    .dout(tmp_12_fu_1172_p5)
);

filter2D_hls_mux_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter2D_hls_mux_g8j_U27(
    .din0(right_border_buf_0_5_fu_338),
    .din1(right_border_buf_0_2_fu_326),
    .din2(8'd0),
    .din3(col_assign_1_t_i_reg_1943),
    .dout(tmp_13_fu_1190_p5)
);

filter2D_hls_mux_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter2D_hls_mux_g8j_U28(
    .din0(col_buf_0_val_0_0_reg_1967),
    .din1(col_buf_0_val_1_0_reg_1980),
    .din2(col_buf_0_val_2_0_reg_1988),
    .din3(tmp_46_reg_1870),
    .dout(tmp_14_fu_1244_p5)
);

filter2D_hls_mux_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter2D_hls_mux_g8j_U29(
    .din0(col_buf_0_val_0_0_reg_1967),
    .din1(col_buf_0_val_1_0_reg_1980),
    .din2(col_buf_0_val_2_0_reg_1988),
    .din3(row_assign_8_1_t_i_reg_1875),
    .dout(tmp_15_fu_1258_p5)
);

filter2D_hls_mux_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter2D_hls_mux_g8j_U30(
    .din0(col_buf_0_val_0_0_reg_1967),
    .din1(col_buf_0_val_1_0_reg_1980),
    .din2(col_buf_0_val_2_0_reg_1988),
    .din3(row_assign_8_2_t_i_reg_1880),
    .dout(tmp_18_fu_1272_p5)
);

filter2D_hls_mac_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter2D_hls_mac_hbi_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1543_p0),
    .din1(grp_fu_1543_p1),
    .din2(r_V_2_0_i_reg_2032),
    .ce(grp_fu_1543_ce),
    .dout(grp_fu_1543_p3)
);

filter2D_hls_mac_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter2D_hls_mac_hbi_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1550_p0),
    .din1(grp_fu_1550_p1),
    .din2(r_V_2_1_i_reg_2037),
    .ce(grp_fu_1550_ce),
    .dout(grp_fu_1550_p3)
);

filter2D_hls_mac_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter2D_hls_mac_hbi_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1557_p0),
    .din1(grp_fu_1557_p1),
    .din2(r_V_2_2_1_i_reg_2047),
    .ce(grp_fu_1557_ce),
    .dout(grp_fu_1557_p3)
);

filter2D_hls_mac_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter2D_hls_mac_ibs_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1564_p0),
    .din1(grp_fu_1564_p1),
    .din2(tmp26_reg_2064),
    .ce(grp_fu_1564_ce),
    .dout(grp_fu_1564_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond389_i_i_fu_650_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond388_i_i_fu_982_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter3_state8)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_fu_982_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_1_reg_486 <= j_V_fu_987_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        t_V_1_reg_486 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        t_V_reg_475 <= i_V_reg_1762;
    end else if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_475 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_fu_982_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ImagLoc_x_reg_1894 <= ImagLoc_x_fu_1009_p2;
        or_cond_i_i_reg_1912 <= or_cond_i_i_fu_1045_p2;
        p_p2_i_i_i_reg_1906 <= p_p2_i_i_i_fu_1037_p3;
        tmp_50_reg_1900 <= ImagLoc_x_fu_1009_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        OP2_V_0_1_i_reg_1703 <= OP2_V_0_1_i_fu_584_p1;
        OP2_V_0_2_i_reg_1708 <= OP2_V_0_2_i_fu_588_p1;
        OP2_V_0_i_reg_1698 <= OP2_V_0_i_fu_580_p1;
        OP2_V_1_1_i_reg_1718 <= OP2_V_1_1_i_fu_596_p1;
        OP2_V_1_2_i_reg_1723 <= OP2_V_1_2_i_fu_600_p1;
        OP2_V_1_i_reg_1713 <= OP2_V_1_i_fu_592_p1;
        OP2_V_2_1_i_reg_1733 <= OP2_V_2_1_i_fu_608_p1;
        OP2_V_2_2_i_reg_1738 <= OP2_V_2_2_i_fu_612_p1;
        OP2_V_2_i_reg_1728 <= OP2_V_2_i_fu_604_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_exitcond388_i_i_reg_1885 <= exitcond388_i_i_reg_1885;
        ap_reg_pp0_iter1_or_cond_i_i_reg_1912 <= or_cond_i_i_reg_1912;
        exitcond388_i_i_reg_1885 <= exitcond388_i_i_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_brmerge_i_reg_1930 <= brmerge_i_reg_1930;
        ap_reg_pp0_iter2_exitcond388_i_i_reg_1885 <= ap_reg_pp0_iter1_exitcond388_i_i_reg_1885;
        ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916 <= or_cond_i_i_i_reg_1916;
        ap_reg_pp0_iter2_or_cond_i_i_reg_1912 <= ap_reg_pp0_iter1_or_cond_i_i_reg_1912;
        ap_reg_pp0_iter3_exitcond388_i_i_reg_1885 <= ap_reg_pp0_iter2_exitcond388_i_i_reg_1885;
        ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1950 <= k_buf_0_val_4_addr_reg_1950;
        ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1956 <= k_buf_0_val_5_addr_reg_1956;
        ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 <= ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916;
        ap_reg_pp0_iter3_or_cond_i_i_reg_1912 <= ap_reg_pp0_iter2_or_cond_i_i_reg_1912;
        ap_reg_pp0_iter3_reg_497 <= reg_497;
        ap_reg_pp0_iter4_exitcond388_i_i_reg_1885 <= ap_reg_pp0_iter3_exitcond388_i_i_reg_1885;
        ap_reg_pp0_iter4_or_cond_i_i_reg_1912 <= ap_reg_pp0_iter3_or_cond_i_i_reg_1912;
        ap_reg_pp0_iter5_or_cond_i_i_reg_1912 <= ap_reg_pp0_iter4_or_cond_i_i_reg_1912;
        ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996 <= src_kernel_win_0_va_6_reg_1996;
        ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2002 <= src_kernel_win_0_va_7_reg_2002;
        ap_reg_pp0_iter6_or_cond_i_i_reg_1912 <= ap_reg_pp0_iter5_or_cond_i_i_reg_1912;
        ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1996 <= ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1996;
        ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2002 <= ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_2002;
        ap_reg_pp0_iter7_or_cond_i_i_reg_1912 <= ap_reg_pp0_iter6_or_cond_i_i_reg_1912;
        ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_1996 <= ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1996;
        ap_reg_pp0_iter8_or_cond_i_i_reg_1912 <= ap_reg_pp0_iter7_or_cond_i_i_reg_1912;
        ap_reg_pp0_iter8_tmp_57_reg_2094 <= tmp_57_reg_2094;
        ap_reg_pp0_iter9_or_cond_i_i_reg_1912 <= ap_reg_pp0_iter8_or_cond_i_i_reg_1912;
        src_kernel_win_0_va_6_reg_1996 <= src_kernel_win_0_va_6_fu_1252_p3;
        src_kernel_win_0_va_7_reg_2002 <= src_kernel_win_0_va_7_fu_1266_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond388_i_i_reg_1885 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_i_reg_1930 <= brmerge_i_fu_1117_p2;
        or_cond_i_i_i_reg_1916 <= or_cond_i_i_i_fu_1062_p2;
        tmp_52_reg_1925 <= tmp_52_fu_1113_p1;
        x_reg_1920 <= x_fu_1105_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond388_i_i_reg_1885 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_assign_1_t_i_reg_1943 <= col_assign_1_t_i_fu_1132_p2;
        k_buf_0_val_3_addr_reg_1937 <= tmp_58_i_fu_1125_p1;
        k_buf_0_val_4_addr_reg_1950 <= tmp_58_i_fu_1125_p1;
        k_buf_0_val_5_addr_reg_1956 <= tmp_58_i_fu_1125_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond388_i_i_reg_1885 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_buf_0_val_0_0_reg_1967 <= col_buf_0_val_0_0_fu_1165_p3;
        col_buf_0_val_1_0_reg_1980 <= col_buf_0_val_1_0_fu_1183_p3;
        col_buf_0_val_2_0_reg_1988 <= col_buf_0_val_2_0_fu_1201_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_1762 <= i_V_fu_655_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_i_fu_650_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_reg_1776 <= icmp_fu_681_p2;
        p_assign_6_1_i_reg_1814 <= p_assign_6_1_i_fu_724_p2;
        p_assign_6_2_i_reg_1832 <= p_assign_6_2_i_fu_744_p2;
        p_assign_7_1_i_reg_1827 <= p_assign_7_1_i_fu_738_p2;
        p_assign_7_2_i_reg_1845 <= p_assign_7_2_i_fu_758_p2;
        p_assign_7_i_reg_1809 <= p_assign_7_i_fu_718_p2;
        tmp_115_i_reg_1789 <= tmp_115_i_fu_699_p2;
        tmp_118_i_reg_1796 <= tmp_118_i_fu_704_p2;
        tmp_2_i_reg_1767 <= tmp_2_i_fu_661_p2;
        tmp_32_reg_1804 <= tmp_118_i_fu_704_p2[32'd11];
        tmp_34_reg_1822 <= p_assign_6_1_i_fu_724_p2[32'd11];
        tmp_38_reg_1840 <= p_assign_6_2_i_fu_744_p2[32'd11];
        tmp_93_1_i_reg_1785 <= tmp_93_1_i_fu_693_p2;
        tmp_93_i_reg_1781 <= tmp_93_i_fu_687_p2;
        ult_reg_1771 <= ult_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter8_or_cond_i_i_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        isneg_reg_2119 <= p_Val2_2_fu_1477_p2[32'd19];
        not_i_i_i_i_reg_2130 <= not_i_i_i_i_fu_1506_p2;
        p_Val2_1_reg_2125 <= p_Val2_1_fu_1491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond388_i_i_reg_1885 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_load_reg_1962 <= k_buf_0_val_3_q0;
        k_buf_0_val_4_load_reg_1975 <= k_buf_0_val_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter5_or_cond_i_i_reg_1912 == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_4_0_1_i_reg_2052 <= grp_fu_1543_p3;
        tmp21_reg_2058 <= grp_fu_1550_p3;
        tmp26_reg_2064 <= grp_fu_1557_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter6_or_cond_i_i_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_4_1_i_reg_2069 <= p_Val2_4_1_i_fu_1402_p2;
        r_V_2_1_2_i_reg_2074 <= r_V_2_1_2_i_fu_1411_p2;
        tmp_55_reg_2079 <= tmp_55_fu_1416_p1;
        tmp_56_reg_2084 <= tmp_56_fu_1420_p1;
        tmp_57_reg_2094 <= tmp_57_fu_1427_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter7_or_cond_i_i_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_4_2_1_i_reg_2104 <= p_Val2_4_2_1_i_fu_1449_p2;
        r_V_2_2_2_i_reg_2109 <= r_V_2_2_2_i_fu_1458_p2;
        tmp_20_reg_2099 <= tmp_20_fu_1445_p2;
        tmp_58_reg_2114 <= tmp_58_fu_1463_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_or_cond_i_i_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_2_0_i_reg_2032 <= r_V_2_0_i_fu_1336_p2;
        r_V_2_1_i_reg_2037 <= r_V_2_1_i_fu_1345_p2;
        r_V_2_2_1_i_reg_2047 <= r_V_2_2_1_i_fu_1358_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op201_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op200_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_497 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rev_reg_1865 <= rev_fu_955_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1) & (ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916 == 1'd1) & (ap_reg_pp0_iter2_exitcond388_i_i_reg_1885 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_1_fu_322 <= right_border_buf_0_s_fu_318;
        right_border_buf_0_2_fu_326 <= right_border_buf_0_5_fu_338;
        right_border_buf_0_3_fu_330 <= col_buf_0_val_1_0_fu_1183_p3;
        right_border_buf_0_4_fu_334 <= right_border_buf_0_3_fu_330;
        right_border_buf_0_5_fu_338 <= col_buf_0_val_2_0_fu_1201_p3;
        right_border_buf_0_s_fu_318 <= col_buf_0_val_0_0_fu_1165_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_115_i_reg_1789 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        row_assign_8_1_t_i_reg_1875 <= row_assign_8_1_t_i_fu_970_p2;
        row_assign_8_2_t_i_reg_1880 <= row_assign_8_2_t_i_fu_974_p2;
        tmp_46_reg_1870 <= tmp_46_fu_965_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond388_i_i_reg_1885 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_16_reg_2022 <= src_kernel_win_0_va_2_fu_302;
        src_kernel_win_0_va_17_reg_2027 <= src_kernel_win_0_va_4_fu_310;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_exitcond388_i_i_reg_1885 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_1_fu_298 <= src_kernel_win_0_va_fu_294;
        src_kernel_win_0_va_3_fu_306 <= src_kernel_win_0_va_16_reg_2022;
        src_kernel_win_0_va_5_fu_314 <= src_kernel_win_0_va_17_reg_2027;
        src_kernel_win_0_va_fu_294 <= src_kernel_win_0_va_6_reg_1996;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond388_i_i_reg_1885 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_2_fu_302 <= src_kernel_win_0_va_7_fu_1266_p3;
        src_kernel_win_0_va_4_fu_310 <= src_kernel_win_0_va_8_fu_1280_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter6_or_cond_i_i_reg_1912 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp25_reg_2089 <= grp_fu_1564_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_115_i_reg_1789 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_3_reg_1855 <= tmp_3_fu_923_p3;
        tmp_45_reg_1850 <= tmp_45_fu_899_p3;
        tmp_7_reg_1860 <= tmp_7_fu_947_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_condition_pp0_exit_iter3_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter3_state8 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond389_i_i_fu_650_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond389_i_i_fu_650_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1543_ce = 1'b1;
    end else begin
        grp_fu_1543_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1550_ce = 1'b1;
    end else begin
        grp_fu_1550_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1557_ce = 1'b1;
    end else begin
        grp_fu_1557_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1564_ce = 1'b1;
    end else begin
        grp_fu_1564_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1) & (ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916 == 1'd1) & (ap_reg_pp0_iter2_exitcond388_i_i_reg_1885 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916 == 1'd1) & (tmp_93_i_reg_1781 == 1'd1) & (icmp_reg_1776 == 1'd0) & (ap_reg_pp0_iter2_exitcond388_i_i_reg_1885 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1) & (ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916 == 1'd1) & (ap_reg_pp0_iter2_exitcond388_i_i_reg_1885 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter2_or_cond_i_i_i_reg_1916 == 1'd1) & (tmp_93_i_reg_1781 == 1'd1) & (icmp_reg_1776 == 1'd0) & (ap_reg_pp0_iter2_exitcond388_i_i_reg_1885 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 == 1'd1) & (tmp_93_1_i_reg_1785 == 1'd1) & (icmp_reg_1776 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1361)) begin
        if (((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1))) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_load_reg_1962;
        end else if (((tmp_93_1_i_reg_1785 == 1'd1) & (icmp_reg_1776 == 1'd0))) begin
            k_buf_0_val_4_d1 = ap_reg_pp0_iter3_reg_497;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 == 1'd1) & (tmp_93_1_i_reg_1785 == 1'd1) & (icmp_reg_1776 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 == 1'd1) & (tmp_93_i_reg_1781 == 1'd1) & (icmp_reg_1776 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1361)) begin
        if (((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1))) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_load_reg_1975;
        end else if (((tmp_93_i_reg_1781 == 1'd1) & (icmp_reg_1776 == 1'd0))) begin
            k_buf_0_val_5_d1 = ap_reg_pp0_iter3_reg_497;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1) & (ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 == 1'd1) & (tmp_93_i_reg_1781 == 1'd1) & (icmp_reg_1776 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter9_or_cond_i_i_reg_1912 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter9_or_cond_i_i_reg_1912 == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_0_blk_n = p_kernel_val_0_V_0_empty_n;
    end else begin
        p_kernel_val_0_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_0_read = 1'b1;
    end else begin
        p_kernel_val_0_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_1_blk_n = p_kernel_val_0_V_1_empty_n;
    end else begin
        p_kernel_val_0_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_1_read = 1'b1;
    end else begin
        p_kernel_val_0_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_2_blk_n = p_kernel_val_0_V_2_empty_n;
    end else begin
        p_kernel_val_0_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_0_V_2_read = 1'b1;
    end else begin
        p_kernel_val_0_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_0_blk_n = p_kernel_val_1_V_0_empty_n;
    end else begin
        p_kernel_val_1_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_0_read = 1'b1;
    end else begin
        p_kernel_val_1_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_1_blk_n = p_kernel_val_1_V_1_empty_n;
    end else begin
        p_kernel_val_1_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_1_read = 1'b1;
    end else begin
        p_kernel_val_1_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_2_blk_n = p_kernel_val_1_V_2_empty_n;
    end else begin
        p_kernel_val_1_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_1_V_2_read = 1'b1;
    end else begin
        p_kernel_val_1_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_0_blk_n = p_kernel_val_2_V_0_empty_n;
    end else begin
        p_kernel_val_2_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_0_read = 1'b1;
    end else begin
        p_kernel_val_2_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_1_blk_n = p_kernel_val_2_V_1_empty_n;
    end else begin
        p_kernel_val_2_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_1_read = 1'b1;
    end else begin
        p_kernel_val_2_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_2_blk_n = p_kernel_val_2_V_2_empty_n;
    end else begin
        p_kernel_val_2_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_kernel_val_2_V_2_read = 1'b1;
    end else begin
        p_kernel_val_2_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1) & (or_cond_i_i_i_reg_1916 == 1'd1) & (ap_reg_pp0_iter1_exitcond388_i_i_reg_1885 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((or_cond_i_i_i_reg_1916 == 1'd1) & (icmp_reg_1776 == 1'd0) & (ap_reg_pp0_iter1_exitcond388_i_i_reg_1885 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op201_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op200_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond389_i_i_fu_650_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)) & ~((ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast_cast_s_fu_1050_p1 = $signed(ImagLoc_x_reg_1894);

assign ImagLoc_x_fu_1009_p2 = ($signed(12'd4095) + $signed(t_V_1_cast_i_fu_978_p1));

assign OP2_V_0_1_i_fu_584_p1 = $signed(p_kernel_val_0_V_1_dout);

assign OP2_V_0_2_i_fu_588_p1 = $signed(p_kernel_val_0_V_2_dout);

assign OP2_V_0_i_fu_580_p1 = $signed(p_kernel_val_0_V_0_dout);

assign OP2_V_1_1_i_fu_596_p1 = $signed(p_kernel_val_1_V_1_dout);

assign OP2_V_1_2_i_fu_600_p1 = $signed(p_kernel_val_1_V_2_dout);

assign OP2_V_1_i_fu_592_p1 = $signed(p_kernel_val_1_V_0_dout);

assign OP2_V_2_1_i_fu_608_p1 = $signed(p_kernel_val_2_V_1_dout);

assign OP2_V_2_2_i_fu_612_p1 = $signed(p_kernel_val_2_V_2_dout);

assign OP2_V_2_i_fu_604_p1 = $signed(p_kernel_val_2_V_0_dout);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op201_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op200_read_state7 == 1'b1)))) | ((ap_reg_pp0_iter9_or_cond_i_i_reg_1912 == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op201_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op200_read_state7 == 1'b1)))) | ((ap_reg_pp0_iter9_or_cond_i_i_reg_1912 == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op201_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op200_read_state7 == 1'b1)))) | ((ap_reg_pp0_iter9_or_cond_i_i_reg_1912 == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter10 = ((ap_reg_pp0_iter9_or_cond_i_i_reg_1912 == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter2 = (((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op201_read_state7 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op200_read_state7 == 1'b1)));
end

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1361 = ((ap_reg_pp0_iter3_or_cond_i_i_i_reg_1916 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op200_read_state7 = ((or_cond_i_i_i_reg_1916 == 1'd1) & (icmp_reg_1776 == 1'd0) & (ap_reg_pp0_iter1_exitcond388_i_i_reg_1885 == 1'd0));
end

always @ (*) begin
    ap_predicate_op201_read_state7 = ((tmp_2_i_reg_1767 == 1'd1) & (icmp_reg_1776 == 1'd1) & (or_cond_i_i_i_reg_1916 == 1'd1) & (ap_reg_pp0_iter1_exitcond388_i_i_reg_1885 == 1'd0));
end

assign brmerge_i_fu_1117_p2 = (tmp_6_i_fu_1058_p2 | rev_reg_1865);

assign col_assign_1_t_i_fu_1132_p2 = (tmp_s_fu_640_p2 - tmp_52_reg_1925);

assign col_assign_cast_i_fu_1122_p1 = $signed(x_reg_1920);

assign col_buf_0_val_0_0_fu_1165_p3 = ((ap_reg_pp0_iter2_brmerge_i_reg_1930[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_10_fu_1154_p5);

assign col_buf_0_val_1_0_fu_1183_p3 = ((ap_reg_pp0_iter2_brmerge_i_reg_1930[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_12_fu_1172_p5);

assign col_buf_0_val_2_0_fu_1201_p3 = ((ap_reg_pp0_iter2_brmerge_i_reg_1930[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_13_fu_1190_p5);

assign exitcond388_i_i_fu_982_p2 = ((t_V_1_reg_486 == tmp_i_fu_520_p2) ? 1'b1 : 1'b0);

assign exitcond389_i_i_fu_650_p2 = ((t_V_reg_475 == tmp_1_i_fu_526_p2) ? 1'b1 : 1'b0);

assign grp_fu_1543_p0 = grp_fu_1543_p00;

assign grp_fu_1543_p00 = src_kernel_win_0_va_4_fu_310;

assign grp_fu_1543_p1 = OP2_V_0_1_i_reg_1703;

assign grp_fu_1550_p0 = grp_fu_1550_p00;

assign grp_fu_1550_p00 = src_kernel_win_0_va_8_fu_1280_p3;

assign grp_fu_1550_p1 = OP2_V_0_2_i_reg_1708;

assign grp_fu_1557_p0 = grp_fu_1557_p00;

assign grp_fu_1557_p00 = src_kernel_win_0_va_2_fu_302;

assign grp_fu_1557_p1 = OP2_V_1_1_i_reg_1718;

assign grp_fu_1564_p0 = grp_fu_1564_p00;

assign grp_fu_1564_p00 = src_kernel_win_0_va_1_fu_298;

assign grp_fu_1564_p1 = OP2_V_2_i_reg_1728;

assign i_V_fu_655_p2 = (t_V_reg_475 + 11'd1);

assign icmp1_fu_1003_p2 = ((tmp_49_fu_993_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_681_p2 = ((tmp_29_fu_671_p4 != 10'd0) ? 1'b1 : 1'b0);

assign j_V_fu_987_p2 = (t_V_1_reg_486 + 11'd1);

assign k_buf_0_val_3_address0 = tmp_58_i_fu_1125_p1;

assign k_buf_0_val_4_address0 = tmp_58_i_fu_1125_p1;

assign k_buf_0_val_5_address0 = tmp_58_i_fu_1125_p1;

assign not_i_i_i_i_fu_1506_p2 = ((p_Result_3_i_i_i_fu_1496_p4 != 12'd0) ? 1'b1 : 1'b0);

assign or_cond_i424_i_1_i_fu_823_p2 = (tmp_120_1_i_fu_819_p2 & rev2_fu_813_p2);

assign or_cond_i424_i_2_i_fu_860_p2 = (tmp_120_2_i_fu_856_p2 & rev3_fu_850_p2);

assign or_cond_i424_i_i_fu_781_p2 = (tmp_120_i_fu_777_p2 & rev1_fu_771_p2);

assign or_cond_i_i_fu_1045_p2 = (icmp_reg_1776 & icmp1_fu_1003_p2);

assign or_cond_i_i_i_fu_1062_p2 = (tmp_6_i_fu_1058_p2 & rev4_fu_1053_p2);

assign overflow_fu_1517_p2 = (tmp_2_i_i_i_fu_1512_p2 & not_i_i_i_i_reg_2130);

assign p_Result_3_i_i_i_fu_1496_p4 = {{p_Val2_2_fu_1477_p2[19:8]}};

assign p_Val2_1_fu_1491_p2 = (tmp_58_reg_2114 + tmp_21_fu_1473_p2);

assign p_Val2_2_fu_1477_p2 = ($signed(tmp_140_2_2_i_fu_1470_p1) + $signed(p_Val2_4_2_1_cast_s_fu_1467_p1));

assign p_Val2_4_0_1_cast_s_fu_1392_p1 = p_Val2_4_0_1_i_reg_2052;

assign p_Val2_4_1_cast_i_fu_1430_p1 = $signed(p_Val2_4_1_i_reg_2069);

assign p_Val2_4_1_i_fu_1402_p2 = ($signed(p_Val2_4_0_1_cast_s_fu_1392_p1) + $signed(tmp21_cast_fu_1395_p1));

assign p_Val2_4_2_1_cast_s_fu_1467_p1 = $signed(p_Val2_4_2_1_i_reg_2104);

assign p_Val2_4_2_1_i_fu_1449_p2 = ($signed(tmp24_fu_1436_p2) + $signed(tmp25_cast_fu_1442_p1));

assign p_assign_1_fu_1031_p2 = (12'd1 - t_V_1_cast_i_fu_978_p1);

assign p_assign_2_fu_1075_p2 = ($signed(tmp_10_cast_cast_i_fu_630_p1) - $signed(p_p2_i_i_cast_cast19_s_fu_1068_p1));

assign p_assign_6_1_i_fu_724_p2 = ($signed(t_V_cast_i_fu_646_p1) + $signed(12'd4094));

assign p_assign_6_2_i_fu_744_p2 = ($signed(t_V_cast_i_fu_646_p1) + $signed(12'd4093));

assign p_assign_7_1_i_fu_738_p2 = (12'd2 - t_V_cast_i_fu_646_p1);

assign p_assign_7_2_i_fu_758_p2 = (12'd3 - t_V_cast_i_fu_646_p1);

assign p_assign_7_i_fu_718_p2 = (12'd1 - t_V_cast_i_fu_646_p1);

assign p_assign_8_i_fu_801_p2 = ($signed(tmp_135_cast_cast_i_fu_558_p1) - $signed(p_p2_i425_i_cast_cast_fu_792_p1));

assign p_dst_data_stream_V_din = ((tmp_i_i_i_fu_1530_p2[0:0] === 1'b1) ? p_mux_i_i_cast_i_fu_1522_p3 : p_Val2_1_reg_2125);

assign p_mux_i_i_cast_i_fu_1522_p3 = ((tmp_2_i_i_i_fu_1512_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_p2_i425_i_1_i_fu_829_p3 = ((tmp_34_reg_1822[0:0] === 1'b1) ? p_assign_7_1_i_reg_1827 : p_assign_6_1_i_reg_1814);

assign p_p2_i425_i_2_i_fu_866_p3 = ((tmp_38_reg_1840[0:0] === 1'b1) ? p_assign_7_2_i_reg_1845 : p_assign_6_2_i_reg_1832);

assign p_p2_i425_i_cast_cast_fu_792_p1 = $signed(p_p2_i425_i_i_fu_787_p3);

assign p_p2_i425_i_i_fu_787_p3 = ((tmp_32_reg_1804[0:0] === 1'b1) ? p_assign_7_i_reg_1809 : tmp_118_i_reg_1796);

assign p_p2_i_i_cast_cast19_s_fu_1068_p1 = $signed(p_p2_i_i_i_reg_1906);

assign p_p2_i_i_i_fu_1037_p3 = ((tmp_51_fu_1023_p3[0:0] === 1'b1) ? p_assign_1_fu_1031_p2 : ImagLoc_x_fu_1009_p2);

assign r_V_2_0_i_fu_1336_p0 = r_V_2_0_i_fu_1336_p00;

assign r_V_2_0_i_fu_1336_p00 = src_kernel_win_0_va_5_fu_314;

assign r_V_2_0_i_fu_1336_p1 = OP2_V_0_i_reg_1698;

assign r_V_2_0_i_fu_1336_p2 = ($signed({{1'b0}, {r_V_2_0_i_fu_1336_p0}}) * $signed(r_V_2_0_i_fu_1336_p1));

assign r_V_2_1_2_i_fu_1411_p0 = r_V_2_1_2_i_fu_1411_p00;

assign r_V_2_1_2_i_fu_1411_p00 = ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_2002;

assign r_V_2_1_2_i_fu_1411_p1 = OP2_V_1_2_i_reg_1723;

assign r_V_2_1_2_i_fu_1411_p2 = ($signed({{1'b0}, {r_V_2_1_2_i_fu_1411_p0}}) * $signed(r_V_2_1_2_i_fu_1411_p1));

assign r_V_2_1_i_fu_1345_p0 = r_V_2_1_i_fu_1345_p00;

assign r_V_2_1_i_fu_1345_p00 = src_kernel_win_0_va_3_fu_306;

assign r_V_2_1_i_fu_1345_p1 = OP2_V_1_i_reg_1713;

assign r_V_2_1_i_fu_1345_p2 = ($signed({{1'b0}, {r_V_2_1_i_fu_1345_p0}}) * $signed(r_V_2_1_i_fu_1345_p1));

assign r_V_2_2_1_i_fu_1358_p0 = r_V_2_2_1_i_fu_1358_p00;

assign r_V_2_2_1_i_fu_1358_p00 = src_kernel_win_0_va_fu_294;

assign r_V_2_2_1_i_fu_1358_p1 = OP2_V_2_1_i_reg_1733;

assign r_V_2_2_1_i_fu_1358_p2 = ($signed({{1'b0}, {r_V_2_2_1_i_fu_1358_p0}}) * $signed(r_V_2_2_1_i_fu_1358_p1));

assign r_V_2_2_2_i_fu_1458_p0 = r_V_2_2_2_i_fu_1458_p00;

assign r_V_2_2_2_i_fu_1458_p00 = ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_1996;

assign r_V_2_2_2_i_fu_1458_p1 = OP2_V_2_2_i_reg_1738;

assign r_V_2_2_2_i_fu_1458_p2 = ($signed({{1'b0}, {r_V_2_2_2_i_fu_1458_p0}}) * $signed(r_V_2_2_2_i_fu_1458_p1));

assign rev1_fu_771_p2 = (tmp_31_fu_764_p3 ^ 1'd1);

assign rev2_fu_813_p2 = (tmp_33_fu_806_p3 ^ 1'd1);

assign rev3_fu_850_p2 = (tmp_37_fu_843_p3 ^ 1'd1);

assign rev4_fu_1053_p2 = (tmp_50_reg_1900 ^ 1'd1);

assign rev_fu_955_p2 = (ult_reg_1771 ^ 1'd1);

assign row_assign_8_1_t_i_fu_970_p2 = (tmp_fu_562_p2 - tmp_3_reg_1855);

assign row_assign_8_2_t_i_fu_974_p2 = (tmp_fu_562_p2 - tmp_7_reg_1860);

assign sel_tmp7_fu_1094_p2 = (tmp_6_i_not_fu_1088_p2 | tmp_50_reg_1900);

assign sel_tmp8_fu_1099_p2 = (tmp_8_i_fu_1071_p2 & sel_tmp7_fu_1094_p2);

assign sel_tmp_fu_1080_p3 = ((or_cond_i_i_i_fu_1062_p2[0:0] === 1'b1) ? ImagLoc_x_cast_cast_s_fu_1050_p1 : p_assign_2_fu_1075_p2);

assign src_kernel_win_0_va_6_fu_1252_p3 = ((tmp_115_i_reg_1789[0:0] === 1'b1) ? tmp_14_fu_1244_p5 : col_buf_0_val_0_0_reg_1967);

assign src_kernel_win_0_va_7_fu_1266_p3 = ((tmp_115_i_reg_1789[0:0] === 1'b1) ? tmp_15_fu_1258_p5 : col_buf_0_val_1_0_reg_1980);

assign src_kernel_win_0_va_8_fu_1280_p3 = ((tmp_115_i_reg_1789[0:0] === 1'b1) ? tmp_18_fu_1272_p5 : col_buf_0_val_2_0_reg_1988);

assign t_V_1_cast_i_fu_978_p1 = t_V_1_reg_486;

assign t_V_cast_i_fu_646_p1 = t_V_reg_475;

assign tmp21_cast_fu_1395_p1 = tmp21_reg_2058;

assign tmp24_fu_1436_p2 = ($signed(tmp_140_1_2_cast_i_fu_1433_p1) + $signed(p_Val2_4_1_cast_i_fu_1430_p1));

assign tmp25_cast_fu_1442_p1 = tmp25_reg_2089;

assign tmp_10_cast_cast_i_fu_630_p1 = tmp_10_i_fu_624_p2;

assign tmp_10_i_fu_624_p2 = ($signed(12'd4094) + $signed(tmp_9_i_fu_616_p3));

assign tmp_115_i_fu_699_p2 = ((t_V_reg_475 > tmp_11_fu_508_p1) ? 1'b1 : 1'b0);

assign tmp_118_i_fu_704_p2 = ($signed(t_V_cast_i_fu_646_p1) + $signed(12'd4095));

assign tmp_11_fu_508_p1 = p_src_rows_V[10:0];

assign tmp_120_1_i_fu_819_p2 = (($signed(p_assign_6_1_i_reg_1814) < $signed(tmp_9_fu_504_p1)) ? 1'b1 : 1'b0);

assign tmp_120_2_i_fu_856_p2 = (($signed(p_assign_6_2_i_reg_1832) < $signed(tmp_9_fu_504_p1)) ? 1'b1 : 1'b0);

assign tmp_120_i_fu_777_p2 = (($signed(tmp_118_i_reg_1796) < $signed(tmp_9_fu_504_p1)) ? 1'b1 : 1'b0);

assign tmp_132_1_i_fu_834_p2 = (($signed(p_p2_i425_i_1_i_fu_829_p3) < $signed(tmp_9_fu_504_p1)) ? 1'b1 : 1'b0);

assign tmp_132_2_i_fu_871_p2 = (($signed(p_p2_i425_i_2_i_fu_866_p3) < $signed(tmp_9_fu_504_p1)) ? 1'b1 : 1'b0);

assign tmp_132_i_fu_796_p2 = (($signed(p_p2_i425_i_i_fu_787_p3) < $signed(tmp_9_fu_504_p1)) ? 1'b1 : 1'b0);

assign tmp_134_i_fu_544_p3 = {{tmp_11_fu_508_p1}, {1'd0}};

assign tmp_135_cast_cast_i_fu_558_p1 = tmp_135_i_fu_552_p2;

assign tmp_135_i_fu_552_p2 = (12'd2 + tmp_134_i_fu_544_p3);

assign tmp_140_1_2_cast_i_fu_1433_p1 = $signed(r_V_2_1_2_i_reg_2074);

assign tmp_140_2_2_i_fu_1470_p1 = $signed(r_V_2_2_2_i_reg_2109);

assign tmp_16_fu_512_p1 = p_src_cols_V[11:0];

assign tmp_17_fu_516_p1 = p_src_cols_V[10:0];

assign tmp_19_fu_1398_p2 = ($signed(tmp21_reg_2058) + $signed(p_Val2_4_0_1_i_reg_2052));

assign tmp_1_fu_572_p3 = {{tmp_27_fu_568_p1}, {1'd0}};

assign tmp_1_i_fu_526_p2 = (11'd2 + tmp_11_fu_508_p1);

assign tmp_20_fu_1445_p2 = (tmp_55_reg_2079 + tmp_56_reg_2084);

assign tmp_21_fu_1473_p2 = (ap_reg_pp0_iter8_tmp_57_reg_2094 + tmp_20_reg_2099);

assign tmp_22_fu_532_p1 = p_src_rows_V[1:0];

assign tmp_23_fu_536_p1 = p_src_rows_V[1:0];

assign tmp_26_fu_540_p1 = p_src_cols_V[1:0];

assign tmp_27_fu_568_p1 = p_src_rows_V[0:0];

assign tmp_29_fu_671_p4 = {{t_V_reg_475[10:1]}};

assign tmp_2_fu_912_p3 = ((tmp_132_1_i_fu_834_p2[0:0] === 1'b1) ? tmp_35_fu_839_p1 : tmp_8_fu_907_p2);

assign tmp_2_i_fu_661_p2 = ((t_V_reg_475 < tmp_11_fu_508_p1) ? 1'b1 : 1'b0);

assign tmp_2_i_i_i_fu_1512_p2 = (isneg_reg_2119 ^ 1'd1);

assign tmp_31_fu_764_p3 = tmp_118_i_reg_1796[32'd11];

assign tmp_33_fu_806_p3 = p_assign_6_1_i_reg_1814[32'd11];

assign tmp_35_fu_839_p1 = p_p2_i425_i_1_i_fu_829_p3[1:0];

assign tmp_37_fu_843_p3 = p_assign_6_2_i_reg_1832[32'd11];

assign tmp_39_fu_876_p1 = p_p2_i425_i_2_i_fu_866_p3[1:0];

assign tmp_3_fu_923_p3 = ((or_cond_i424_i_1_i_fu_823_p2[0:0] === 1'b1) ? tmp_47_fu_920_p1 : tmp_2_fu_912_p3);

assign tmp_40_fu_960_p2 = ($signed(tmp_23_fu_536_p1) + $signed(2'd3));

assign tmp_41_fu_880_p1 = tmp_118_i_reg_1796[1:0];

assign tmp_42_fu_883_p1 = p_p2_i425_i_i_fu_787_p3[1:0];

assign tmp_43_fu_887_p1 = p_assign_8_i_fu_801_p2[1:0];

assign tmp_44_fu_891_p3 = ((tmp_132_i_fu_796_p2[0:0] === 1'b1) ? tmp_42_fu_883_p1 : tmp_43_fu_887_p1);

assign tmp_45_fu_899_p3 = ((or_cond_i424_i_i_fu_781_p2[0:0] === 1'b1) ? tmp_41_fu_880_p1 : tmp_44_fu_891_p3);

assign tmp_46_fu_965_p2 = (tmp_40_fu_960_p2 - tmp_45_reg_1850);

assign tmp_47_fu_920_p1 = p_assign_6_1_i_reg_1814[1:0];

assign tmp_48_fu_944_p1 = p_assign_6_2_i_reg_1832[1:0];

assign tmp_49_fu_993_p4 = {{t_V_1_reg_486[10:1]}};

assign tmp_4_fu_931_p2 = (tmp_5_fu_634_p2 - tmp_39_fu_876_p1);

assign tmp_51_fu_1023_p3 = ImagLoc_x_fu_1009_p2[32'd11];

assign tmp_52_fu_1113_p1 = x_fu_1105_p3[1:0];

assign tmp_55_fu_1416_p1 = tmp_19_fu_1398_p2[7:0];

assign tmp_56_fu_1420_p1 = r_V_2_1_2_i_fu_1411_p2[7:0];

assign tmp_57_fu_1427_p1 = grp_fu_1564_p3[7:0];

assign tmp_58_fu_1463_p1 = r_V_2_2_2_i_fu_1458_p2[7:0];

assign tmp_58_i_fu_1125_p1 = $unsigned(col_assign_cast_i_fu_1122_p1);

assign tmp_5_fu_634_p2 = (tmp_1_fu_572_p3 ^ 2'd2);

assign tmp_6_fu_936_p3 = ((tmp_132_2_i_fu_871_p2[0:0] === 1'b1) ? tmp_39_fu_876_p1 : tmp_4_fu_931_p2);

assign tmp_6_i_fu_1058_p2 = (($signed(ImagLoc_x_reg_1894) < $signed(tmp_16_fu_512_p1)) ? 1'b1 : 1'b0);

assign tmp_6_i_not_fu_1088_p2 = (tmp_6_i_fu_1058_p2 ^ 1'd1);

assign tmp_7_fu_947_p3 = ((or_cond_i424_i_2_i_fu_860_p2[0:0] === 1'b1) ? tmp_48_fu_944_p1 : tmp_6_fu_936_p3);

assign tmp_8_fu_907_p2 = (tmp_5_fu_634_p2 - tmp_35_fu_839_p1);

assign tmp_8_i_fu_1071_p2 = (($signed(p_p2_i_i_i_reg_1906) < $signed(tmp_16_fu_512_p1)) ? 1'b1 : 1'b0);

assign tmp_93_1_i_fu_693_p2 = ((t_V_reg_475 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_93_i_fu_687_p2 = ((t_V_reg_475 == 11'd1) ? 1'b1 : 1'b0);

assign tmp_9_fu_504_p1 = p_src_rows_V[11:0];

assign tmp_9_i_fu_616_p3 = {{tmp_17_fu_516_p1}, {1'd0}};

assign tmp_fu_562_p2 = ($signed(2'd3) + $signed(tmp_22_fu_532_p1));

assign tmp_i_fu_520_p2 = (11'd2 + tmp_17_fu_516_p1);

assign tmp_i_i_i_fu_1530_p2 = (overflow_fu_1517_p2 | isneg_reg_2119);

assign tmp_s_fu_640_p2 = ($signed(2'd3) + $signed(tmp_26_fu_540_p1));

assign ult_fu_666_p2 = ((t_V_reg_475 < tmp_11_fu_508_p1) ? 1'b1 : 1'b0);

assign x_fu_1105_p3 = ((sel_tmp8_fu_1099_p2[0:0] === 1'b1) ? p_p2_i_i_cast_cast19_s_fu_1068_p1 : sel_tmp_fu_1080_p3);

endmodule //Filter2D
