// Seed: 3329752604
module module_0 (
    output wor id_0,
    input tri id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    output tri0 id_10,
    input wand id_11,
    output wire id_12
);
  always #1;
  assign id_2 = id_3;
  wire id_14;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5
);
  assign id_3 = (id_4);
  module_0(
      id_3, id_0, id_3, id_5, id_1, id_2, id_4, id_4, id_2, id_5, id_3, id_0, id_1
  );
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14;
endmodule
