[09/04 23:45:43      0s] 
[09/04 23:45:43      0s] Cadence Innovus(TM) Implementation System.
[09/04 23:45:43      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/04 23:45:43      0s] 
[09/04 23:45:43      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[09/04 23:45:43      0s] Options:	
[09/04 23:45:43      0s] Date:		Mon Sep  4 23:45:43 2023
[09/04 23:45:43      0s] Host:		AVLSI-PC22 (x86_64 w/Linux 2.6.32-431.el6.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU X3450 @ 2.67GHz 8192KB)
[09/04 23:45:43      0s] OS:		Red Hat Enterprise Linux Server release 6.5 (Santiago)
[09/04 23:45:43      0s] 
[09/04 23:45:43      0s] License:
[09/04 23:45:43      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/04 23:45:43      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/04 23:46:05     18s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/04 23:46:05     18s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[09/04 23:46:05     18s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/04 23:46:05     18s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[09/04 23:46:05     18s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[09/04 23:46:05     18s] @(#)CDS: CPE v20.10-p006
[09/04 23:46:05     18s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/04 23:46:05     18s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[09/04 23:46:05     18s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[09/04 23:46:05     18s] @(#)CDS: RCDB 11.15.0
[09/04 23:46:05     18s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[09/04 23:46:05     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU.

[09/04 23:46:05     18s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[09/04 23:46:07     19s] 
[09/04 23:46:07     19s] **INFO:  MMMC transition support version v31-84 
[09/04 23:46:07     19s] 
[09/04 23:46:07     19s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/04 23:46:07     19s] <CMD> suppressMessage ENCEXT-2799
[09/04 23:46:07     19s] <CMD> win
[09/04 23:52:38    105s] <CMD> save_global Default.globals
[09/04 23:52:42    106s] <CMD> set init_gnd_net {GND GNDO}
[09/04 23:52:42    106s] <CMD> set init_lef_file {../lef_files/header6_V55.lef ../lef_files/fsa0m_a_generic_core.lef ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef ../lef_files/foa0a_o_t33_generic_cd_io.lef ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef}
[09/04 23:52:42    106s] <CMD> set init_design_settop 0
[09/04 23:52:42    106s] <CMD> set init_verilog alu_innovus.v
[09/04 23:52:42    106s] <CMD> set init_mmmc_file mmmc.view
[09/04 23:52:42    106s] <CMD> set init_io_file pads_alu.io
[09/04 23:52:42    106s] <CMD> set init_pwr_net {VDD VDDO}
[09/04 23:52:42    106s] <CMD> init_design
[09/04 23:52:42    106s] #% Begin Load MMMC data ... (date=09/04 23:52:42, mem=504.4M)
[09/04 23:52:42    106s] #% End Load MMMC data ... (date=09/04 23:52:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=504.6M, current mem=504.6M)
[09/04 23:52:42    106s] 
[09/04 23:52:42    106s] Loading LEF file ../lef_files/header6_V55.lef ...
[09/04 23:52:42    106s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[09/04 23:52:42    106s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[09/04 23:52:42    106s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/header6_V55.lef at line 1262.
[09/04 23:52:42    106s] 
[09/04 23:52:42    106s] Loading LEF file ../lef_files/fsa0m_a_generic_core.lef ...
[09/04 23:52:42    106s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[09/04 23:52:42    106s] The LEF parser will ignore this statement.
[09/04 23:52:42    106s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_files/fsa0m_a_generic_core.lef at line 1.
[09/04 23:52:42    106s] Set DBUPerIGU to M2 pitch 620.
[09/04 23:52:42    106s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_files/fsa0m_a_generic_core.lef at line 40071.
[09/04 23:52:42    106s] 
[09/04 23:52:42    106s] Loading LEF file ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef ...
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-58' for more detail.
[09/04 23:52:42    106s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/04 23:52:42    106s] To increase the message display limit, refer to the product command reference manual.
[09/04 23:52:42    106s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[09/04 23:52:42    106s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[09/04 23:52:42    106s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef at line 16495.
[09/04 23:52:42    106s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[09/04 23:52:42    106s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[09/04 23:52:42    106s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef at line 16495.
[09/04 23:52:42    106s] 
[09/04 23:52:42    106s] Loading LEF file ../lef_files/foa0a_o_t33_generic_cd_io.lef ...
[09/04 23:52:42    106s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[09/04 23:52:42    106s] The LEF parser will ignore this statement.
[09/04 23:52:42    106s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_files/foa0a_o_t33_generic_cd_io.lef at line 1.
[09/04 23:52:42    106s] **ERROR: (IMPLF-40):	Macro 'PADPOC6MC' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[09/04 23:52:42    106s] **ERROR: (IMPLF-40):	Macro 'PADPOC6MD' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[09/04 23:52:42    106s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_files/foa0a_o_t33_generic_cd_io.lef at line 2107.
[09/04 23:52:42    106s] 
[09/04 23:52:42    106s] Loading LEF file ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef ...
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-119' for more detail.
[09/04 23:52:42    106s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[09/04 23:52:42    106s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[09/04 23:52:42    106s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef at line 713.
[09/04 23:52:42    106s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[09/04 23:52:42    106s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[09/04 23:52:42    106s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef at line 713.
[09/04 23:52:42    106s] **WARN: (IMPLF-61):	388 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/04 23:52:42    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/04 23:52:42    106s] Type 'man IMPLF-61' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 23:52:42    106s] Type 'man IMPLF-200' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 23:52:42    106s] Type 'man IMPLF-200' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 23:52:42    106s] Type 'man IMPLF-200' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 23:52:42    106s] Type 'man IMPLF-200' for more detail.
[09/04 23:52:42    106s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/04 23:52:42    106s] Type 'man IMPLF-200' for more detail.
[09/04 23:52:42    106s] 
[09/04 23:52:42    106s] viaInitial starts at Mon Sep  4 23:52:42 2023
viaInitial ends at Mon Sep  4 23:52:42 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/04 23:52:42    106s] Loading view definition file from mmmc.view
[09/04 23:52:42    106s] Reading worst_case timing library '/Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[09/04 23:52:43    107s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[09/04 23:52:43    107s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[09/04 23:52:43    107s] Reading best_case timing library '/Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[09/04 23:52:45    108s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[09/04 23:52:45    108s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[09/04 23:52:45    108s] Ending "PreSetAnalysisView" (total cpu=0:00:02.2, real=0:00:03.0, peak res=603.6M, current mem=526.3M)
[09/04 23:52:45    108s] *** End library_loading (cpu=0.04min, real=0.05min, mem=23.9M, fe_cpu=1.81min, fe_real=7.03min, fe_mem=718.8M) ***
[09/04 23:52:45    108s] #% Begin Load netlist data ... (date=09/04 23:52:45, mem=526.3M)
[09/04 23:52:45    108s] *** Begin netlist parsing (mem=718.8M) ***
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[09/04 23:52:45    108s] Type 'man IMPVL-159' for more detail.
[09/04 23:52:45    108s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/04 23:52:45    108s] To increase the message display limit, refer to the product command reference manual.
[09/04 23:52:45    108s] Created 382 new cells from 2 timing libraries.
[09/04 23:52:45    108s] Reading netlist ...
[09/04 23:52:45    108s] Backslashed names will retain backslash and a trailing blank character.
[09/04 23:52:45    108s] Reading verilog netlist 'alu_innovus.v'
[09/04 23:52:45    108s] 
[09/04 23:52:45    108s] *** Memory Usage v#1 (Current mem = 718.812M, initial mem = 274.980M) ***
[09/04 23:52:45    108s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=718.8M) ***
[09/04 23:52:45    108s] #% End Load netlist data ... (date=09/04 23:52:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=535.0M, current mem=535.0M)
[09/04 23:52:45    108s] Top level cell is alu_top_module.
[09/04 23:52:45    109s] Hooked 764 DB cells to tlib cells.
[09/04 23:52:45    109s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=558.8M, current mem=558.8M)
[09/04 23:52:45    109s] Starting recursive module instantiation check.
[09/04 23:52:45    109s] No recursion found.
[09/04 23:52:45    109s] Building hierarchical netlist for Cell alu_top_module ...
[09/04 23:52:45    109s] *** Netlist is unique.
[09/04 23:52:45    109s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[09/04 23:52:45    109s] ** info: there are 810 modules.
[09/04 23:52:45    109s] ** info: there are 207 stdCell insts.
[09/04 23:52:45    109s] ** info: there are 31 Pad insts.
[09/04 23:52:45    109s] 
[09/04 23:52:45    109s] *** Memory Usage v#1 (Current mem = 756.234M, initial mem = 274.980M) ***
[09/04 23:52:45    109s] Reading IO assignment file "pads_alu.io" ...
[09/04 23:52:45    109s] Adjusting Core to Bottom to: 0.1600.
[09/04 23:52:45    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:52:45    109s] Type 'man IMPFP-3961' for more detail.
[09/04 23:52:45    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:52:45    109s] Type 'man IMPFP-3961' for more detail.
[09/04 23:52:45    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:52:45    109s] Type 'man IMPFP-3961' for more detail.
[09/04 23:52:45    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:52:45    109s] Type 'man IMPFP-3961' for more detail.
[09/04 23:52:45    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:52:45    109s] Type 'man IMPFP-3961' for more detail.
[09/04 23:52:45    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:52:45    109s] Type 'man IMPFP-3961' for more detail.
[09/04 23:52:45    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:52:45    109s] Type 'man IMPFP-3961' for more detail.
[09/04 23:52:45    109s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:52:45    109s] Type 'man IMPFP-3961' for more detail.
[09/04 23:52:45    109s] Generated pitch 0.93 in metal6 is different from 0.88 defined in technology file in preferred direction.
[09/04 23:52:45    109s] Set Default Net Delay as 1000 ps.
[09/04 23:52:45    109s] Set Default Net Load as 0.5 pF. 
[09/04 23:52:45    109s] Set Default Input Pin Transition as 0.1 ps.
[09/04 23:52:46    109s] Extraction setup Started 
[09/04 23:52:46    109s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/04 23:52:46    109s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/04 23:52:46    109s] Type 'man IMPEXT-2773' for more detail.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 23:52:46    109s] Type 'man IMPEXT-2776' for more detail.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 23:52:46    109s] Type 'man IMPEXT-2776' for more detail.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 23:52:46    109s] Type 'man IMPEXT-2776' for more detail.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 23:52:46    109s] Type 'man IMPEXT-2776' for more detail.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/04 23:52:46    109s] Type 'man IMPEXT-2776' for more detail.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 23:52:46    109s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.041 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/04 23:52:46    109s] Summary of Active RC-Corners : 
[09/04 23:52:46    109s]  
[09/04 23:52:46    109s]  Analysis View: setup
[09/04 23:52:46    109s]     RC-Corner Name        : default_rc_corner
[09/04 23:52:46    109s]     RC-Corner Index       : 0
[09/04 23:52:46    109s]     RC-Corner Temperature : 25 Celsius
[09/04 23:52:46    109s]     RC-Corner Cap Table   : ''
[09/04 23:52:46    109s]     RC-Corner PreRoute Res Factor         : 1
[09/04 23:52:46    109s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 23:52:46    109s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 23:52:46    109s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 23:52:46    109s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 23:52:46    109s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 23:52:46    109s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 23:52:46    109s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 23:52:46    109s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 23:52:46    109s]  
[09/04 23:52:46    109s]  Analysis View: hold
[09/04 23:52:46    109s]     RC-Corner Name        : default_rc_corner
[09/04 23:52:46    109s]     RC-Corner Index       : 0
[09/04 23:52:46    109s]     RC-Corner Temperature : 25 Celsius
[09/04 23:52:46    109s]     RC-Corner Cap Table   : ''
[09/04 23:52:46    109s]     RC-Corner PreRoute Res Factor         : 1
[09/04 23:52:46    109s]     RC-Corner PreRoute Cap Factor         : 1
[09/04 23:52:46    109s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/04 23:52:46    109s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/04 23:52:46    109s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/04 23:52:46    109s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/04 23:52:46    109s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/04 23:52:46    109s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/04 23:52:46    109s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/04 23:52:46    109s] LayerId::1 widthSet size::1
[09/04 23:52:46    109s] LayerId::2 widthSet size::1
[09/04 23:52:46    109s] LayerId::3 widthSet size::1
[09/04 23:52:46    109s] LayerId::4 widthSet size::1
[09/04 23:52:46    109s] LayerId::5 widthSet size::1
[09/04 23:52:46    109s] LayerId::6 widthSet size::1
[09/04 23:52:46    109s] Updating RC grid for preRoute extraction ...
[09/04 23:52:46    109s] Initializing multi-corner resistance tables ...
[09/04 23:52:46    109s] **Info: Trial Route has Max Route Layer 15/6.
[09/04 23:52:46    109s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/04 23:52:46    109s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[09/04 23:52:46    109s] *Info: initialize multi-corner CTS.
[09/04 23:52:46    109s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=740.5M, current mem=564.4M)
[09/04 23:52:46    109s] Reading timing constraints file 'alu_synthesys_report.sdc' ...
[09/04 23:52:46    109s] Current (total cpu=0:01:50, real=0:07:03, peak res=749.2M, current mem=749.2M)
[09/04 23:52:46    109s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_synthesys_report.sdc, Line 9).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_synthesys_report.sdc, Line 10).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File alu_synthesys_report.sdc, Line 13).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 16).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 16).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File alu_synthesys_report.sdc, Line 16).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 18).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 19).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 20).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 21).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 22).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 23).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 24).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 25).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 26).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 27).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 27).

Message <TCLCMD-917> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File alu_synthesys_report.sdc, Line 27).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 28).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 29).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 30).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 31).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 32).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 33).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 34).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 35).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 36).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File alu_synthesys_report.sdc, Line 37).
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] INFO (CTE): Reading of timing constraints file alu_synthesys_report.sdc completed, with 23 Warnings and 21 Errors.
[09/04 23:52:46    109s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=760.5M, current mem=760.5M)
[09/04 23:52:46    109s] Current (total cpu=0:01:50, real=0:07:03, peak res=760.5M, current mem=760.5M)
[09/04 23:52:46    109s] Creating Cell Server ...(0, 1, 1, 1)
[09/04 23:52:46    109s] Summary for sequential cells identification: 
[09/04 23:52:46    109s]   Identified SBFF number: 42
[09/04 23:52:46    109s]   Identified MBFF number: 0
[09/04 23:52:46    109s]   Identified SB Latch number: 0
[09/04 23:52:46    109s]   Identified MB Latch number: 0
[09/04 23:52:46    109s]   Not identified SBFF number: 10
[09/04 23:52:46    109s]   Not identified MBFF number: 0
[09/04 23:52:46    109s]   Not identified SB Latch number: 0
[09/04 23:52:46    109s]   Not identified MB Latch number: 0
[09/04 23:52:46    109s]   Number of sequential cells which are not FFs: 27
[09/04 23:52:46    109s] Total number of combinational cells: 290
[09/04 23:52:46    109s] Total number of sequential cells: 79
[09/04 23:52:46    109s] Total number of tristate cells: 13
[09/04 23:52:46    109s] Total number of level shifter cells: 0
[09/04 23:52:46    109s] Total number of power gating cells: 0
[09/04 23:52:46    109s] Total number of isolation cells: 0
[09/04 23:52:46    109s] Total number of power switch cells: 0
[09/04 23:52:46    109s] Total number of pulse generator cells: 0
[09/04 23:52:46    109s] Total number of always on buffers: 0
[09/04 23:52:46    109s] Total number of retention cells: 0
[09/04 23:52:46    109s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[09/04 23:52:46    109s] Total number of usable buffers: 14
[09/04 23:52:46    109s] List of unusable buffers:
[09/04 23:52:46    109s] Total number of unusable buffers: 0
[09/04 23:52:46    109s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[09/04 23:52:46    109s] Total number of usable inverters: 15
[09/04 23:52:46    109s] List of unusable inverters:
[09/04 23:52:46    109s] Total number of unusable inverters: 0
[09/04 23:52:46    109s] List of identified usable delay cells: DELA DELC DELB
[09/04 23:52:46    109s] Total number of identified usable delay cells: 3
[09/04 23:52:46    109s] List of identified unusable delay cells:
[09/04 23:52:46    109s] Total number of identified unusable delay cells: 0
[09/04 23:52:46    109s] Creating Cell Server, finished. 
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] Deleting Cell Server ...
[09/04 23:52:46    109s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=782.3M, current mem=782.2M)
[09/04 23:52:46    109s] Creating Cell Server ...(0, 0, 0, 0)
[09/04 23:52:46    109s] Summary for sequential cells identification: 
[09/04 23:52:46    109s]   Identified SBFF number: 42
[09/04 23:52:46    109s]   Identified MBFF number: 0
[09/04 23:52:46    109s]   Identified SB Latch number: 0
[09/04 23:52:46    109s]   Identified MB Latch number: 0
[09/04 23:52:46    109s]   Not identified SBFF number: 10
[09/04 23:52:46    109s]   Not identified MBFF number: 0
[09/04 23:52:46    109s]   Not identified SB Latch number: 0
[09/04 23:52:46    109s]   Not identified MB Latch number: 0
[09/04 23:52:46    109s]   Number of sequential cells which are not FFs: 27
[09/04 23:52:46    109s]  Visiting view : setup
[09/04 23:52:46    109s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/04 23:52:46    109s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/04 23:52:46    109s]  Visiting view : hold
[09/04 23:52:46    109s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/04 23:52:46    109s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/04 23:52:46    109s]  Setting StdDelay to 53.60
[09/04 23:52:46    109s] Creating Cell Server, finished. 
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] **WARN: (IMPSYC-2):	Timing information is not defined for cell YA2GSC; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[09/04 23:52:46    109s] Type 'man IMPSYC-2' for more detail.
[09/04 23:52:46    109s] **WARN: (IMPSYC-2):	Timing information is not defined for cell XMC; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[09/04 23:52:46    109s] Type 'man IMPSYC-2' for more detail.
[09/04 23:52:46    109s] 
[09/04 23:52:46    109s] *** Summary of all messages that are not suppressed in this session:
[09/04 23:52:46    109s] Severity  ID               Count  Summary                                  
[09/04 23:52:46    109s] ERROR     IMPLF-40             2  Macro '%s' references a site '%s' that h...
[09/04 23:52:46    109s] WARNING   IMPLF-58           388  MACRO '%s' has been found in the databas...
[09/04 23:52:46    109s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/04 23:52:46    109s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/04 23:52:46    109s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[09/04 23:52:46    109s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[09/04 23:52:46    109s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[09/04 23:52:46    109s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/04 23:52:46    109s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[09/04 23:52:46    109s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[09/04 23:52:46    109s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[09/04 23:52:46    109s] ERROR     TCLCMD-265           1  No matching clock found for '%s'         
[09/04 23:52:46    109s] WARNING   TCLCMD-513          31  The software could not find a matching o...
[09/04 23:52:46    109s] ERROR     TCLCMD-917          61  Cannot find '%s' that match '%s'         
[09/04 23:52:46    109s] WARNING   TCLCMD-1041          1  current_design should use the top cell a...
[09/04 23:52:46    109s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/04 23:52:46    109s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[09/04 23:52:46    109s] *** Message Summary: 1228 warning(s), 64 error(s)
[09/04 23:52:46    109s] 
[09/04 23:52:51    110s] <CMD> getIoFlowFlag
[09/04 23:53:17    115s] <CMD> setIoFlowFlag 0
[09/04 23:53:17    115s] <CMD> floorPlan -fplanOrigin center -site core_5040 -r 1.24066496164 0.37852 35 35 35 35
[09/04 23:53:17    115s] Adjusting Core to Bottom to: 35.4400.
[09/04 23:53:17    115s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:53:17    115s] Type 'man IMPFP-3961' for more detail.
[09/04 23:53:17    115s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:53:17    115s] Type 'man IMPFP-3961' for more detail.
[09/04 23:53:17    115s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:53:17    115s] Type 'man IMPFP-3961' for more detail.
[09/04 23:53:17    115s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:53:17    115s] Type 'man IMPFP-3961' for more detail.
[09/04 23:53:17    115s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:53:17    115s] Type 'man IMPFP-3961' for more detail.
[09/04 23:53:17    115s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:53:17    115s] Type 'man IMPFP-3961' for more detail.
[09/04 23:53:17    115s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:53:17    115s] Type 'man IMPFP-3961' for more detail.
[09/04 23:53:17    115s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/04 23:53:17    115s] Type 'man IMPFP-3961' for more detail.
[09/04 23:53:17    115s] Generated pitch 0.93 in metal6 is different from 0.88 defined in technology file in preferred direction.
[09/04 23:53:17    115s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/04 23:53:17    115s] <CMD> uiSetTool select
[09/04 23:53:17    115s] <CMD> getIoFlowFlag
[09/04 23:53:17    115s] <CMD> fit
[09/04 23:53:23    116s] <CMD> getIoFlowFlag
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingOffset 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingThreshold 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingLayers {}
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingOffset 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingThreshold 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingLayers {}
[09/04 23:53:40    119s] <CMD> set sprCreateIeStripeWidth 10.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeStripeWidth 10.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingOffset 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingThreshold 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeRingLayers {}
[09/04 23:53:40    119s] <CMD> set sprCreateIeStripeWidth 10.0
[09/04 23:53:40    119s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/04 23:54:28    128s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/04 23:54:28    128s] The ring targets are set to core/block ring wires.
[09/04 23:54:28    128s] addRing command will consider rows while creating rings.
[09/04 23:54:28    128s] addRing command will disallow rings to go over rows.
[09/04 23:54:28    128s] addRing command will ignore shorts while creating rings.
[09/04 23:54:28    128s] <CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/04 23:54:28    128s] 
[09/04 23:54:28    128s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.0M)
[09/04 23:54:28    128s] Ring generation is complete.
[09/04 23:54:28    128s] vias are now being generated.
[09/04 23:54:28    128s] addRing created 8 wires.
[09/04 23:54:28    128s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/04 23:54:28    128s] +--------+----------------+----------------+
[09/04 23:54:28    128s] |  Layer |     Created    |     Deleted    |
[09/04 23:54:28    128s] +--------+----------------+----------------+
[09/04 23:54:28    128s] | metal1 |        4       |       NA       |
[09/04 23:54:28    128s] |   via  |        8       |        0       |
[09/04 23:54:28    128s] | metal2 |        4       |       NA       |
[09/04 23:54:28    128s] +--------+----------------+----------------+
[09/04 23:54:50    132s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/04 23:54:50    132s] The ring targets are set to core/block ring wires.
[09/04 23:54:50    132s] addRing command will consider rows while creating rings.
[09/04 23:54:50    132s] addRing command will disallow rings to go over rows.
[09/04 23:54:50    132s] addRing command will ignore shorts while creating rings.
[09/04 23:54:50    132s] <CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal4 right metal4} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/04 23:54:50    132s] 
[09/04 23:54:50    132s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.0M)
[09/04 23:54:50    132s] Ring generation is complete.
[09/04 23:54:50    132s] vias are now being generated.
[09/04 23:54:50    132s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-136.23, -175.28) (-126.23, 173.98)
[09/04 23:54:50    132s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (126.07, -175.28) (136.07, 173.98)
[09/04 23:54:50    132s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -175.28) (136.07, -165.28)
[09/04 23:54:50    132s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, 163.98) (136.07, 173.98)
[09/04 23:54:50    132s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-151.23, -190.28) (-141.23, 188.98)
[09/04 23:54:50    132s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (141.07, -190.28) (151.07, 188.98)
[09/04 23:54:50    132s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, -190.28) (151.07, -180.28)
[09/04 23:54:50    132s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 178.98) (151.07, 188.98)
[09/04 23:54:50    132s] addRing created 8 wires.
[09/04 23:54:50    132s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[09/04 23:54:50    132s] +--------+----------------+----------------+
[09/04 23:54:50    132s] |  Layer |     Created    |     Deleted    |
[09/04 23:54:50    132s] +--------+----------------+----------------+
[09/04 23:54:50    132s] |  via2  |        8       |        0       |
[09/04 23:54:50    132s] | metal3 |        4       |       NA       |
[09/04 23:54:50    132s] |  via3  |        8       |        0       |
[09/04 23:54:50    132s] | metal4 |        4       |       NA       |
[09/04 23:54:50    132s] +--------+----------------+----------------+
[09/04 23:55:03    134s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/04 23:55:03    134s] The ring targets are set to core/block ring wires.
[09/04 23:55:03    134s] addRing command will consider rows while creating rings.
[09/04 23:55:03    134s] addRing command will disallow rings to go over rows.
[09/04 23:55:03    134s] addRing command will ignore shorts while creating rings.
[09/04 23:55:03    134s] <CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal6 right metal6} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/04 23:55:03    134s] 
[09/04 23:55:03    134s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.0M)
[09/04 23:55:03    134s] Ring generation is complete.
[09/04 23:55:03    134s] vias are now being generated.
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-136.23, -175.28) (-126.23, 173.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-136.23, -175.28) (-126.23, 173.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (126.07, -175.28) (136.07, 173.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (126.07, -175.28) (136.07, 173.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -175.28) (136.07, -165.28)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -175.28) (136.07, -165.28)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, 163.98) (136.07, 173.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, 163.98) (136.07, 173.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-151.23, -190.28) (-141.23, 188.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-151.23, -190.28) (-141.23, 188.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (141.07, -190.28) (151.07, 188.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (141.07, -190.28) (151.07, 188.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, -190.28) (151.07, -180.28)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, -190.28) (151.07, -180.28)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 178.98) (151.07, 188.98)
[09/04 23:55:03    134s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 178.98) (151.07, 188.98)
[09/04 23:55:03    134s] addRing created 8 wires.
[09/04 23:55:03    134s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[09/04 23:55:03    134s] +--------+----------------+----------------+
[09/04 23:55:03    134s] |  Layer |     Created    |     Deleted    |
[09/04 23:55:03    134s] +--------+----------------+----------------+
[09/04 23:55:03    134s] |  via4  |        8       |        0       |
[09/04 23:55:03    134s] | metal5 |        4       |       NA       |
[09/04 23:55:03    134s] |  via5  |        8       |        0       |
[09/04 23:55:03    134s] | metal6 |        4       |       NA       |
[09/04 23:55:03    134s] +--------+----------------+----------------+
[09/04 23:55:04    135s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/04 23:55:04    135s] The ring targets are set to core/block ring wires.
[09/04 23:55:04    135s] addRing command will consider rows while creating rings.
[09/04 23:55:04    135s] addRing command will disallow rings to go over rows.
[09/04 23:55:04    135s] addRing command will ignore shorts while creating rings.
[09/04 23:55:04    135s] <CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal6 right metal6} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/04 23:55:04    135s] 
[09/04 23:55:04    135s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.0M)
[09/04 23:55:04    135s] Ring generation is complete.
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingOffset 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingThreshold 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingLayers {}
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingOffset 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingThreshold 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingLayers {}
[09/04 23:55:49    143s] <CMD> set sprCreateIeStripeWidth 10.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeStripeWidth 10.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingOffset 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingThreshold 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeRingLayers {}
[09/04 23:55:49    143s] <CMD> set sprCreateIeStripeWidth 10.0
[09/04 23:55:49    143s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/04 23:56:40    152s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/04 23:56:40    152s] addStripe will allow jog to connect padcore ring and block ring.
[09/04 23:56:40    152s] 
[09/04 23:56:40    152s] Stripes will stop at the boundary of the specified area.
[09/04 23:56:40    152s] When breaking rings, the power planner will consider the existence of blocks.
[09/04 23:56:40    152s] Stripes will not extend to closest target.
[09/04 23:56:40    152s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/04 23:56:40    152s] Stripes will not be created over regions without power planning wires.
[09/04 23:56:40    152s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/04 23:56:40    152s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/04 23:56:40    152s] Offset for stripe breaking is set to 0.
[09/04 23:56:40    152s] <CMD> addStripe -nets {GND VDD} -layer metal2 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/04 23:56:40    152s] 
[09/04 23:56:40    152s] Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:40    152s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:40    152s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:40    152s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:40    152s] Starting stripe generation ...
[09/04 23:56:40    152s] Non-Default Mode Option Settings :
[09/04 23:56:40    152s]   NONE
[09/04 23:56:40    152s] Stripe generation is complete.
[09/04 23:56:40    152s] vias are now being generated.
[09/04 23:56:40    152s] addStripe created 16 wires.
[09/04 23:56:40    152s] ViaGen created 128 vias, deleted 0 via to avoid violation.
[09/04 23:56:40    152s] +--------+----------------+----------------+
[09/04 23:56:40    152s] |  Layer |     Created    |     Deleted    |
[09/04 23:56:40    152s] +--------+----------------+----------------+
[09/04 23:56:40    152s] |   via  |       32       |        0       |
[09/04 23:56:40    152s] | metal2 |       16       |       NA       |
[09/04 23:56:40    152s] |  via2  |       32       |        0       |
[09/04 23:56:40    152s] |  via3  |       32       |        0       |
[09/04 23:56:40    152s] |  via4  |       32       |        0       |
[09/04 23:56:40    152s] +--------+----------------+----------------+
[09/04 23:56:45    153s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/04 23:56:45    153s] addStripe will allow jog to connect padcore ring and block ring.
[09/04 23:56:45    153s] 
[09/04 23:56:45    153s] Stripes will stop at the boundary of the specified area.
[09/04 23:56:45    153s] When breaking rings, the power planner will consider the existence of blocks.
[09/04 23:56:45    153s] Stripes will not extend to closest target.
[09/04 23:56:45    153s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/04 23:56:45    153s] Stripes will not be created over regions without power planning wires.
[09/04 23:56:45    153s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/04 23:56:45    153s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/04 23:56:45    153s] Offset for stripe breaking is set to 0.
[09/04 23:56:45    153s] <CMD> addStripe -nets {GND VDD} -layer metal4 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/04 23:56:45    153s] 
[09/04 23:56:45    153s] Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:45    153s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:45    153s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:45    153s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:45    153s] Starting stripe generation ...
[09/04 23:56:45    153s] Non-Default Mode Option Settings :
[09/04 23:56:45    153s]   NONE
[09/04 23:56:45    153s] Stripe generation is complete.
[09/04 23:56:45    153s] vias are now being generated.
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-121.06, -175.28) (-118.06, 173.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-88.05, -175.28) (-85.05, 173.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-55.04, -175.28) (-52.04, 173.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-22.03, -175.28) (-19.03, 173.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (10.98, -175.28) (13.98, 173.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (43.99, -175.28) (46.99, 173.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (77.00, -175.28) (80.00, 173.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (110.01, -175.28) (113.01, 173.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-113.06, -190.28) (-110.06, 188.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-80.05, -190.28) (-77.05, 188.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-47.04, -190.28) (-44.04, 188.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-14.03, -190.28) (-11.03, 188.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (18.98, -190.28) (21.98, 188.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (51.99, -190.28) (54.99, 188.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (85.00, -190.28) (88.00, 188.98)
[09/04 23:56:45    153s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (118.01, -190.28) (121.01, 188.98)
[09/04 23:56:45    153s] addStripe created 16 wires.
[09/04 23:56:45    153s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/04 23:56:45    153s] +--------+----------------+----------------+
[09/04 23:56:45    153s] |  Layer |     Created    |     Deleted    |
[09/04 23:56:45    153s] +--------+----------------+----------------+
[09/04 23:56:45    153s] | metal4 |       16       |       NA       |
[09/04 23:56:45    153s] +--------+----------------+----------------+
[09/04 23:56:49    154s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/04 23:56:49    154s] addStripe will allow jog to connect padcore ring and block ring.
[09/04 23:56:49    154s] 
[09/04 23:56:49    154s] Stripes will stop at the boundary of the specified area.
[09/04 23:56:49    154s] When breaking rings, the power planner will consider the existence of blocks.
[09/04 23:56:49    154s] Stripes will not extend to closest target.
[09/04 23:56:49    154s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/04 23:56:49    154s] Stripes will not be created over regions without power planning wires.
[09/04 23:56:49    154s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/04 23:56:49    154s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/04 23:56:49    154s] Offset for stripe breaking is set to 0.
[09/04 23:56:49    154s] <CMD> addStripe -nets {GND VDD} -layer metal6 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/04 23:56:49    154s] 
[09/04 23:56:49    154s] Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:49    154s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:49    154s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:49    154s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:56:49    154s] Starting stripe generation ...
[09/04 23:56:49    154s] Non-Default Mode Option Settings :
[09/04 23:56:49    154s]   NONE
[09/04 23:56:49    154s] Stripe generation is complete.
[09/04 23:56:49    154s] vias are now being generated.
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-121.06, -175.28) (-118.06, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-121.06, -175.28) (-118.06, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-88.05, -175.28) (-85.05, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-88.05, -175.28) (-85.05, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-55.04, -175.28) (-52.04, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-55.04, -175.28) (-52.04, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-22.03, -175.28) (-19.03, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-22.03, -175.28) (-19.03, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (10.98, -175.28) (13.98, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (10.98, -175.28) (13.98, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (43.99, -175.28) (46.99, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (43.99, -175.28) (46.99, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (77.00, -175.28) (80.00, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (77.00, -175.28) (80.00, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (110.01, -175.28) (113.01, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (110.01, -175.28) (113.01, 173.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-113.06, -190.28) (-110.06, 188.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-113.06, -190.28) (-110.06, 188.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-80.05, -190.28) (-77.05, 188.98)
[09/04 23:56:49    154s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-80.05, -190.28) (-77.05, 188.98)
[09/04 23:56:49    154s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[09/04 23:56:49    154s] To increase the message display limit, refer to the product command reference manual.
[09/04 23:56:49    154s] addStripe created 16 wires.
[09/04 23:56:49    154s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[09/04 23:56:49    154s] +--------+----------------+----------------+
[09/04 23:56:49    154s] |  Layer |     Created    |     Deleted    |
[09/04 23:56:49    154s] +--------+----------------+----------------+
[09/04 23:56:49    154s] |  via5  |       32       |        0       |
[09/04 23:56:49    154s] | metal6 |       16       |       NA       |
[09/04 23:56:49    154s] +--------+----------------+----------------+
[09/04 23:57:04    156s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/04 23:57:04    156s] addStripe will allow jog to connect padcore ring and block ring.
[09/04 23:57:04    156s] 
[09/04 23:57:04    156s] Stripes will stop at the boundary of the specified area.
[09/04 23:57:04    156s] When breaking rings, the power planner will consider the existence of blocks.
[09/04 23:57:04    156s] Stripes will not extend to closest target.
[09/04 23:57:04    156s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/04 23:57:04    156s] Stripes will not be created over regions without power planning wires.
[09/04 23:57:04    156s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/04 23:57:04    156s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/04 23:57:04    156s] Offset for stripe breaking is set to 0.
[09/04 23:57:04    156s] <CMD> addStripe -nets {GND VDD} -layer metal1 -direction horizontal -width 3 -spacing 5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/04 23:57:04    156s] 
[09/04 23:57:04    156s] Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:04    156s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:04    156s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:04    156s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:04    156s] Starting stripe generation ...
[09/04 23:57:04    156s] Non-Default Mode Option Settings :
[09/04 23:57:04    156s]   NONE
[09/04 23:57:04    156s] Stripe generation is complete.
[09/04 23:57:04    156s] vias are now being generated.
[09/04 23:57:04    156s] addStripe created 6 wires.
[09/04 23:57:04    156s] ViaGen created 300 vias, deleted 0 via to avoid violation.
[09/04 23:57:04    156s] +--------+----------------+----------------+
[09/04 23:57:04    156s] |  Layer |     Created    |     Deleted    |
[09/04 23:57:04    156s] +--------+----------------+----------------+
[09/04 23:57:04    156s] | metal1 |        6       |       NA       |
[09/04 23:57:04    156s] |   via  |       60       |        0       |
[09/04 23:57:04    156s] |  via2  |       60       |        0       |
[09/04 23:57:04    156s] |  via3  |       60       |        0       |
[09/04 23:57:04    156s] |  via4  |       60       |        0       |
[09/04 23:57:04    156s] |  via5  |       60       |        0       |
[09/04 23:57:04    156s] +--------+----------------+----------------+
[09/04 23:57:08    157s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/04 23:57:08    157s] addStripe will allow jog to connect padcore ring and block ring.
[09/04 23:57:08    157s] 
[09/04 23:57:08    157s] Stripes will stop at the boundary of the specified area.
[09/04 23:57:08    157s] When breaking rings, the power planner will consider the existence of blocks.
[09/04 23:57:08    157s] Stripes will not extend to closest target.
[09/04 23:57:08    157s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/04 23:57:08    157s] Stripes will not be created over regions without power planning wires.
[09/04 23:57:08    157s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/04 23:57:08    157s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/04 23:57:08    157s] Offset for stripe breaking is set to 0.
[09/04 23:57:08    157s] <CMD> addStripe -nets {GND VDD} -layer metal3 -direction horizontal -width 3 -spacing 5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/04 23:57:08    157s] 
[09/04 23:57:08    157s] Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:08    157s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:08    157s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:08    157s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:08    157s] Starting stripe generation ...
[09/04 23:57:08    157s] Non-Default Mode Option Settings :
[09/04 23:57:08    157s]   NONE
[09/04 23:57:08    157s] Stripe generation is complete.
[09/04 23:57:08    157s] vias are now being generated.
[09/04 23:57:08    157s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -160.06) (136.07, -157.06)
[09/04 23:57:08    157s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -6.80) (136.07, -3.80)
[09/04 23:57:08    157s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, 146.46) (136.07, 149.46)
[09/04 23:57:08    157s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, -152.06) (151.07, -149.06)
[09/04 23:57:08    157s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 1.20) (151.07, 4.20)
[09/04 23:57:08    157s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 154.46) (151.07, 157.46)
[09/04 23:57:08    157s] addStripe created 6 wires.
[09/04 23:57:08    157s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/04 23:57:08    157s] +--------+----------------+----------------+
[09/04 23:57:08    157s] |  Layer |     Created    |     Deleted    |
[09/04 23:57:08    157s] +--------+----------------+----------------+
[09/04 23:57:08    157s] | metal3 |        6       |       NA       |
[09/04 23:57:08    157s] +--------+----------------+----------------+
[09/04 23:57:14    158s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/04 23:57:14    158s] addStripe will allow jog to connect padcore ring and block ring.
[09/04 23:57:14    158s] 
[09/04 23:57:14    158s] Stripes will stop at the boundary of the specified area.
[09/04 23:57:14    158s] When breaking rings, the power planner will consider the existence of blocks.
[09/04 23:57:14    158s] Stripes will not extend to closest target.
[09/04 23:57:14    158s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/04 23:57:14    158s] Stripes will not be created over regions without power planning wires.
[09/04 23:57:14    158s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/04 23:57:14    158s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/04 23:57:14    158s] Offset for stripe breaking is set to 0.
[09/04 23:57:14    158s] <CMD> addStripe -nets {GND VDD} -layer metal5 -direction horizontal -width 3 -spacing 5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/04 23:57:14    158s] 
[09/04 23:57:14    158s] Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:14    158s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:14    158s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:14    158s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:14    158s] Starting stripe generation ...
[09/04 23:57:14    158s] Non-Default Mode Option Settings :
[09/04 23:57:14    158s]   NONE
[09/04 23:57:14    158s] Stripe generation is complete.
[09/04 23:57:14    158s] vias are now being generated.
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -160.06) (136.07, -157.06)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -160.06) (136.07, -157.06)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -6.80) (136.07, -3.80)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -6.80) (136.07, -3.80)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, 146.46) (136.07, 149.46)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, 146.46) (136.07, 149.46)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, -152.06) (151.07, -149.06)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, -152.06) (151.07, -149.06)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 1.20) (151.07, 4.20)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 1.20) (151.07, 4.20)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 154.46) (151.07, 157.46)
[09/04 23:57:14    158s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 154.46) (151.07, 157.46)
[09/04 23:57:14    158s] addStripe created 6 wires.
[09/04 23:57:14    158s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/04 23:57:14    158s] +--------+----------------+----------------+
[09/04 23:57:14    158s] |  Layer |     Created    |     Deleted    |
[09/04 23:57:14    158s] +--------+----------------+----------------+
[09/04 23:57:14    158s] | metal5 |        6       |       NA       |
[09/04 23:57:14    158s] +--------+----------------+----------------+
[09/04 23:57:17    159s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/04 23:57:17    159s] addStripe will allow jog to connect padcore ring and block ring.
[09/04 23:57:17    159s] 
[09/04 23:57:17    159s] Stripes will stop at the boundary of the specified area.
[09/04 23:57:17    159s] When breaking rings, the power planner will consider the existence of blocks.
[09/04 23:57:17    159s] Stripes will not extend to closest target.
[09/04 23:57:17    159s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/04 23:57:17    159s] Stripes will not be created over regions without power planning wires.
[09/04 23:57:17    159s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/04 23:57:17    159s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/04 23:57:17    159s] Offset for stripe breaking is set to 0.
[09/04 23:57:17    159s] <CMD> addStripe -nets {GND VDD} -layer metal5 -direction horizontal -width 3 -spacing 5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/04 23:57:17    159s] 
[09/04 23:57:17    159s] Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:17    159s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:17    159s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:17    159s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
[09/04 23:57:17    159s] Starting stripe generation ...
[09/04 23:57:17    159s] Non-Default Mode Option Settings :
[09/04 23:57:17    159s]   NONE
[09/04 23:57:17    159s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, -158.559998) (136.070007, -158.559998) because same wire already exists.
[09/04 23:57:17    159s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, -5.300000) (136.070007, -5.300000) because same wire already exists.
[09/04 23:57:17    159s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, 147.960007) (136.070007, 147.960007) because same wire already exists.
[09/04 23:57:17    159s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, -150.559998) (151.070007, -150.559998) because same wire already exists.
[09/04 23:57:17    159s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, 2.700000) (151.070007, 2.700000) because same wire already exists.
[09/04 23:57:17    159s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, 155.960007) (151.070007, 155.960007) because same wire already exists.
[09/04 23:57:17    159s] Stripe generation is complete.
[09/04 23:58:36    173s] <CMD> ::uiSetTool defineArea ::uiPGRepair::getArea
[09/04 23:58:43    174s] <CMD> uiSetTool select
[09/04 23:58:53    176s] <CMD> ::uiSetTool defineArea ::uiPGRepair::getArea
[09/04 23:58:58    177s] <CMD> uiSetTool select
[09/04 23:59:15    180s] <CMD> uiSetTool layerBlk
[09/04 23:59:30    182s] <CMD> uiSetTool obstruct
[09/04 23:59:41    184s] <CMD> createPlaceBlockage -box -126.39100 84.26000 -59.76700 166.56100 -type hard
[09/04 23:59:54    186s] <CMD> createPlaceBlockage -box -114.63400 -166.56100 -38.21200 -96.01800 -type partial -density 5
[09/05 00:00:09    188s] <CMD> createPlaceBlockage -box 22.53400 90.13900 140.10700 160.68300 -type soft -density 25
[09/05 00:00:21    191s] <CMD> createPlaceBlockage -box 49.96800 -170.48000 126.39000 -66.62500 -type hard
[09/05 00:00:34    193s] <CMD> createPlaceBlockage -box -110.71500 -64.66500 -51.92800 52.90800 -type macroOnly
[09/05 00:00:56    196s] <CMD> undo
[09/05 00:01:00    197s] <CMD> undo
[09/05 00:01:01    197s] <CMD> zoomSelected
[09/05 00:01:06    198s] <CMD> redo
[09/05 00:01:06    198s] <CMD> redo
[09/05 00:01:11    199s] <CMD> uiSetTool select
[09/05 00:01:13    200s] <CMD> selectDensityArea -111.14 -69.34 -51.62 56.66 100 defScreenName
[09/05 00:01:14    200s] <CMD> deleteSelectedFromFPlan
[09/05 00:01:34    203s] <CMD> gui_select -rect {-128.35100 41.15000 -63.68600 -23.51500}
[09/05 00:01:38    203s] <CMD> gui_select -rect {-118.55300 21.55500 -65.64500 -33.31200}
[09/05 00:01:41    204s] <CMD> uiSetTool select
[09/05 00:01:41    204s] <CMD> uiSetTool select
[09/05 00:01:49    205s] <CMD> uiSetTool select
[09/05 00:01:49    205s] <CMD> uiSetTool select
[09/05 00:01:51    206s] <CMD> uiSetTool select
[09/05 00:01:53    206s] <CMD> gui_select -rect {-929.80500 374.27300 -765.20300 270.41700}
[09/05 00:02:01    207s] <CMD> gui_select -rect {-124.43200 41.15000 -79.36200 -37.23100}
[09/05 00:02:05    208s] <CMD> gui_select -rect {-132.27000 29.39300 -79.36200 -29.39300}
[09/05 00:02:15    210s] <CMD> uiSetTool select
[09/05 00:02:15    210s] <CMD> uiSetTool select
[09/05 00:02:21    211s] <CMD> uiSetTool addWire
[09/05 00:02:21    211s] <CMD> setEditMode -type regular
[09/05 00:02:25    211s] <CMD> uiSetTool addWire
[09/05 00:02:27    212s] <CMD> uiSetTool addWire
[09/05 00:02:27    212s] <CMD> uiSetTool addWire
[09/05 00:02:33    213s] <CMD> uiSetTool move
[09/05 00:02:35    213s] <CMD> uiSetTool move
[09/05 00:02:41    214s] <CMD> uiSetTool addPoly
[09/05 00:02:42    214s] <CMD> uiSetTool p2pRoute
[09/05 00:02:44    215s] <CMD> uiSetTool addBusGuide
[09/05 00:02:45    215s] <CMD> uiSetTool addWire
[09/05 00:02:47    215s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool addWire
[09/05 00:02:54    217s] <CMD> uiSetTool copy
[09/05 00:02:57    217s] <CMD> uiSetTool move
[09/05 00:03:14    220s] <CMD> selectInst VDD
[09/05 00:03:20    221s] <CMD> uiSetTool move
[09/05 00:03:23    221s] <CMD> uiSetTool move
[09/05 00:03:33    224s] <CMD> uiSetTool flightline
[09/05 00:03:38    225s] <CMD> uiSetTool addPoly
[09/05 00:03:40    225s] <CMD> editAddPoly -89.16 48.989
[09/05 00:03:46    226s] <CMD> uiSetTool addBusGuide
[09/05 00:03:51    227s] <CMD> uiSetTool addVia
[09/05 00:03:51    227s] <CMD> getExtractRCMode -relative_c_th -quiet
[09/05 00:03:51    227s] <CMD> getExtractRCMode -coupling_c_th -quiet
[09/05 00:03:51    227s] <CMD> getExtractRCMode -total_c_th -quiet
[09/05 00:03:51    227s] <CMD> getDesignMode -pessimisticMode -quiet
[09/05 00:03:51    227s] <CMD> getExtractRCMode -lefTechFileMap -quiet
[09/05 00:03:51    227s] <CMD> getExtractRCMode -turboReduce -quiet
[09/05 00:03:51    227s] <CMD> getExtractRCMode -coupled -quiet
[09/05 00:03:51    227s] #create default rule from bind_ndr_rule rule=0x7f45afd995b0 0x7f4597ef4018
[09/05 00:03:51    227s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/05 00:03:56    227s] <CMD> uiSetTool addVia
[09/05 00:03:56    227s] <CMD> uiSetTool addVia
[09/05 00:04:11    230s] <CMD> setDrawView place
[09/05 00:04:15    231s] <CMD> setDrawView fplan
[09/05 00:04:20    232s] <CMD> setDrawView fplan
[09/05 00:04:23    232s] <CMD> setDrawView fplan
[09/05 00:04:26    233s] <CMD> uiSetTool select
[09/05 00:04:27    233s] <CMD> deselectAll
[09/05 00:04:27    233s] <CMD> selectObject Module top1
[09/05 00:04:29    233s] <CMD> deselectAll
[09/05 00:04:29    233s] <CMD> selectObject Module top1
[09/05 00:04:32    233s] <CMD> gui_select -rect {-588.84400 -262.57900 -526.13800 -446.77600}
[09/05 00:04:32    233s] <CMD> deselectAll
[09/05 00:04:33    234s] <CMD> selectObject Module top1
[09/05 00:04:35    234s] <CMD> deselectAll
[09/05 00:04:35    234s] <CMD> selectObject Module top1
[09/05 00:04:36    234s] <CMD> setDrawView fplan
[09/05 00:04:37    234s] <CMD> setDrawView ameba
[09/05 00:04:43    235s] <CMD> deselectAll
[09/05 00:04:45    236s] <CMD> gui_select -rect {44.08900 1.96000 579.04500 -111.69400}
[09/05 00:04:47    236s] <CMD> deselectAll
[09/05 00:04:48    236s] <CMD> gui_select -rect {-118.55300 152.84500 67.60400 -117.57300}
[09/05 00:04:58    238s] <CMD> gui_select -rect {-20.57600 72.50300 65.64400 -80.34100}
[09/05 00:05:17    241s] <CMD> uiSetTool obstruct
[09/05 00:05:20    242s] <CMD> createPlaceBlockage -box -93.07900 17.63600 -22.53500 96.01800 -type hard
[09/05 00:05:26    243s] <CMD> undo
[09/05 00:05:27    243s] <CMD> undo
[09/05 00:05:27    243s] <CMD> undo
[09/05 00:05:27    243s] <CMD> undo
[09/05 00:05:27    243s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 00:05:28    243s] <CMD> undo
[09/05 00:05:28    243s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 00:05:28    243s] <CMD> undo
[09/05 00:05:28    243s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 00:05:28    243s] <CMD> undo
[09/05 00:05:28    243s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 00:05:28    243s] <CMD> undo
[09/05 00:05:28    243s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 00:05:32    244s] <CMD> setDrawView place
[09/05 00:05:36    244s] <CMD> redo
[09/05 00:05:36    245s] <CMD> redo
[09/05 00:05:36    245s] <CMD> redo
[09/05 00:05:53    248s] <CMD> uiSetTool cut
[09/05 00:05:58    248s] <CMD> setObjFPlanBoxList LayerShape (-93160,16340,-22480,96980) {{-93.16000 74.46300 -22.48000 96.98000} {-22.48000 45.07000 -20.57600 74.46300} {-93.16000 45.07000 -63.68600 74.46300} {-93.16000 16.34000 -22.48000 45.07000}}
[09/05 00:06:06    249s] <CMD> setObjFPlanBoxList LayerShape (-93160,16340,-20620,96980) {{-93.16000 76.82000 -22.48000 96.98000} {-93.16000 58.78600 -63.40000 76.82000} {-22.48000 46.58000 -20.62000 76.82000} {-79.36200 46.58000 -63.40000 58.78600} {-79.36200 16.34000 -22.48000 46.58000} {-98.95800 16.34000 -93.16000 58.78600} {-98.95800 -3.91900 -79.36200 16.34000}}
[09/05 00:06:13    251s] <CMD> deleteSelectedFromFPlan
[09/05 00:06:14    251s] <CMD> deleteSelectedFromFPlan
[09/05 00:06:14    251s] <CMD> deleteSelectedFromFPlan
[09/05 00:06:17    251s] <CMD> setObjFPlanBoxList LayerShape (-98740,-3820,-20620,96980) {{-93.16000 76.82000 -22.48000 96.98000} {-93.16000 56.66000 -63.40000 76.82000} {-22.48000 46.58000 -20.62000 76.82000} {-78.90000 46.58000 -63.40000 56.66000} {-78.90000 27.43400 -71.52400 46.58000} {-78.90000 16.34000 -22.48000 27.43400} {-98.74000 16.34000 -93.16000 56.66000} {-98.74000 -3.82000 -78.90000 16.34000}}
[09/05 00:06:20    251s] <CMD> uiSetTool select
[09/05 00:06:21    252s] <CMD> undo
[09/05 00:06:22    252s] <CMD> undo
[09/05 00:06:22    252s] <CMD> undo
[09/05 00:06:24    252s] <CMD> selectObstruct -93.16 16.34 -22.48 96.98 defScreenName
[09/05 00:06:26    252s] <CMD> deleteSelectedFromFPlan
[09/05 00:06:37    255s] <CMD> uiSetTool layerBlk
[09/05 00:06:48    257s] <CMD> uiSetTool obstruct
[09/05 00:07:06    259s] <CMD> createPlaceBlockage -box -114.63400 -45.07000 -16.65700 29.39300 -type macroOnly
[09/05 00:08:20    273s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/05 00:08:20    273s] The ring targets are set to core/block ring wires.
[09/05 00:08:20    273s] addRing command will consider rows while creating rings.
[09/05 00:08:20    273s] addRing command will disallow rings to go over rows.
[09/05 00:08:20    273s] addRing command will ignore shorts while creating rings.
[09/05 00:08:20    273s] <CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal6 right metal6} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/05 00:08:20    273s] 
[09/05 00:08:20    273s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1038.0M)
[09/05 00:08:20    273s] Ring generation is complete.
[09/05 00:08:20    273s] vias are now being generated.
[09/05 00:08:20    273s] addRing created 8 wires.
[09/05 00:08:20    273s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/05 00:08:20    273s] +--------+----------------+----------------+
[09/05 00:08:20    273s] |  Layer |     Created    |     Deleted    |
[09/05 00:08:20    273s] +--------+----------------+----------------+
[09/05 00:08:20    273s] | metal5 |        4       |       NA       |
[09/05 00:08:20    273s] |  via5  |        8       |        0       |
[09/05 00:08:20    273s] | metal6 |        4       |       NA       |
[09/05 00:08:20    273s] +--------+----------------+----------------+
[09/05 00:08:32    275s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/05 00:08:32    275s] The ring targets are set to core/block ring wires.
[09/05 00:08:32    275s] addRing command will consider rows while creating rings.
[09/05 00:08:32    275s] addRing command will disallow rings to go over rows.
[09/05 00:08:32    275s] addRing command will ignore shorts while creating rings.
[09/05 00:08:32    275s] <CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal4 right metal4} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/05 00:08:32    275s] 
[09/05 00:08:32    275s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1038.0M)
[09/05 00:08:32    275s] Ring generation is complete.
[09/05 00:08:32    275s] vias are now being generated.
[09/05 00:08:32    275s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (-136.23, -175.28) (-126.23, 173.98)
[09/05 00:08:32    275s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (126.07, -175.28) (136.07, 173.98)
[09/05 00:08:32    275s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal5 at (-136.23, -175.28) (136.07, -165.28)
[09/05 00:08:32    275s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal5 at (-136.23, 163.98) (136.07, 173.98)
[09/05 00:08:32    275s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (-151.23, -190.28) (-141.23, 188.98)
[09/05 00:08:32    275s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (141.07, -190.28) (151.07, 188.98)
[09/05 00:08:32    275s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal5 at (-151.23, -190.28) (151.07, -180.28)
[09/05 00:08:32    275s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal5 at (-151.23, 178.98) (151.07, 188.98)
[09/05 00:08:32    275s] addRing created 8 wires.
[09/05 00:08:32    275s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[09/05 00:08:32    275s] +--------+----------------+----------------+
[09/05 00:08:32    275s] |  Layer |     Created    |     Deleted    |
[09/05 00:08:32    275s] +--------+----------------+----------------+
[09/05 00:08:32    275s] | metal3 |        4       |       NA       |
[09/05 00:08:32    275s] |  via3  |        8       |        0       |
[09/05 00:08:32    275s] | metal4 |        4       |       NA       |
[09/05 00:08:32    275s] |  via4  |        8       |        0       |
[09/05 00:08:32    275s] +--------+----------------+----------------+
[09/05 00:08:43    277s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/05 00:08:43    277s] The ring targets are set to core/block ring wires.
[09/05 00:08:43    277s] addRing command will consider rows while creating rings.
[09/05 00:08:43    277s] addRing command will disallow rings to go over rows.
[09/05 00:08:43    277s] addRing command will ignore shorts while creating rings.
[09/05 00:08:43    277s] <CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/05 00:08:43    277s] 
[09/05 00:08:43    277s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1038.0M)
[09/05 00:08:43    277s] Ring generation is complete.
[09/05 00:08:43    277s] vias are now being generated.
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal4 at (-136.23, -175.28) (-126.23, 173.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal6 at (-136.23, -175.28) (-126.23, 173.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal4 at (126.07, -175.28) (136.07, 173.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal6 at (126.07, -175.28) (136.07, 173.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal3 at (-136.23, -175.28) (136.07, -165.28)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (-136.23, -175.28) (136.07, -165.28)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal3 at (-136.23, 163.98) (136.07, 173.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (-136.23, 163.98) (136.07, 173.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal4 at (-151.23, -190.28) (-141.23, 188.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal6 at (-151.23, -190.28) (-141.23, 188.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal4 at (141.07, -190.28) (151.07, 188.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal6 at (141.07, -190.28) (151.07, 188.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal3 at (-151.23, -190.28) (151.07, -180.28)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (-151.23, -190.28) (151.07, -180.28)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal3 at (-151.23, 178.98) (151.07, 188.98)
[09/05 00:08:43    277s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (-151.23, 178.98) (151.07, 188.98)
[09/05 00:08:43    277s] addRing created 8 wires.
[09/05 00:08:43    277s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[09/05 00:08:43    277s] +--------+----------------+----------------+
[09/05 00:08:43    277s] |  Layer |     Created    |     Deleted    |
[09/05 00:08:43    277s] +--------+----------------+----------------+
[09/05 00:08:43    277s] | metal1 |        4       |       NA       |
[09/05 00:08:43    277s] |   via  |        8       |        0       |
[09/05 00:08:43    277s] | metal2 |        4       |       NA       |
[09/05 00:08:43    277s] |  via2  |        8       |        0       |
[09/05 00:08:43    277s] +--------+----------------+----------------+
[09/05 00:08:47    277s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/05 00:08:47    277s] The ring targets are set to core/block ring wires.
[09/05 00:08:47    277s] addRing command will consider rows while creating rings.
[09/05 00:08:47    277s] addRing command will disallow rings to go over rows.
[09/05 00:08:47    277s] addRing command will ignore shorts while creating rings.
[09/05 00:08:47    277s] <CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/05 00:08:47    277s] 
[09/05 00:08:47    277s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1038.0M)
[09/05 00:08:47    277s] Ring generation is complete.
[09/05 00:09:36    286s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:09:36    286s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:09:36    286s] 
[09/05 00:09:36    286s] Stripes will stop at the boundary of the specified area.
[09/05 00:09:36    286s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:09:36    286s] Stripes will not extend to closest target.
[09/05 00:09:36    286s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:09:36    286s] Stripes will not be created over regions without power planning wires.
[09/05 00:09:36    286s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:09:36    286s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:09:36    286s] Offset for stripe breaking is set to 0.
[09/05 00:09:36    286s] <CMD> addStripe -nets {GND VDD} -layer metal2 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:09:36    286s] 
[09/05 00:09:36    286s] Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:36    286s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:36    286s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:36    286s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:36    286s] Starting stripe generation ...
[09/05 00:09:36    286s] Non-Default Mode Option Settings :
[09/05 00:09:36    286s]   NONE
[09/05 00:09:36    286s] Stripe generation is complete.
[09/05 00:09:36    286s] vias are now being generated.
[09/05 00:09:36    286s] addStripe created 16 wires.
[09/05 00:09:36    286s] ViaGen created 128 vias, deleted 0 via to avoid violation.
[09/05 00:09:36    286s] +--------+----------------+----------------+
[09/05 00:09:36    286s] |  Layer |     Created    |     Deleted    |
[09/05 00:09:36    286s] +--------+----------------+----------------+
[09/05 00:09:36    286s] |   via  |       32       |        0       |
[09/05 00:09:36    286s] | metal2 |       16       |       NA       |
[09/05 00:09:36    286s] |  via2  |       32       |        0       |
[09/05 00:09:36    286s] |  via3  |       32       |        0       |
[09/05 00:09:36    286s] |  via4  |       32       |        0       |
[09/05 00:09:36    286s] +--------+----------------+----------------+
[09/05 00:09:42    287s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:09:42    287s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:09:42    287s] 
[09/05 00:09:42    287s] Stripes will stop at the boundary of the specified area.
[09/05 00:09:42    287s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:09:42    287s] Stripes will not extend to closest target.
[09/05 00:09:42    287s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:09:42    287s] Stripes will not be created over regions without power planning wires.
[09/05 00:09:42    287s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:09:42    287s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:09:42    287s] Offset for stripe breaking is set to 0.
[09/05 00:09:42    287s] <CMD> addStripe -nets {GND VDD} -layer metal4 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:09:42    287s] 
[09/05 00:09:42    287s] Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:42    287s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:42    287s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:42    287s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:42    287s] Starting stripe generation ...
[09/05 00:09:42    287s] Non-Default Mode Option Settings :
[09/05 00:09:42    287s]   NONE
[09/05 00:09:42    287s] Stripe generation is complete.
[09/05 00:09:42    287s] vias are now being generated.
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-121.06, -175.28) (-118.06, 173.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-88.05, -175.28) (-85.05, 173.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-55.04, -175.28) (-52.04, 173.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-22.03, -175.28) (-19.03, 173.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (10.98, -175.28) (13.98, 173.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (43.99, -175.28) (46.99, 173.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (77.00, -175.28) (80.00, 173.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (110.01, -175.28) (113.01, 173.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-113.06, -190.28) (-110.06, 188.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-80.05, -190.28) (-77.05, 188.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-47.04, -190.28) (-44.04, 188.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-14.03, -190.28) (-11.03, 188.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (18.98, -190.28) (21.98, 188.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (51.99, -190.28) (54.99, 188.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (85.00, -190.28) (88.00, 188.98)
[09/05 00:09:42    287s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (118.01, -190.28) (121.01, 188.98)
[09/05 00:09:42    287s] addStripe created 16 wires.
[09/05 00:09:42    287s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/05 00:09:42    287s] +--------+----------------+----------------+
[09/05 00:09:42    287s] |  Layer |     Created    |     Deleted    |
[09/05 00:09:42    287s] +--------+----------------+----------------+
[09/05 00:09:42    287s] | metal4 |       16       |       NA       |
[09/05 00:09:42    287s] +--------+----------------+----------------+
[09/05 00:09:51    289s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:09:51    289s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:09:51    289s] 
[09/05 00:09:51    289s] Stripes will stop at the boundary of the specified area.
[09/05 00:09:51    289s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:09:51    289s] Stripes will not extend to closest target.
[09/05 00:09:51    289s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:09:51    289s] Stripes will not be created over regions without power planning wires.
[09/05 00:09:51    289s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:09:51    289s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:09:51    289s] Offset for stripe breaking is set to 0.
[09/05 00:09:51    289s] <CMD> addStripe -nets {GND VDD} -layer metal6 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:09:51    289s] 
[09/05 00:09:51    289s] Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:51    289s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:51    289s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:51    289s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:09:51    289s] Starting stripe generation ...
[09/05 00:09:51    289s] Non-Default Mode Option Settings :
[09/05 00:09:51    289s]   NONE
[09/05 00:09:51    289s] Stripe generation is complete.
[09/05 00:09:51    289s] vias are now being generated.
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-121.06, -175.28) (-118.06, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-121.06, -175.28) (-118.06, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-88.05, -175.28) (-85.05, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-88.05, -175.28) (-85.05, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-55.04, -175.28) (-52.04, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-55.04, -175.28) (-52.04, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-22.03, -175.28) (-19.03, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-22.03, -175.28) (-19.03, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (10.98, -175.28) (13.98, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (10.98, -175.28) (13.98, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (43.99, -175.28) (46.99, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (43.99, -175.28) (46.99, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (77.00, -175.28) (80.00, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (77.00, -175.28) (80.00, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (110.01, -175.28) (113.01, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (110.01, -175.28) (113.01, 173.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-113.06, -190.28) (-110.06, 188.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-113.06, -190.28) (-110.06, 188.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-80.05, -190.28) (-77.05, 188.98)
[09/05 00:09:51    289s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-80.05, -190.28) (-77.05, 188.98)
[09/05 00:09:51    289s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[09/05 00:09:51    289s] To increase the message display limit, refer to the product command reference manual.
[09/05 00:09:51    289s] addStripe created 16 wires.
[09/05 00:09:51    289s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[09/05 00:09:51    289s] +--------+----------------+----------------+
[09/05 00:09:51    289s] |  Layer |     Created    |     Deleted    |
[09/05 00:09:51    289s] +--------+----------------+----------------+
[09/05 00:09:51    289s] |  via5  |       32       |        0       |
[09/05 00:09:51    289s] | metal6 |       16       |       NA       |
[09/05 00:09:51    289s] +--------+----------------+----------------+
[09/05 00:10:01    291s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:10:01    291s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:10:01    291s] 
[09/05 00:10:01    291s] Stripes will stop at the boundary of the specified area.
[09/05 00:10:01    291s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:10:01    291s] Stripes will not extend to closest target.
[09/05 00:10:01    291s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:10:01    291s] Stripes will not be created over regions without power planning wires.
[09/05 00:10:01    291s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:10:01    291s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:10:01    291s] Offset for stripe breaking is set to 0.
[09/05 00:10:01    291s] <CMD> addStripe -nets {GND VDD} -layer metal1 -direction horizontal -width 3 -spacing 5 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:10:01    291s] 
[09/05 00:10:01    291s] Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:01    291s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:01    291s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:01    291s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:01    291s] Starting stripe generation ...
[09/05 00:10:01    291s] Non-Default Mode Option Settings :
[09/05 00:10:01    291s]   NONE
[09/05 00:10:01    291s] Stripe generation is complete.
[09/05 00:10:01    291s] vias are now being generated.
[09/05 00:10:01    291s] addStripe created 8 wires.
[09/05 00:10:01    291s] ViaGen created 400 vias, deleted 0 via to avoid violation.
[09/05 00:10:01    291s] +--------+----------------+----------------+
[09/05 00:10:01    291s] |  Layer |     Created    |     Deleted    |
[09/05 00:10:01    291s] +--------+----------------+----------------+
[09/05 00:10:01    291s] | metal1 |        8       |       NA       |
[09/05 00:10:01    291s] |   via  |       80       |        0       |
[09/05 00:10:01    291s] |  via2  |       80       |        0       |
[09/05 00:10:01    291s] |  via3  |       80       |        0       |
[09/05 00:10:01    291s] |  via4  |       80       |        0       |
[09/05 00:10:01    291s] |  via5  |       80       |        0       |
[09/05 00:10:01    291s] +--------+----------------+----------------+
[09/05 00:10:05    292s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:10:05    292s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:10:05    292s] 
[09/05 00:10:05    292s] Stripes will stop at the boundary of the specified area.
[09/05 00:10:05    292s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:10:05    292s] Stripes will not extend to closest target.
[09/05 00:10:05    292s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:10:05    292s] Stripes will not be created over regions without power planning wires.
[09/05 00:10:05    292s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:10:05    292s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:10:05    292s] Offset for stripe breaking is set to 0.
[09/05 00:10:05    292s] <CMD> addStripe -nets {GND VDD} -layer metal3 -direction horizontal -width 3 -spacing 5 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:10:05    292s] 
[09/05 00:10:05    292s] Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:05    292s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:05    292s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:05    292s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:05    292s] Starting stripe generation ...
[09/05 00:10:05    292s] Non-Default Mode Option Settings :
[09/05 00:10:05    292s]   NONE
[09/05 00:10:05    292s] Stripe generation is complete.
[09/05 00:10:05    292s] vias are now being generated.
[09/05 00:10:05    292s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -160.06) (136.07, -157.06)
[09/05 00:10:05    292s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -57.89) (136.07, -54.89)
[09/05 00:10:05    292s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, 44.28) (136.07, 47.28)
[09/05 00:10:05    292s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, 146.45) (136.07, 149.45)
[09/05 00:10:05    292s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, -152.06) (151.07, -149.06)
[09/05 00:10:05    292s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, -49.89) (151.07, -46.89)
[09/05 00:10:05    292s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 52.28) (151.07, 55.28)
[09/05 00:10:05    292s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 154.45) (151.07, 157.45)
[09/05 00:10:05    292s] addStripe created 8 wires.
[09/05 00:10:05    292s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/05 00:10:05    292s] +--------+----------------+----------------+
[09/05 00:10:05    292s] |  Layer |     Created    |     Deleted    |
[09/05 00:10:05    292s] +--------+----------------+----------------+
[09/05 00:10:05    292s] | metal3 |        8       |       NA       |
[09/05 00:10:05    292s] +--------+----------------+----------------+
[09/05 00:10:10    293s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:10:10    293s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:10:10    293s] 
[09/05 00:10:10    293s] Stripes will stop at the boundary of the specified area.
[09/05 00:10:10    293s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:10:10    293s] Stripes will not extend to closest target.
[09/05 00:10:10    293s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:10:10    293s] Stripes will not be created over regions without power planning wires.
[09/05 00:10:10    293s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:10:10    293s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:10:10    293s] Offset for stripe breaking is set to 0.
[09/05 00:10:10    293s] <CMD> addStripe -nets {GND VDD} -layer metal5 -direction horizontal -width 3 -spacing 5 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:10:10    293s] 
[09/05 00:10:10    293s] Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:10    293s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:10    293s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:10    293s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:10    293s] Starting stripe generation ...
[09/05 00:10:10    293s] Non-Default Mode Option Settings :
[09/05 00:10:10    293s]   NONE
[09/05 00:10:10    293s] Stripe generation is complete.
[09/05 00:10:10    293s] vias are now being generated.
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -160.06) (136.07, -157.06)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -160.06) (136.07, -157.06)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -57.89) (136.07, -54.89)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -57.89) (136.07, -54.89)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, 44.28) (136.07, 47.28)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, 44.28) (136.07, 47.28)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, 146.45) (136.07, 149.45)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, 146.45) (136.07, 149.45)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, -152.06) (151.07, -149.06)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, -152.06) (151.07, -149.06)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, -49.89) (151.07, -46.89)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, -49.89) (151.07, -46.89)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 52.28) (151.07, 55.28)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 52.28) (151.07, 55.28)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 154.45) (151.07, 157.45)
[09/05 00:10:10    293s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 154.45) (151.07, 157.45)
[09/05 00:10:10    293s] addStripe created 8 wires.
[09/05 00:10:10    293s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/05 00:10:10    293s] +--------+----------------+----------------+
[09/05 00:10:10    293s] |  Layer |     Created    |     Deleted    |
[09/05 00:10:10    293s] +--------+----------------+----------------+
[09/05 00:10:10    293s] | metal5 |        8       |       NA       |
[09/05 00:10:10    293s] +--------+----------------+----------------+
[09/05 00:10:13    293s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/05 00:10:13    293s] addStripe will allow jog to connect padcore ring and block ring.
[09/05 00:10:13    293s] 
[09/05 00:10:13    293s] Stripes will stop at the boundary of the specified area.
[09/05 00:10:13    293s] When breaking rings, the power planner will consider the existence of blocks.
[09/05 00:10:13    293s] Stripes will not extend to closest target.
[09/05 00:10:13    293s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/05 00:10:13    293s] Stripes will not be created over regions without power planning wires.
[09/05 00:10:13    293s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/05 00:10:13    293s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/05 00:10:13    293s] Offset for stripe breaking is set to 0.
[09/05 00:10:13    293s] <CMD> addStripe -nets {GND VDD} -layer metal5 -direction horizontal -width 3 -spacing 5 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/05 00:10:13    293s] 
[09/05 00:10:13    293s] Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:13    293s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:13    293s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:13    293s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
[09/05 00:10:13    293s] Starting stripe generation ...
[09/05 00:10:13    293s] Non-Default Mode Option Settings :
[09/05 00:10:13    293s]   NONE
[09/05 00:10:13    293s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, -158.559998) (136.070007, -158.559998) because same wire already exists.
[09/05 00:10:13    293s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, -56.389999) (136.070007, -56.389999) because same wire already exists.
[09/05 00:10:13    293s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, 45.779999) (136.070007, 45.779999) because same wire already exists.
[09/05 00:10:13    293s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, 147.949997) (136.070007, 147.949997) because same wire already exists.
[09/05 00:10:13    293s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, -150.559998) (151.070007, -150.559998) because same wire already exists.
[09/05 00:10:13    293s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, -48.389999) (151.070007, -48.389999) because same wire already exists.
[09/05 00:10:13    293s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, 53.779999) (151.070007, 53.779999) because same wire already exists.
[09/05 00:10:13    293s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, 155.949997) (151.070007, 155.949997) because same wire already exists.
[09/05 00:10:13    293s] Stripe generation is complete.
[09/05 00:10:45    299s] <CMD> setPlaceMode -fp false
[09/05 00:10:45    299s] <CMD> place_design
[09/05 00:10:45    299s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 10, percentage of missing scan cell = 0.00% (0 / 10)
[09/05 00:10:45    299s] 
[09/05 00:10:45    299s] pdi colorize_geometry "" ""
[09/05 00:10:45    299s] 
[09/05 00:10:45    299s] ### Time Record (colorize_geometry) is installed.
[09/05 00:10:45    299s] #Start colorize_geometry on Tue Sep  5 00:10:45 2023
[09/05 00:10:45    299s] #
[09/05 00:10:45    299s] ### Time Record (Pre Callback) is installed.
[09/05 00:10:45    299s] ### Time Record (Pre Callback) is uninstalled.
[09/05 00:10:45    299s] ### Time Record (DB Import) is installed.
[09/05 00:10:45    299s] ### info: trigger incremental cell import ( 426 new cells ).
[09/05 00:10:45    299s] ### info: trigger incremental reloading library data ( #cell = 426 ).
[09/05 00:10:46    299s] #WARNING (NRDB-166) Boundary for CELL_VIEW alu_top_module,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:10:46    299s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/05 00:10:46    299s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:10:46    299s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1900691666 pin_access=1
[09/05 00:10:46    299s] ### Time Record (DB Import) is uninstalled.
[09/05 00:10:46    299s] ### Time Record (DB Export) is installed.
[09/05 00:10:46    299s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1900691666 pin_access=1
[09/05 00:10:46    299s] ### Time Record (DB Export) is uninstalled.
[09/05 00:10:46    299s] ### Time Record (Post Callback) is installed.
[09/05 00:10:46    299s] ### Time Record (Post Callback) is uninstalled.
[09/05 00:10:46    299s] #
[09/05 00:10:46    299s] #colorize_geometry statistics:
[09/05 00:10:46    299s] #Cpu time = 00:00:00
[09/05 00:10:46    299s] #Elapsed time = 00:00:00
[09/05 00:10:46    299s] #Increased memory = 18.42 (MB)
[09/05 00:10:46    299s] #Total memory = 858.41 (MB)
[09/05 00:10:46    299s] #Peak memory = 859.32 (MB)
[09/05 00:10:46    299s] #Number of warnings = 22
[09/05 00:10:46    299s] #Total number of warnings = 22
[09/05 00:10:46    299s] #Number of fails = 0
[09/05 00:10:46    299s] #Total number of fails = 0
[09/05 00:10:46    299s] #Complete colorize_geometry on Tue Sep  5 00:10:46 2023
[09/05 00:10:46    299s] #
[09/05 00:10:46    299s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/05 00:10:46    299s] ### Time Record (colorize_geometry) is uninstalled.
[09/05 00:10:46    299s] ### 
[09/05 00:10:46    299s] ###   Scalability Statistics
[09/05 00:10:46    299s] ### 
[09/05 00:10:46    299s] ### ------------------------+----------------+----------------+----------------+
[09/05 00:10:46    299s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[09/05 00:10:46    299s] ### ------------------------+----------------+----------------+----------------+
[09/05 00:10:46    299s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/05 00:10:46    299s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/05 00:10:46    299s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[09/05 00:10:46    299s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[09/05 00:10:46    299s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[09/05 00:10:46    299s] ### ------------------------+----------------+----------------+----------------+
[09/05 00:10:46    299s] ### 
[09/05 00:10:46    299s] *** Starting placeDesign default flow ***
[09/05 00:10:46    299s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:10:46    299s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=1069.0M
[09/05 00:10:46    299s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=1069.0M
[09/05 00:10:46    299s] *** Start deleteBufferTree ***
[09/05 00:10:46    300s] Info: Detect buffers to remove automatically.
[09/05 00:10:46    300s] Analyzing netlist ...
[09/05 00:10:46    300s] Updating netlist
[09/05 00:10:46    300s] 
[09/05 00:10:46    300s] *summary: 0 instances (buffers/inverters) removed
[09/05 00:10:46    300s] *** Finish deleteBufferTree (0:00:00.1) ***
[09/05 00:10:46    300s] Deleting Cell Server ...
[09/05 00:10:46    300s] **INFO: Enable pre-place timing setting for timing analysis
[09/05 00:10:46    300s] Set Using Default Delay Limit as 101.
[09/05 00:10:46    300s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/05 00:10:46    300s] Set Default Net Delay as 0 ps.
[09/05 00:10:46    300s] Set Default Net Load as 0 pF. 
[09/05 00:10:46    300s] **INFO: Analyzing IO path groups for slack adjustment
[09/05 00:10:46    300s] Effort level <high> specified for reg2reg_tmp.20244 path_group
[09/05 00:10:46    300s] AAE DB initialization (MEM=1091.37 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/05 00:10:46    300s] #################################################################################
[09/05 00:10:46    300s] # Design Stage: PreRoute
[09/05 00:10:46    300s] # Design Name: alu_top_module
[09/05 00:10:46    300s] # Design Mode: 90nm
[09/05 00:10:46    300s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:10:46    300s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:10:46    300s] # Signoff Settings: SI Off 
[09/05 00:10:46    300s] #################################################################################
[09/05 00:10:46    300s] Calculate delays in BcWc mode...
[09/05 00:10:46    300s] Topological Sorting (REAL = 0:00:00.0, MEM = 1091.4M, InitMEM = 1091.4M)
[09/05 00:10:46    300s] Start delay calculation (fullDC) (1 T). (MEM=1091.37)
[09/05 00:10:46    300s] Start AAE Lib Loading. (MEM=1107.57)
[09/05 00:10:46    300s] End AAE Lib Loading. (MEM=1126.65 CPU=0:00:00.0 Real=0:00:00.0)
[09/05 00:10:46    300s] End AAE Lib Interpolated Model. (MEM=1126.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:10:46    300s] First Iteration Infinite Tw... 
[09/05 00:10:46    300s] Total number of fetched objects 259
[09/05 00:10:46    300s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:10:46    300s] End delay calculation. (MEM=1210.96 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:10:46    300s] End delay calculation (fullDC). (MEM=1183.89 CPU=0:00:00.2 REAL=0:00:00.0)
[09/05 00:10:46    300s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1183.9M) ***
[09/05 00:10:46    300s] **INFO: Disable pre-place timing setting for timing analysis
[09/05 00:10:46    300s] Set Using Default Delay Limit as 1000.
[09/05 00:10:46    300s] Set Default Net Delay as 1000 ps.
[09/05 00:10:46    300s] Set Default Net Load as 0.5 pF. 
[09/05 00:10:46    300s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/05 00:10:46    300s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1169.7M
[09/05 00:10:46    300s] Deleted 0 physical inst  (cell - / prefix -).
[09/05 00:10:46    300s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1169.7M
[09/05 00:10:46    300s] INFO: #ExclusiveGroups=0
[09/05 00:10:46    300s] INFO: There are no Exclusive Groups.
[09/05 00:10:46    300s] Extracting standard cell pins and blockage ...... 
[09/05 00:10:46    300s] Pin and blockage extraction finished
[09/05 00:10:46    300s] Extracting macro/IO cell pins and blockage ...... 
[09/05 00:10:46    300s] Pin and blockage extraction finished
[09/05 00:10:46    300s] *** Starting "NanoPlace(TM) placement v#2 (mem=1169.7M)" ...
[09/05 00:10:46    300s] Wait...
[09/05 00:10:54    308s] *** Build Buffered Sizing Timing Model
[09/05 00:10:54    308s] (cpu=0:00:07.6 mem=1179.7M) ***
[09/05 00:10:54    308s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[09/05 00:10:54    308s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[09/05 00:10:54    308s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[09/05 00:10:54    308s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[09/05 00:10:55    309s] *** Build Virtual Sizing Timing Model
[09/05 00:10:55    309s] (cpu=0:00:08.2 mem=1184.7M) ***
[09/05 00:10:55    309s] No user-set net weight.
[09/05 00:10:55    309s] Net fanout histogram:
[09/05 00:10:55    309s] 2		: 121 (46.4%) nets
[09/05 00:10:55    309s] 3		: 52 (19.9%) nets
[09/05 00:10:55    309s] 4     -	14	: 87 (33.3%) nets
[09/05 00:10:55    309s] 15    -	39	: 0 (0.0%) nets
[09/05 00:10:55    309s] 40    -	79	: 0 (0.0%) nets
[09/05 00:10:55    309s] 80    -	159	: 1 (0.4%) nets
[09/05 00:10:55    309s] 160   -	319	: 0 (0.0%) nets
[09/05 00:10:55    309s] 320   -	639	: 0 (0.0%) nets
[09/05 00:10:55    309s] 640   -	1279	: 0 (0.0%) nets
[09/05 00:10:55    309s] 1280  -	2559	: 0 (0.0%) nets
[09/05 00:10:55    309s] 2560  -	5119	: 0 (0.0%) nets
[09/05 00:10:55    309s] 5120+		: 0 (0.0%) nets
[09/05 00:10:55    309s] no activity file in design. spp won't run.
[09/05 00:10:55    309s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/05 00:10:55    309s] Scan chains were not defined.
[09/05 00:10:55    309s] # Building alu_top_module llgBox search-tree.
[09/05 00:10:55    309s] #std cell=207 (0 fixed + 207 movable) #buf cell=0 #inv cell=30 #block=0 (0 floating + 0 preplaced)
[09/05 00:10:55    309s] #ioInst=40 #net=259 #term=851 #term/net=3.29, #fixedIo=40, #floatIo=0, #fixedPin=31, #floatPin=0
[09/05 00:10:55    309s] stdCell: 207 single + 0 double + 0 multi
[09/05 00:10:55    309s] Total standard cell length = 0.6708 (mm), area = 0.0034 (mm^2)
[09/05 00:10:55    309s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1189.7M
[09/05 00:10:55    309s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1189.7M
[09/05 00:10:55    309s] Core basic site is core_5040
[09/05 00:10:55    309s] Use non-trimmed site array because memory saving is not enough.
[09/05 00:10:55    309s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:10:55    309s] SiteArray: use 131,072 bytes
[09/05 00:10:55    309s] SiteArray: current memory after site array memory allocation 1222.8M
[09/05 00:10:55    309s] SiteArray: FP blocked sites are writable
[09/05 00:10:55    309s] Estimated cell power/ground rail width = 0.630 um
[09/05 00:10:55    309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:10:55    309s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF: Starting pre-place ADS at level 1, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.000, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.001, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.001, MEM:1222.8M
[09/05 00:10:55    309s] ADSU 0.063 -> 0.067. GS 40.320
[09/05 00:10:55    309s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.003, MEM:1222.8M
[09/05 00:10:55    309s] Average module density = 0.067.
[09/05 00:10:55    309s] Density for the design = 0.067.
[09/05 00:10:55    309s]        = stdcell_area 1082 sites (3381 um^2) / alloc_area 16067 sites (50205 um^2).
[09/05 00:10:55    309s] Pin Density = 0.03464.
[09/05 00:10:55    309s]             = total # of pins 851 / total area 24570.
[09/05 00:10:55    309s] OPERPROF: Starting spMPad at level 1, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:   Starting spContextMPad at level 2, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1222.8M
[09/05 00:10:55    309s] Initial padding reaches pin density 0.371 for top
[09/05 00:10:55    309s] InitPadU 0.067 -> 0.172 for top
[09/05 00:10:55    309s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1222.8M
[09/05 00:10:55    309s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1222.8M
[09/05 00:10:55    309s] === lastAutoLevel = 7 
[09/05 00:10:55    309s] OPERPROF: Starting spInitNetWt at level 1, MEM:1222.8M
[09/05 00:10:55    309s] 0 delay mode for cte enabled initNetWt.
[09/05 00:10:55    309s] no activity file in design. spp won't run.
[09/05 00:10:55    309s] [spp] 0
[09/05 00:10:55    309s] [adp] 0:1:1:3
[09/05 00:10:55    309s] 0 delay mode for cte disabled initNetWt.
[09/05 00:10:55    309s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.070, REAL:0.073, MEM:1237.2M
[09/05 00:10:55    309s] Clock gating cells determined by native netlist tracing.
[09/05 00:10:55    309s] no activity file in design. spp won't run.
[09/05 00:10:55    309s] no activity file in design. spp won't run.
[09/05 00:10:55    309s] Effort level <high> specified for reg2reg path_group
[09/05 00:10:55    309s] OPERPROF: Starting npMain at level 1, MEM:1239.9M
[09/05 00:10:56    309s] OPERPROF:   Starting npPlace at level 2, MEM:1239.9M
[09/05 00:10:56    309s] Iteration  1: Total net bbox = 1.298e+04 (5.93e+03 7.05e+03)
[09/05 00:10:56    309s]               Est.  stn bbox = 1.402e+04 (6.34e+03 7.68e+03)
[09/05 00:10:56    309s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1240.9M
[09/05 00:10:56    309s] Iteration  2: Total net bbox = 1.298e+04 (5.93e+03 7.05e+03)
[09/05 00:10:56    309s]               Est.  stn bbox = 1.402e+04 (6.34e+03 7.68e+03)
[09/05 00:10:56    309s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1240.9M
[09/05 00:10:56    309s] exp_mt_sequential is set from setPlaceMode option to 1
[09/05 00:10:56    309s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/05 00:10:56    309s] place_exp_mt_interval set to default 32
[09/05 00:10:56    309s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/05 00:10:56    309s] Iteration  3: Total net bbox = 1.128e+04 (5.29e+03 6.00e+03)
[09/05 00:10:56    309s]               Est.  stn bbox = 1.240e+04 (5.77e+03 6.63e+03)
[09/05 00:10:56    309s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1242.3M
[09/05 00:10:56    309s] Total number of setup views is 1.
[09/05 00:10:56    309s] Total number of active setup views is 1.
[09/05 00:10:56    309s] Active setup views:
[09/05 00:10:56    309s]     setup
[09/05 00:10:56    309s] Iteration  4: Total net bbox = 1.069e+04 (5.01e+03 5.67e+03)
[09/05 00:10:56    309s]               Est.  stn bbox = 1.175e+04 (5.47e+03 6.28e+03)
[09/05 00:10:56    309s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1242.3M
[09/05 00:10:56    309s] Iteration  5: Total net bbox = 1.081e+04 (5.56e+03 5.26e+03)
[09/05 00:10:56    309s]               Est.  stn bbox = 1.189e+04 (6.06e+03 5.83e+03)
[09/05 00:10:56    309s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1243.3M
[09/05 00:10:56    309s] OPERPROF:   Finished npPlace at level 2, CPU:0.130, REAL:0.130, MEM:1243.3M
[09/05 00:10:56    309s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:1.134, MEM:1243.3M
[09/05 00:10:56    309s] OPERPROF: Starting npMain at level 1, MEM:1243.3M
[09/05 00:10:56    309s] OPERPROF:   Starting npPlace at level 2, MEM:1243.3M
[09/05 00:10:56    309s] Iteration  6: Total net bbox = 1.212e+04 (5.64e+03 6.48e+03)
[09/05 00:10:56    309s]               Est.  stn bbox = 1.333e+04 (6.20e+03 7.13e+03)
[09/05 00:10:56    309s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1243.3M
[09/05 00:10:56    309s] OPERPROF:   Finished npPlace at level 2, CPU:0.250, REAL:0.249, MEM:1243.3M
[09/05 00:10:56    309s] OPERPROF: Finished npMain at level 1, CPU:0.260, REAL:0.252, MEM:1243.3M
[09/05 00:10:56    309s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1243.3M
[09/05 00:10:56    309s] Starting Early Global Route rough congestion estimation: mem = 1243.3M
[09/05 00:10:56    309s] (I)       Started Loading and Dumping File ( Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Reading DB...
[09/05 00:10:56    309s] (I)       Read data from FE... (mem=1243.3M)
[09/05 00:10:56    309s] (I)       Read nodes and places... (mem=1243.3M)
[09/05 00:10:56    309s] (I)       Done Read nodes and places (cpu=0.000s, mem=1243.3M)
[09/05 00:10:56    309s] (I)       Read nets... (mem=1243.3M)
[09/05 00:10:56    309s] (I)       Done Read nets (cpu=0.000s, mem=1243.3M)
[09/05 00:10:56    309s] (I)       Done Read data from FE (cpu=0.010s, mem=1243.3M)
[09/05 00:10:56    309s] (I)       before initializing RouteDB syMemory usage = 1243.3 MB
[09/05 00:10:56    309s] (I)       == Non-default Options ==
[09/05 00:10:56    309s] (I)       Print mode                                         : 2
[09/05 00:10:56    309s] (I)       Stop if highly congested                           : false
[09/05 00:10:56    309s] (I)       Maximum routing layer                              : 6
[09/05 00:10:56    309s] (I)       Assign partition pins                              : false
[09/05 00:10:56    309s] (I)       Support large GCell                                : true
[09/05 00:10:56    309s] (I)       Number of rows per GCell                           : 4
[09/05 00:10:56    309s] (I)       Max num rows per GCell                             : 32
[09/05 00:10:56    309s] (I)       Counted 696 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:10:56    309s] (I)       Use row-based GCell size
[09/05 00:10:56    309s] (I)       GCell unit size  : 5040
[09/05 00:10:56    309s] (I)       GCell multiplier : 4
[09/05 00:10:56    309s] (I)       build grid graph
[09/05 00:10:56    309s] (I)       build grid graph start
[09/05 00:10:56    309s] [NR-eGR] Track table information for default rule: 
[09/05 00:10:56    309s] [NR-eGR] metal1 has no routable track
[09/05 00:10:56    309s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:10:56    309s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:10:56    309s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:10:56    309s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:10:56    309s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:10:56    309s] (I)       build grid graph end
[09/05 00:10:56    309s] (I)       ===========================================================================
[09/05 00:10:56    309s] (I)       == Report All Rule Vias ==
[09/05 00:10:56    309s] (I)       ===========================================================================
[09/05 00:10:56    309s] (I)        Via Rule : (Default)
[09/05 00:10:56    309s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:10:56    309s] (I)       ---------------------------------------------------------------------------
[09/05 00:10:56    309s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:10:56    309s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:10:56    309s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:10:56    309s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:10:56    309s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:10:56    309s] (I)       ===========================================================================
[09/05 00:10:56    309s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Num PG vias on layer 2 : 0
[09/05 00:10:56    309s] (I)       Num PG vias on layer 3 : 0
[09/05 00:10:56    309s] (I)       Num PG vias on layer 4 : 0
[09/05 00:10:56    309s] (I)       Num PG vias on layer 5 : 0
[09/05 00:10:56    309s] (I)       Num PG vias on layer 6 : 0
[09/05 00:10:56    309s] [NR-eGR] Read 1164 PG shapes
[09/05 00:10:56    309s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:10:56    309s] [NR-eGR] #Instance Blockages : 624
[09/05 00:10:56    309s] [NR-eGR] #PG Blockages       : 1164
[09/05 00:10:56    309s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:10:56    309s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:10:56    309s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:10:56    309s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:10:56    309s] (I)       readDataFromPlaceDB
[09/05 00:10:56    309s] (I)       Read net information..
[09/05 00:10:56    309s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:10:56    309s] (I)       Read testcase time = 0.000 seconds
[09/05 00:10:56    309s] 
[09/05 00:10:56    309s] (I)       early_global_route_priority property id does not exist.
[09/05 00:10:56    309s] (I)       Start initializing grid graph
[09/05 00:10:56    309s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:10:56    309s] (I)       End initializing grid graph
[09/05 00:10:56    309s] (I)       Model blockages into capacity
[09/05 00:10:56    309s] (I)       Read Num Blocks=2630  Num Prerouted Wires=0  Num CS=0
[09/05 00:10:56    309s] (I)       Started Modeling ( Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Layer 1 (V) : #blockages 862 : #preroutes 0
[09/05 00:10:56    309s] (I)       Layer 2 (H) : #blockages 854 : #preroutes 0
[09/05 00:10:56    309s] (I)       Layer 3 (V) : #blockages 418 : #preroutes 0
[09/05 00:10:56    309s] (I)       Layer 4 (H) : #blockages 304 : #preroutes 0
[09/05 00:10:56    309s] (I)       Layer 5 (V) : #blockages 192 : #preroutes 0
[09/05 00:10:56    309s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       -- layer congestion ratio --
[09/05 00:10:56    309s] (I)       Layer 1 : 0.100000
[09/05 00:10:56    309s] (I)       Layer 2 : 0.700000
[09/05 00:10:56    309s] (I)       Layer 3 : 0.700000
[09/05 00:10:56    309s] (I)       Layer 4 : 0.700000
[09/05 00:10:56    309s] (I)       Layer 5 : 0.700000
[09/05 00:10:56    309s] (I)       Layer 6 : 0.700000
[09/05 00:10:56    309s] (I)       ----------------------------
[09/05 00:10:56    309s] (I)       Number of ignored nets = 0
[09/05 00:10:56    309s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:10:56    309s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:10:56    309s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:10:56    309s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:10:56    309s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:10:56    309s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:10:56    309s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:10:56    309s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:10:56    309s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:10:56    309s] (I)       Before initializing Early Global Route syMemory usage = 1243.3 MB
[09/05 00:10:56    309s] (I)       Ndr track 0 does not exist
[09/05 00:10:56    309s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:10:56    309s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:10:56    309s] (I)       Core area           : (-121060, -160060) - (121060, 157460)
[09/05 00:10:56    309s] (I)       Site width          :   620  (dbu)
[09/05 00:10:56    309s] (I)       Row height          :  5040  (dbu)
[09/05 00:10:56    309s] (I)       GCell width         : 20160  (dbu)
[09/05 00:10:56    309s] (I)       GCell height        : 20160  (dbu)
[09/05 00:10:56    309s] (I)       Grid                :    39    43     6
[09/05 00:10:56    309s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:10:56    309s] (I)       Vertical capacity   :     0 20160     0 20160     0 20160
[09/05 00:10:56    309s] (I)       Horizontal capacity :     0     0 20160     0 20160     0
[09/05 00:10:56    309s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:10:56    309s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:10:56    309s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:10:56    309s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:10:56    309s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:10:56    309s] (I)       Num tracks per GCell: 42.00 32.52 36.00 32.52 36.00 21.68
[09/05 00:10:56    309s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:10:56    309s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:10:56    309s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:10:56    309s] (I)       --------------------------------------------------------
[09/05 00:10:56    309s] 
[09/05 00:10:56    309s] [NR-eGR] ============ Routing rule table ============
[09/05 00:10:56    309s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:10:56    309s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:10:56    309s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:10:56    309s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:10:56    309s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:10:56    309s] [NR-eGR] ========================================
[09/05 00:10:56    309s] [NR-eGR] 
[09/05 00:10:56    309s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:10:56    309s] (I)       blocked tracks on layer2 : = 46934 / 54352 (86.35%)
[09/05 00:10:56    309s] (I)       blocked tracks on layer3 : = 50187 / 60021 (83.62%)
[09/05 00:10:56    309s] (I)       blocked tracks on layer4 : = 46934 / 54352 (86.35%)
[09/05 00:10:56    309s] (I)       blocked tracks on layer5 : = 16460 / 60021 (27.42%)
[09/05 00:10:56    309s] (I)       blocked tracks on layer6 : = 10989 / 36249 (30.32%)
[09/05 00:10:56    309s] (I)       After initializing Early Global Route syMemory usage = 1243.3 MB
[09/05 00:10:56    309s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Reset routing kernel
[09/05 00:10:56    309s] (I)       ============= Initialization =============
[09/05 00:10:56    309s] (I)       numLocalWires=572  numGlobalNetBranches=176  numLocalNetBranches=119
[09/05 00:10:56    309s] (I)       totalPins=789  totalGlobalPin=417 (52.85%)
[09/05 00:10:56    309s] (I)       Started Build MST ( Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Generate topology with single threads
[09/05 00:10:56    309s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       total 2D Cap : 99381 = (56575 H, 42806 V)
[09/05 00:10:56    309s] (I)       
[09/05 00:10:56    309s] (I)       ============  Phase 1a Route ============
[09/05 00:10:56    309s] (I)       Started Phase 1a ( Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Started Pattern routing ( Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:10:56    309s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Usage: 618 = (289 H, 329 V) = (0.51% H, 0.77% V) = (5.826e+03um H, 6.633e+03um V)
[09/05 00:10:56    309s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       
[09/05 00:10:56    309s] (I)       ============  Phase 1b Route ============
[09/05 00:10:56    309s] (I)       Started Phase 1b ( Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] (I)       Usage: 618 = (289 H, 329 V) = (0.51% H, 0.77% V) = (5.826e+03um H, 6.633e+03um V)
[09/05 00:10:56    309s] (I)       eGR overflow: 0.00% H + 0.00% V
[09/05 00:10:56    309s] 
[09/05 00:10:56    309s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.34 MB )
[09/05 00:10:56    309s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:10:56    309s] Finished Early Global Route rough congestion estimation: mem = 1243.3M
[09/05 00:10:56    309s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.020, MEM:1243.3M
[09/05 00:10:56    309s] earlyGlobalRoute rough estimation gcell size 4 row height
[09/05 00:10:56    309s] OPERPROF: Starting CDPad at level 1, MEM:1243.3M
[09/05 00:10:56    309s] CDPadU 0.172 -> 0.172. R=0.067, N=207, GS=20.160
[09/05 00:10:56    309s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:1243.3M
[09/05 00:10:56    309s] OPERPROF: Starting npMain at level 1, MEM:1243.3M
[09/05 00:10:56    309s] OPERPROF:   Starting npPlace at level 2, MEM:1243.3M
[09/05 00:10:56    309s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.005, MEM:1244.8M
[09/05 00:10:56    309s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.007, MEM:1244.8M
[09/05 00:10:56    309s] Global placement CDP skipped at cutLevel 7.
[09/05 00:10:56    309s] Iteration  7: Total net bbox = 1.214e+04 (5.64e+03 6.51e+03)
[09/05 00:10:56    309s]               Est.  stn bbox = 1.345e+04 (6.24e+03 7.21e+03)
[09/05 00:10:56    309s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1244.8M
[09/05 00:10:56    309s] nrCritNet: 0.00% ( 0 / 259 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[09/05 00:10:57    309s] nrCritNet: 0.00% ( 0 / 259 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[09/05 00:10:57    309s] Iteration  8: Total net bbox = 1.214e+04 (5.64e+03 6.51e+03)
[09/05 00:10:57    309s]               Est.  stn bbox = 1.345e+04 (6.24e+03 7.21e+03)
[09/05 00:10:57    309s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1266.0M
[09/05 00:10:57    309s] OPERPROF: Starting npMain at level 1, MEM:1266.0M
[09/05 00:10:57    309s] OPERPROF:   Starting npPlace at level 2, MEM:1266.0M
[09/05 00:10:58    311s] Iteration  9: Total net bbox = 1.339e+04 (6.23e+03 7.16e+03)
[09/05 00:10:58    311s]               Est.  stn bbox = 1.465e+04 (6.82e+03 7.84e+03)
[09/05 00:10:58    311s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1268.0M
[09/05 00:10:58    311s] OPERPROF:   Finished npPlace at level 2, CPU:1.070, REAL:1.055, MEM:1268.0M
[09/05 00:10:58    311s] OPERPROF: Finished npMain at level 1, CPU:1.070, REAL:1.059, MEM:1268.0M
[09/05 00:10:58    311s] Iteration 10: Total net bbox = 1.340e+04 (6.22e+03 7.18e+03)
[09/05 00:10:58    311s]               Est.  stn bbox = 1.478e+04 (6.87e+03 7.91e+03)
[09/05 00:10:58    311s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1268.0M
[09/05 00:10:58    311s] Iteration 11: Total net bbox = 1.340e+04 (6.22e+03 7.18e+03)
[09/05 00:10:58    311s]               Est.  stn bbox = 1.478e+04 (6.87e+03 7.91e+03)
[09/05 00:10:58    311s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1268.0M
[09/05 00:10:58    311s] [adp] clock
[09/05 00:10:58    311s] [adp] weight, nr nets, wire length
[09/05 00:10:58    311s] [adp]      0        1  0.000000
[09/05 00:10:58    311s] [adp] data
[09/05 00:10:58    311s] [adp] weight, nr nets, wire length
[09/05 00:10:58    311s] [adp]      0      258  13404.584000
[09/05 00:10:58    311s] [adp] 0.000000|0.000000|0.000000
[09/05 00:10:58    311s] Iteration 12: Total net bbox = 1.340e+04 (6.22e+03 7.18e+03)
[09/05 00:10:58    311s]               Est.  stn bbox = 1.478e+04 (6.87e+03 7.91e+03)
[09/05 00:10:58    311s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1268.0M
[09/05 00:10:58    311s] *** cost = 1.340e+04 (6.22e+03 7.18e+03) (cpu for global=0:00:01.8) real=0:00:03.0***
[09/05 00:10:58    311s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[09/05 00:10:58    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1268.0M
[09/05 00:10:58    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1268.0M
[09/05 00:10:58    311s] Solver runtime cpu: 0:00:01.4 real: 0:00:01.4
[09/05 00:10:58    311s] Core Placement runtime cpu: 0:00:01.5 real: 0:00:02.0
[09/05 00:10:58    311s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/05 00:10:58    311s] Type 'man IMPSP-9025' for more detail.
[09/05 00:10:58    311s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1268.0M
[09/05 00:10:58    311s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1268.0M
[09/05 00:10:58    311s] #spOpts: mergeVia=F 
[09/05 00:10:58    311s] All LLGs are deleted
[09/05 00:10:58    311s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1268.0M
[09/05 00:10:58    311s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1268.0M
[09/05 00:10:58    311s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1268.0M
[09/05 00:10:58    311s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1268.0M
[09/05 00:10:58    311s] Core basic site is core_5040
[09/05 00:10:58    311s] Fast DP-INIT is on for default
[09/05 00:10:58    311s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:10:58    311s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.014, MEM:1284.0M
[09/05 00:10:58    311s] OPERPROF:       Starting CMU at level 4, MEM:1284.0M
[09/05 00:10:58    311s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1284.0M
[09/05 00:10:58    311s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:1284.0M
[09/05 00:10:58    311s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1284.0MB).
[09/05 00:10:58    311s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1284.0M
[09/05 00:10:58    311s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1284.0M
[09/05 00:10:58    311s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20244.1
[09/05 00:10:58    311s] OPERPROF: Starting RefinePlace at level 1, MEM:1284.0M
[09/05 00:10:58    311s] *** Starting refinePlace (0:05:11 mem=1284.0M) ***
[09/05 00:10:58    311s] Total net bbox length = 1.340e+04 (6.224e+03 7.181e+03) (ext = 5.748e+03)
[09/05 00:10:58    311s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:10:58    311s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1284.0M
[09/05 00:10:58    311s] Starting refinePlace ...
[09/05 00:10:58    311s] ** Cut row section cpu time 0:00:00.0.
[09/05 00:10:58    311s]    Spread Effort: high, standalone mode, useDDP on.
[09/05 00:10:58    311s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1284.0MB) @(0:05:11 - 0:05:11).
[09/05 00:10:58    311s] Move report: preRPlace moves 207 insts, mean move: 1.42 um, max move: 2.82 um
[09/05 00:10:58    311s] 	Max move on inst (top1/g3147): (88.17, -36.58) --> (87.88, -39.10)
[09/05 00:10:58    311s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AO12
[09/05 00:10:58    311s] wireLenOptFixPriorityInst 0 inst fixed
[09/05 00:10:58    311s] Placement tweakage begins.
[09/05 00:10:58    311s] wire length = 1.433e+04
[09/05 00:10:58    311s] wire length = 1.413e+04
[09/05 00:10:58    311s] Placement tweakage ends.
[09/05 00:10:58    311s] Move report: tweak moves 23 insts, mean move: 9.01 um, max move: 20.54 um
[09/05 00:10:58    311s] 	Max move on inst (top1/g3190): (32.70, 21.38) --> (17.20, 16.34)
[09/05 00:10:58    311s] 
[09/05 00:10:58    311s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:10:58    311s] Move report: legalization moves 67 insts, mean move: 1.83 um, max move: 7.44 um
[09/05 00:10:58    311s] 	Max move on inst (top1/g3165): (14.72, -23.98) --> (22.16, -23.98)
[09/05 00:10:58    311s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1288.0MB) @(0:05:11 - 0:05:11).
[09/05 00:10:58    311s] Move report: Detail placement moves 207 insts, mean move: 2.83 um, max move: 18.56 um
[09/05 00:10:58    311s] 	Max move on inst (top1/g3190): (32.40, 19.08) --> (16.58, 16.34)
[09/05 00:10:58    311s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1288.0MB
[09/05 00:10:58    311s] Statistics of distance of Instance movement in refine placement:
[09/05 00:10:58    311s]   maximum (X+Y) =        18.56 um
[09/05 00:10:58    311s]   inst (top1/g3190) with max move: (32.401, 19.081) -> (16.58, 16.34)
[09/05 00:10:58    311s]   mean    (X+Y) =         2.83 um
[09/05 00:10:58    311s] Summary Report:
[09/05 00:10:58    311s] Instances move: 207 (out of 207 movable)
[09/05 00:10:58    311s] Instances flipped: 0
[09/05 00:10:58    311s] Mean displacement: 2.83 um
[09/05 00:10:58    311s] Max displacement: 18.56 um (Instance: top1/g3190) (32.401, 19.081) -> (16.58, 16.34)
[09/05 00:10:58    311s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[09/05 00:10:58    311s] Total instances moved : 207
[09/05 00:10:58    311s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.042, MEM:1288.0M
[09/05 00:10:58    311s] Total net bbox length = 1.332e+04 (6.130e+03 7.186e+03) (ext = 5.758e+03)
[09/05 00:10:58    311s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1288.0MB
[09/05 00:10:58    311s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1288.0MB) @(0:05:11 - 0:05:11).
[09/05 00:10:58    311s] *** Finished refinePlace (0:05:11 mem=1288.0M) ***
[09/05 00:10:58    311s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20244.1
[09/05 00:10:58    311s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.045, MEM:1288.0M
[09/05 00:10:58    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1288.0M
[09/05 00:10:58    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1288.0M
[09/05 00:10:58    311s] All LLGs are deleted
[09/05 00:10:58    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1288.0M
[09/05 00:10:58    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1288.0M
[09/05 00:10:58    311s] *** End of Placement (cpu=0:00:10.3, real=0:00:12.0, mem=1288.0M) ***
[09/05 00:10:58    311s] #spOpts: mergeVia=F 
[09/05 00:10:58    311s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1288.0M
[09/05 00:10:58    311s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1288.0M
[09/05 00:10:58    311s] Core basic site is core_5040
[09/05 00:10:58    311s] Fast DP-INIT is on for default
[09/05 00:10:58    311s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:10:58    311s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1288.0M
[09/05 00:10:58    311s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1288.0M
[09/05 00:10:58    311s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1288.0M
[09/05 00:10:58    311s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1288.0M
[09/05 00:10:58    311s] default core: bins with density > 0.750 =  0.00 % ( 0 / 35 )
[09/05 00:10:58    311s] Density distribution unevenness ratio = 65.625%
[09/05 00:10:58    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1288.0M
[09/05 00:10:58    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1288.0M
[09/05 00:10:58    311s] All LLGs are deleted
[09/05 00:10:58    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1288.0M
[09/05 00:10:58    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1288.0M
[09/05 00:10:58    311s] *** Free Virtual Timing Model ...(mem=1288.0M)
[09/05 00:10:58    311s] **INFO: Enable pre-place timing setting for timing analysis
[09/05 00:10:58    311s] Set Using Default Delay Limit as 101.
[09/05 00:10:58    311s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/05 00:10:58    311s] Set Default Net Delay as 0 ps.
[09/05 00:10:58    311s] Set Default Net Load as 0 pF. 
[09/05 00:10:58    311s] **INFO: Analyzing IO path groups for slack adjustment
[09/05 00:10:58    311s] Effort level <high> specified for reg2reg_tmp.20244 path_group
[09/05 00:10:58    311s] #################################################################################
[09/05 00:10:58    311s] # Design Stage: PreRoute
[09/05 00:10:58    311s] # Design Name: alu_top_module
[09/05 00:10:58    311s] # Design Mode: 90nm
[09/05 00:10:58    311s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:10:58    311s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:10:58    311s] # Signoff Settings: SI Off 
[09/05 00:10:58    311s] #################################################################################
[09/05 00:10:58    311s] Calculate delays in BcWc mode...
[09/05 00:10:58    311s] Topological Sorting (REAL = 0:00:00.0, MEM = 1271.8M, InitMEM = 1271.8M)
[09/05 00:10:58    311s] Start delay calculation (fullDC) (1 T). (MEM=1271.81)
[09/05 00:10:58    311s] End AAE Lib Interpolated Model. (MEM=1288.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:10:58    311s] Total number of fetched objects 259
[09/05 00:10:58    311s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:10:58    311s] End delay calculation. (MEM=1303.7 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:10:58    311s] End delay calculation (fullDC). (MEM=1303.7 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:10:58    311s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1303.7M) ***
[09/05 00:10:58    311s] **INFO: Disable pre-place timing setting for timing analysis
[09/05 00:10:58    311s] Set Using Default Delay Limit as 1000.
[09/05 00:10:58    311s] Set Default Net Delay as 1000 ps.
[09/05 00:10:58    311s] Set Default Net Load as 0.5 pF. 
[09/05 00:10:58    311s] Info: Disable timing driven in postCTS congRepair.
[09/05 00:10:58    311s] 
[09/05 00:10:58    311s] Starting congRepair ...
[09/05 00:10:58    311s] User Input Parameters:
[09/05 00:10:58    311s] - Congestion Driven    : On
[09/05 00:10:58    311s] - Timing Driven        : Off
[09/05 00:10:58    311s] - Area-Violation Based : On
[09/05 00:10:58    311s] - Start Rollback Level : -5
[09/05 00:10:58    311s] - Legalized            : On
[09/05 00:10:58    311s] - Window Based         : Off
[09/05 00:10:58    311s] - eDen incr mode       : Off
[09/05 00:10:58    311s] - Small incr mode      : Off
[09/05 00:10:58    311s] 
[09/05 00:10:58    311s] Collecting buffer chain nets ...
[09/05 00:10:58    311s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1289.5M
[09/05 00:10:58    311s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:1289.5M
[09/05 00:10:58    311s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1289.5M
[09/05 00:10:58    311s] Starting Early Global Route congestion estimation: mem = 1289.5M
[09/05 00:10:58    311s] (I)       Started Loading and Dumping File ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Reading DB...
[09/05 00:10:58    311s] (I)       Read data from FE... (mem=1289.5M)
[09/05 00:10:58    311s] (I)       Read nodes and places... (mem=1289.5M)
[09/05 00:10:58    311s] (I)       Done Read nodes and places (cpu=0.000s, mem=1289.5M)
[09/05 00:10:58    311s] (I)       Read nets... (mem=1289.5M)
[09/05 00:10:58    311s] (I)       Done Read nets (cpu=0.000s, mem=1289.5M)
[09/05 00:10:58    311s] (I)       Done Read data from FE (cpu=0.000s, mem=1289.5M)
[09/05 00:10:58    311s] (I)       before initializing RouteDB syMemory usage = 1289.5 MB
[09/05 00:10:58    311s] (I)       == Non-default Options ==
[09/05 00:10:58    311s] (I)       Maximum routing layer                              : 6
[09/05 00:10:58    311s] (I)       Use non-blocking free Dbs wires                    : false
[09/05 00:10:58    311s] (I)       Counted 696 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:10:58    311s] (I)       Use row-based GCell size
[09/05 00:10:58    311s] (I)       GCell unit size  : 5040
[09/05 00:10:58    311s] (I)       GCell multiplier : 1
[09/05 00:10:58    311s] (I)       build grid graph
[09/05 00:10:58    311s] (I)       build grid graph start
[09/05 00:10:58    311s] [NR-eGR] Track table information for default rule: 
[09/05 00:10:58    311s] [NR-eGR] metal1 has no routable track
[09/05 00:10:58    311s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:10:58    311s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:10:58    311s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:10:58    311s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:10:58    311s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:10:58    311s] (I)       build grid graph end
[09/05 00:10:58    311s] (I)       ===========================================================================
[09/05 00:10:58    311s] (I)       == Report All Rule Vias ==
[09/05 00:10:58    311s] (I)       ===========================================================================
[09/05 00:10:58    311s] (I)        Via Rule : (Default)
[09/05 00:10:58    311s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:10:58    311s] (I)       ---------------------------------------------------------------------------
[09/05 00:10:58    311s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:10:58    311s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:10:58    311s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:10:58    311s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:10:58    311s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:10:58    311s] (I)       ===========================================================================
[09/05 00:10:58    311s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Num PG vias on layer 2 : 0
[09/05 00:10:58    311s] (I)       Num PG vias on layer 3 : 0
[09/05 00:10:58    311s] (I)       Num PG vias on layer 4 : 0
[09/05 00:10:58    311s] (I)       Num PG vias on layer 5 : 0
[09/05 00:10:58    311s] (I)       Num PG vias on layer 6 : 0
[09/05 00:10:58    311s] [NR-eGR] Read 1164 PG shapes
[09/05 00:10:58    311s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:10:58    311s] [NR-eGR] #Instance Blockages : 624
[09/05 00:10:58    311s] [NR-eGR] #PG Blockages       : 1164
[09/05 00:10:58    311s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:10:58    311s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:10:58    311s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:10:58    311s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:10:58    311s] (I)       readDataFromPlaceDB
[09/05 00:10:58    311s] (I)       Read net information..
[09/05 00:10:58    311s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:10:58    311s] (I)       Read testcase time = 0.000 seconds
[09/05 00:10:58    311s] 
[09/05 00:10:58    311s] (I)       early_global_route_priority property id does not exist.
[09/05 00:10:58    311s] (I)       Start initializing grid graph
[09/05 00:10:58    311s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:10:58    311s] (I)       End initializing grid graph
[09/05 00:10:58    311s] (I)       Model blockages into capacity
[09/05 00:10:58    311s] (I)       Read Num Blocks=2630  Num Prerouted Wires=0  Num CS=0
[09/05 00:10:58    311s] (I)       Started Modeling ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Layer 1 (V) : #blockages 862 : #preroutes 0
[09/05 00:10:58    311s] (I)       Layer 2 (H) : #blockages 854 : #preroutes 0
[09/05 00:10:58    311s] (I)       Layer 3 (V) : #blockages 418 : #preroutes 0
[09/05 00:10:58    311s] (I)       Layer 4 (H) : #blockages 304 : #preroutes 0
[09/05 00:10:58    311s] (I)       Layer 5 (V) : #blockages 192 : #preroutes 0
[09/05 00:10:58    311s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       -- layer congestion ratio --
[09/05 00:10:58    311s] (I)       Layer 1 : 0.100000
[09/05 00:10:58    311s] (I)       Layer 2 : 0.700000
[09/05 00:10:58    311s] (I)       Layer 3 : 0.700000
[09/05 00:10:58    311s] (I)       Layer 4 : 0.700000
[09/05 00:10:58    311s] (I)       Layer 5 : 0.700000
[09/05 00:10:58    311s] (I)       Layer 6 : 0.700000
[09/05 00:10:58    311s] (I)       ----------------------------
[09/05 00:10:58    311s] (I)       Number of ignored nets = 0
[09/05 00:10:58    311s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:10:58    311s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:10:58    311s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:10:58    311s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:10:58    311s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:10:58    311s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:10:58    311s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:10:58    311s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:10:58    311s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:10:58    311s] (I)       Before initializing Early Global Route syMemory usage = 1289.5 MB
[09/05 00:10:58    311s] (I)       Ndr track 0 does not exist
[09/05 00:10:58    311s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:10:58    311s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:10:58    311s] (I)       Core area           : (-121060, -160060) - (121060, 157460)
[09/05 00:10:58    311s] (I)       Site width          :   620  (dbu)
[09/05 00:10:58    311s] (I)       Row height          :  5040  (dbu)
[09/05 00:10:58    311s] (I)       GCell width         :  5040  (dbu)
[09/05 00:10:58    311s] (I)       GCell height        :  5040  (dbu)
[09/05 00:10:58    311s] (I)       Grid                :   155   171     6
[09/05 00:10:58    311s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:10:58    311s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:10:58    311s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:10:58    311s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:10:58    311s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:10:58    311s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:10:58    311s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:10:58    311s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:10:58    311s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:10:58    311s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:10:58    311s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:10:58    311s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:10:58    311s] (I)       --------------------------------------------------------
[09/05 00:10:58    311s] 
[09/05 00:10:58    311s] [NR-eGR] ============ Routing rule table ============
[09/05 00:10:58    311s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:10:58    311s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:10:58    311s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:10:58    311s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:10:58    311s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:10:58    311s] [NR-eGR] ========================================
[09/05 00:10:58    311s] [NR-eGR] 
[09/05 00:10:58    311s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:10:58    311s] (I)       blocked tracks on layer2 : = 184918 / 216144 (85.55%)
[09/05 00:10:58    311s] (I)       blocked tracks on layer3 : = 197038 / 238545 (82.60%)
[09/05 00:10:58    311s] (I)       blocked tracks on layer4 : = 184918 / 216144 (85.55%)
[09/05 00:10:58    311s] (I)       blocked tracks on layer5 : = 58083 / 238545 (24.35%)
[09/05 00:10:58    311s] (I)       blocked tracks on layer6 : = 40009 / 144153 (27.75%)
[09/05 00:10:58    311s] (I)       After initializing Early Global Route syMemory usage = 1289.5 MB
[09/05 00:10:58    311s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Reset routing kernel
[09/05 00:10:58    311s] (I)       Started Global Routing ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       ============= Initialization =============
[09/05 00:10:58    311s] (I)       totalPins=789  totalGlobalPin=761 (96.45%)
[09/05 00:10:58    311s] (I)       Started Net group 1 ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Started Build MST ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Generate topology with single threads
[09/05 00:10:58    311s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       total 2D Cap : 394153 = (224507 H, 169646 V)
[09/05 00:10:58    311s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:10:58    311s] (I)       
[09/05 00:10:58    311s] (I)       ============  Phase 1a Route ============
[09/05 00:10:58    311s] (I)       Started Phase 1a ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Started Pattern routing ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:10:58    311s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:10:58    311s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       
[09/05 00:10:58    311s] (I)       ============  Phase 1b Route ============
[09/05 00:10:58    311s] (I)       Started Phase 1b ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Started Monotonic routing ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:10:58    311s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.381968e+04um
[09/05 00:10:58    311s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       
[09/05 00:10:58    311s] (I)       ============  Phase 1c Route ============
[09/05 00:10:58    311s] (I)       Started Phase 1c ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:10:58    311s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       
[09/05 00:10:58    311s] (I)       ============  Phase 1d Route ============
[09/05 00:10:58    311s] (I)       Started Phase 1d ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:10:58    311s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       
[09/05 00:10:58    311s] (I)       ============  Phase 1e Route ============
[09/05 00:10:58    311s] (I)       Started Phase 1e ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Started Route legalization ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:10:58    311s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.381968e+04um
[09/05 00:10:58    311s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Started Layer assignment ( Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[09/05 00:10:58    311s] (I)       Running layer assignment with 1 threads
[09/05 00:10:58    311s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] (I)       
[09/05 00:10:58    311s] (I)       ============  Phase 1l Route ============
[09/05 00:10:58    311s] (I)       Started Phase 1l ( Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] (I)       
[09/05 00:10:58    311s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:10:58    311s] [NR-eGR]                        OverCon            
[09/05 00:10:58    311s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:10:58    311s] [NR-eGR]       Layer                (1)    OverCon 
[09/05 00:10:58    311s] [NR-eGR] ----------------------------------------------
[09/05 00:10:58    311s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:10:58    311s] [NR-eGR]  metal2  (2)         3( 0.05%)   ( 0.05%) 
[09/05 00:10:58    311s] [NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[09/05 00:10:58    311s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:10:58    311s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:10:58    311s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:10:58    311s] [NR-eGR] ----------------------------------------------
[09/05 00:10:58    311s] [NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[09/05 00:10:58    311s] [NR-eGR] 
[09/05 00:10:58    311s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] (I)       total 2D Cap : 394981 = (224941 H, 170040 V)
[09/05 00:10:58    311s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:10:58    311s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:10:58    311s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1299.5M
[09/05 00:10:58    311s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.040, MEM:1299.5M
[09/05 00:10:58    311s] OPERPROF: Starting HotSpotCal at level 1, MEM:1299.5M
[09/05 00:10:58    311s] [hotspot] +------------+---------------+---------------+
[09/05 00:10:58    311s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:10:58    311s] [hotspot] +------------+---------------+---------------+
[09/05 00:10:58    311s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:10:58    311s] [hotspot] +------------+---------------+---------------+
[09/05 00:10:58    311s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:10:58    311s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:10:58    311s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1299.5M
[09/05 00:10:58    311s] Skipped repairing congestion.
[09/05 00:10:58    311s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1299.5M
[09/05 00:10:58    311s] Starting Early Global Route wiring: mem = 1299.5M
[09/05 00:10:58    311s] (I)       ============= track Assignment ============
[09/05 00:10:58    311s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] (I)       Started Track Assignment ( Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[09/05 00:10:58    311s] (I)       Running track assignment with 1 threads
[09/05 00:10:58    311s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] (I)       Run Multi-thread track assignment
[09/05 00:10:58    311s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] [NR-eGR] Started Export DB wires ( Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] [NR-eGR] Started Export all nets ( Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] [NR-eGR] Started Set wire vias ( Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[09/05 00:10:58    311s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:10:58    311s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[09/05 00:10:58    311s] [NR-eGR] metal2  (2V) length: 6.022800e+03um, number of vias: 1125
[09/05 00:10:58    311s] [NR-eGR] metal3  (3H) length: 6.451070e+03um, number of vias: 88
[09/05 00:10:58    311s] [NR-eGR] metal4  (4V) length: 1.649200e+03um, number of vias: 5
[09/05 00:10:58    311s] [NR-eGR] metal5  (5H) length: 2.046000e+01um, number of vias: 0
[09/05 00:10:58    311s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[09/05 00:10:58    311s] [NR-eGR] Total length: 1.414353e+04um, number of vias: 1976
[09/05 00:10:58    311s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:10:58    311s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/05 00:10:58    311s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:10:58    311s] Early Global Route wiring runtime: 0.03 seconds, mem = 1299.5M
[09/05 00:10:58    311s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.022, MEM:1299.5M
[09/05 00:10:58    311s] Tdgp not successfully inited but do clear! skip clearing
[09/05 00:10:58    311s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/05 00:10:58    311s] *** Finishing placeDesign default flow ***
[09/05 00:10:58    311s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 1201.5M **
[09/05 00:10:58    311s] Tdgp not successfully inited but do clear! skip clearing
[09/05 00:10:58    311s] 
[09/05 00:10:58    311s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:10:58    311s] Severity  ID               Count  Summary                                  
[09/05 00:10:58    311s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[09/05 00:10:58    311s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/05 00:10:58    311s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/05 00:10:58    311s] *** Message Summary: 7 warning(s), 0 error(s)
[09/05 00:10:58    311s] 
[09/05 00:11:34    317s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/05 00:11:34    317s] <CMD> optDesign -preCTS
[09/05 00:11:34    317s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 909.1M, totSessionCpu=0:05:18 **
[09/05 00:11:34    317s] Executing: place_opt_design -opt
[09/05 00:11:34    318s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/05 00:11:34    318s] *** Starting GigaPlace ***
[09/05 00:11:34    318s] **INFO: User settings:
[09/05 00:11:34    318s] setExtractRCMode -engine                   preRoute
[09/05 00:11:34    318s] setDelayCalMode -engine                    aae
[09/05 00:11:34    318s] setDelayCalMode -ignoreNetLoad             false
[09/05 00:11:34    318s] setOptMode -fixCap                         true
[09/05 00:11:34    318s] setOptMode -fixFanoutLoad                  false
[09/05 00:11:34    318s] setOptMode -fixTran                        true
[09/05 00:11:34    318s] setPlaceMode -place_design_floorplan_mode  false
[09/05 00:11:34    318s] setAnalysisMode -clkSrcPath                true
[09/05 00:11:34    318s] setAnalysisMode -clockPropagation          sdcControl
[09/05 00:11:34    318s] setAnalysisMode -virtualIPO                false
[09/05 00:11:34    318s] 
[09/05 00:11:34    318s] #optDebug: fT-E <X 2 3 1 0>
[09/05 00:11:34    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:1203.3M
[09/05 00:11:34    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1203.2M
[09/05 00:11:34    318s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1203.2M
[09/05 00:11:34    318s] Core basic site is core_5040
[09/05 00:11:34    318s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:11:34    318s] SiteArray: use 131,072 bytes
[09/05 00:11:34    318s] SiteArray: current memory after site array memory allocation 1225.3M
[09/05 00:11:34    318s] SiteArray: FP blocked sites are writable
[09/05 00:11:34    318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:11:34    318s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF:     Starting CMU at level 3, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1225.3M
[09/05 00:11:34    318s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1225.3MB).
[09/05 00:11:34    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1225.3M
[09/05 00:11:34    318s] All LLGs are deleted
[09/05 00:11:34    318s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1225.3M
[09/05 00:11:34    318s] VSMManager cleared!
[09/05 00:11:34    318s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 910.1M, totSessionCpu=0:05:18 **
[09/05 00:11:34    318s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:11:34    318s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:34    318s] GigaOpt running with 1 threads.
[09/05 00:11:34    318s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:11:34    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:1225.3M
[09/05 00:11:34    318s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:11:34    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1225.3M
[09/05 00:11:34    318s] Core basic site is core_5040
[09/05 00:11:34    318s] Fast DP-INIT is on for default
[09/05 00:11:34    318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:11:34    318s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF:     Starting CMU at level 3, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1225.3M
[09/05 00:11:34    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1225.3M
[09/05 00:11:34    318s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1225.3MB).
[09/05 00:11:34    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1225.3M
[09/05 00:11:34    318s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:34    318s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:34    318s] LayerId::1 widthSet size::1
[09/05 00:11:34    318s] LayerId::2 widthSet size::1
[09/05 00:11:34    318s] LayerId::3 widthSet size::1
[09/05 00:11:34    318s] LayerId::4 widthSet size::1
[09/05 00:11:34    318s] LayerId::5 widthSet size::1
[09/05 00:11:34    318s] LayerId::6 widthSet size::1
[09/05 00:11:34    318s] Updating RC grid for preRoute extraction ...
[09/05 00:11:34    318s] Initializing multi-corner resistance tables ...
[09/05 00:11:34    318s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:34    318s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:11:34    318s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.118051 ; aWlH: 0.000000 ; Pmax: 0.818000 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:11:34    318s] 
[09/05 00:11:34    318s] Creating Lib Analyzer ...
[09/05 00:11:34    318s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:35    318s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:11:35    318s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:11:35    318s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:11:35    318s] 
[09/05 00:11:35    318s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:11:37    320s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:21 mem=1231.3M
[09/05 00:11:37    320s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:21 mem=1231.3M
[09/05 00:11:37    320s] Creating Lib Analyzer, finished. 
[09/05 00:11:37    320s] #optDebug: fT-S <1 2 3 1 0>
[09/05 00:11:37    320s] Setting timing_disable_library_data_to_data_checks to 'true'.
[09/05 00:11:37    320s] Setting timing_disable_user_data_to_data_checks to 'true'.
[09/05 00:11:37    320s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:11:37    320s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:11:37    320s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:11:37    320s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:11:37    320s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:11:37    320s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:11:37    320s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:11:37    320s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:11:37    320s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:11:37    320s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:11:37    320s] 	...
[09/05 00:11:37    320s] 	Reporting only the 20 first cells found...
[09/05 00:11:37    320s] 
[09/05 00:11:37    320s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 916.2M, totSessionCpu=0:05:21 **
[09/05 00:11:37    320s] *** optDesign -preCTS ***
[09/05 00:11:37    320s] DRC Margin: user margin 0.0; extra margin 0.2
[09/05 00:11:37    320s] Setup Target Slack: user slack 0; extra slack 0.0
[09/05 00:11:37    320s] Hold Target Slack: user slack 0
[09/05 00:11:37    320s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[09/05 00:11:37    320s] Type 'man IMPOPT-3195' for more detail.
[09/05 00:11:37    320s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1231.3M
[09/05 00:11:37    320s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1231.3M
[09/05 00:11:37    320s] Deleting Cell Server ...
[09/05 00:11:37    320s] Deleting Lib Analyzer.
[09/05 00:11:37    320s] Multi-VT timing optimization disabled based on library information.
[09/05 00:11:37    320s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:11:37    320s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:11:37    320s] Summary for sequential cells identification: 
[09/05 00:11:37    320s]   Identified SBFF number: 42
[09/05 00:11:37    320s]   Identified MBFF number: 0
[09/05 00:11:37    320s]   Identified SB Latch number: 0
[09/05 00:11:37    320s]   Identified MB Latch number: 0
[09/05 00:11:37    320s]   Not identified SBFF number: 10
[09/05 00:11:37    320s]   Not identified MBFF number: 0
[09/05 00:11:37    320s]   Not identified SB Latch number: 0
[09/05 00:11:37    320s]   Not identified MB Latch number: 0
[09/05 00:11:37    320s]   Number of sequential cells which are not FFs: 27
[09/05 00:11:37    320s]  Visiting view : setup
[09/05 00:11:37    320s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:11:37    320s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:11:37    320s]  Visiting view : hold
[09/05 00:11:37    320s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:11:37    320s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:11:37    320s]  Setting StdDelay to 53.60
[09/05 00:11:37    320s] Creating Cell Server, finished. 
[09/05 00:11:37    320s] 
[09/05 00:11:37    320s] Deleting Cell Server ...
[09/05 00:11:37    320s] 
[09/05 00:11:37    320s] Creating Lib Analyzer ...
[09/05 00:11:37    320s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:11:37    320s] Summary for sequential cells identification: 
[09/05 00:11:37    320s]   Identified SBFF number: 42
[09/05 00:11:37    320s]   Identified MBFF number: 0
[09/05 00:11:37    320s]   Identified SB Latch number: 0
[09/05 00:11:37    320s]   Identified MB Latch number: 0
[09/05 00:11:37    320s]   Not identified SBFF number: 10
[09/05 00:11:37    320s]   Not identified MBFF number: 0
[09/05 00:11:37    320s]   Not identified SB Latch number: 0
[09/05 00:11:37    320s]   Not identified MB Latch number: 0
[09/05 00:11:37    320s]   Number of sequential cells which are not FFs: 27
[09/05 00:11:37    320s]  Visiting view : setup
[09/05 00:11:37    320s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:11:37    320s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:11:37    320s]  Visiting view : hold
[09/05 00:11:37    320s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:11:37    320s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:11:37    320s]  Setting StdDelay to 53.60
[09/05 00:11:37    320s] Creating Cell Server, finished. 
[09/05 00:11:37    320s] 
[09/05 00:11:37    320s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:37    320s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:11:37    320s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:11:37    320s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:11:37    320s] 
[09/05 00:11:37    320s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:11:39    323s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:23 mem=1231.3M
[09/05 00:11:40    323s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:23 mem=1231.3M
[09/05 00:11:40    323s] Creating Lib Analyzer, finished. 
[09/05 00:11:40    323s] All LLGs are deleted
[09/05 00:11:40    323s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1231.3M
[09/05 00:11:40    323s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1231.3M
[09/05 00:11:40    323s] ### Creating LA Mngr. totSessionCpu=0:05:23 mem=1231.3M
[09/05 00:11:40    323s] ### Creating LA Mngr, finished. totSessionCpu=0:05:23 mem=1231.3M
[09/05 00:11:40    323s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Loading and Dumping File ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Reading DB...
[09/05 00:11:40    323s] (I)       Read data from FE... (mem=1231.3M)
[09/05 00:11:40    323s] (I)       Read nodes and places... (mem=1231.3M)
[09/05 00:11:40    323s] (I)       Number of ignored instance 0
[09/05 00:11:40    323s] (I)       Number of inbound cells 40
[09/05 00:11:40    323s] (I)       numMoveCells=207, numMacros=42  numPads=31  numMultiRowHeightInsts=0
[09/05 00:11:40    323s] (I)       cell height: 5040, count: 207
[09/05 00:11:40    323s] (I)       Done Read nodes and places (cpu=0.000s, mem=1231.3M)
[09/05 00:11:40    323s] (I)       Read nets... (mem=1231.3M)
[09/05 00:11:40    323s] (I)       Number of nets = 259 ( 0 ignored )
[09/05 00:11:40    323s] (I)       Done Read nets (cpu=0.000s, mem=1231.3M)
[09/05 00:11:40    323s] (I)       Read rows... (mem=1231.3M)
[09/05 00:11:40    323s] (I)       rowRegion is not equal to core box, resetting core box
[09/05 00:11:40    323s] (I)       rowRegion : (-121060, -160060) - (120740, 157460)
[09/05 00:11:40    323s] (I)       coreBox   : (-121060, -160060) - (121060, 157460)
[09/05 00:11:40    323s] (I)       Done Read rows (cpu=0.000s, mem=1231.3M)
[09/05 00:11:40    323s] (I)       Identified Clock instances: Flop 10, Clock buffer/inverter 0, Gate 0, Logic 0
[09/05 00:11:40    323s] (I)       Read module constraints... (mem=1231.3M)
[09/05 00:11:40    323s] (I)       Done Read module constraints (cpu=0.000s, mem=1231.3M)
[09/05 00:11:40    323s] (I)       Done Read data from FE (cpu=0.000s, mem=1231.3M)
[09/05 00:11:40    323s] (I)       before initializing RouteDB syMemory usage = 1231.3 MB
[09/05 00:11:40    323s] (I)       == Non-default Options ==
[09/05 00:11:40    323s] (I)       Maximum routing layer                              : 6
[09/05 00:11:40    323s] (I)       Buffering-aware routing                            : true
[09/05 00:11:40    323s] (I)       Spread congestion away from blockages              : true
[09/05 00:11:40    323s] (I)       Overflow penalty cost                              : 10
[09/05 00:11:40    323s] (I)       Punch through distance                             : 5886.160000
[09/05 00:11:40    323s] (I)       Source-to-sink ratio                               : 0.300000
[09/05 00:11:40    323s] (I)       Counted 696 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:11:40    323s] (I)       Use row-based GCell size
[09/05 00:11:40    323s] (I)       GCell unit size  : 5040
[09/05 00:11:40    323s] (I)       GCell multiplier : 1
[09/05 00:11:40    323s] (I)       build grid graph
[09/05 00:11:40    323s] (I)       build grid graph start
[09/05 00:11:40    323s] [NR-eGR] Track table information for default rule: 
[09/05 00:11:40    323s] [NR-eGR] metal1 has no routable track
[09/05 00:11:40    323s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:11:40    323s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:11:40    323s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:11:40    323s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:11:40    323s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:11:40    323s] (I)       build grid graph end
[09/05 00:11:40    323s] (I)       ===========================================================================
[09/05 00:11:40    323s] (I)       == Report All Rule Vias ==
[09/05 00:11:40    323s] (I)       ===========================================================================
[09/05 00:11:40    323s] (I)        Via Rule : (Default)
[09/05 00:11:40    323s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:11:40    323s] (I)       ---------------------------------------------------------------------------
[09/05 00:11:40    323s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:11:40    323s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:11:40    323s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:11:40    323s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:11:40    323s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:11:40    323s] (I)       ===========================================================================
[09/05 00:11:40    323s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Num PG vias on layer 2 : 0
[09/05 00:11:40    323s] (I)       Num PG vias on layer 3 : 0
[09/05 00:11:40    323s] (I)       Num PG vias on layer 4 : 0
[09/05 00:11:40    323s] (I)       Num PG vias on layer 5 : 0
[09/05 00:11:40    323s] (I)       Num PG vias on layer 6 : 0
[09/05 00:11:40    323s] [NR-eGR] Read 1164 PG shapes
[09/05 00:11:40    323s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:11:40    323s] [NR-eGR] #Instance Blockages : 624
[09/05 00:11:40    323s] [NR-eGR] #PG Blockages       : 1164
[09/05 00:11:40    323s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:11:40    323s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:11:40    323s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:11:40    323s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:11:40    323s] (I)       readDataFromPlaceDB
[09/05 00:11:40    323s] (I)       Read net information..
[09/05 00:11:40    323s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:11:40    323s] (I)       Read testcase time = 0.000 seconds
[09/05 00:11:40    323s] 
[09/05 00:11:40    323s] (I)       early_global_route_priority property id does not exist.
[09/05 00:11:40    323s] (I)       Start initializing grid graph
[09/05 00:11:40    323s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:11:40    323s] (I)       End initializing grid graph
[09/05 00:11:40    323s] (I)       Model blockages into capacity
[09/05 00:11:40    323s] (I)       Read Num Blocks=2630  Num Prerouted Wires=0  Num CS=0
[09/05 00:11:40    323s] (I)       Started Modeling ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Layer 1 (V) : #blockages 862 : #preroutes 0
[09/05 00:11:40    323s] (I)       Layer 2 (H) : #blockages 854 : #preroutes 0
[09/05 00:11:40    323s] (I)       Layer 3 (V) : #blockages 418 : #preroutes 0
[09/05 00:11:40    323s] (I)       Layer 4 (H) : #blockages 304 : #preroutes 0
[09/05 00:11:40    323s] (I)       Layer 5 (V) : #blockages 192 : #preroutes 0
[09/05 00:11:40    323s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       -- layer congestion ratio --
[09/05 00:11:40    323s] (I)       Layer 1 : 0.100000
[09/05 00:11:40    323s] (I)       Layer 2 : 0.700000
[09/05 00:11:40    323s] (I)       Layer 3 : 0.700000
[09/05 00:11:40    323s] (I)       Layer 4 : 0.700000
[09/05 00:11:40    323s] (I)       Layer 5 : 0.700000
[09/05 00:11:40    323s] (I)       Layer 6 : 0.700000
[09/05 00:11:40    323s] (I)       ----------------------------
[09/05 00:11:40    323s] (I)       Number of ignored nets = 0
[09/05 00:11:40    323s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:11:40    323s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:11:40    323s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:11:40    323s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:11:40    323s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:11:40    323s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:11:40    323s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:11:40    323s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:11:40    323s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:11:40    323s] (I)       Constructing bin map
[09/05 00:11:40    323s] (I)       Initialize bin information with width=10080 height=10080
[09/05 00:11:40    323s] (I)       Done constructing bin map
[09/05 00:11:40    323s] (I)       Before initializing Early Global Route syMemory usage = 1231.3 MB
[09/05 00:11:40    323s] (I)       Ndr track 0 does not exist
[09/05 00:11:40    323s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:11:40    323s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:11:40    323s] (I)       Core area           : (-121060, -160060) - (120740, 157460)
[09/05 00:11:40    323s] (I)       Site width          :   620  (dbu)
[09/05 00:11:40    323s] (I)       Row height          :  5040  (dbu)
[09/05 00:11:40    323s] (I)       GCell width         :  5040  (dbu)
[09/05 00:11:40    323s] (I)       GCell height        :  5040  (dbu)
[09/05 00:11:40    323s] (I)       Grid                :   155   171     6
[09/05 00:11:40    323s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:11:40    323s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:11:40    323s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:11:40    323s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:11:40    323s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:11:40    323s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:11:40    323s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:11:40    323s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:11:40    323s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:11:40    323s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:11:40    323s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:11:40    323s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:11:40    323s] (I)       --------------------------------------------------------
[09/05 00:11:40    323s] 
[09/05 00:11:40    323s] [NR-eGR] ============ Routing rule table ============
[09/05 00:11:40    323s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:11:40    323s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:11:40    323s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:11:40    323s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:11:40    323s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:11:40    323s] [NR-eGR] ========================================
[09/05 00:11:40    323s] [NR-eGR] 
[09/05 00:11:40    323s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:11:40    323s] (I)       blocked tracks on layer2 : = 184918 / 216144 (85.55%)
[09/05 00:11:40    323s] (I)       blocked tracks on layer3 : = 197038 / 238545 (82.60%)
[09/05 00:11:40    323s] (I)       blocked tracks on layer4 : = 184918 / 216144 (85.55%)
[09/05 00:11:40    323s] (I)       blocked tracks on layer5 : = 58083 / 238545 (24.35%)
[09/05 00:11:40    323s] (I)       blocked tracks on layer6 : = 40009 / 144153 (27.75%)
[09/05 00:11:40    323s] (I)       After initializing Early Global Route syMemory usage = 1231.3 MB
[09/05 00:11:40    323s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Reset routing kernel
[09/05 00:11:40    323s] (I)       Started Global Routing ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       ============= Initialization =============
[09/05 00:11:40    323s] (I)       totalPins=789  totalGlobalPin=761 (96.45%)
[09/05 00:11:40    323s] (I)       Started Net group 1 ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Build MST ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Generate topology with single threads
[09/05 00:11:40    323s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       total 2D Cap : 394153 = (224507 H, 169646 V)
[09/05 00:11:40    323s] (I)       #blocked areas for congestion spreading : 12
[09/05 00:11:40    323s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:11:40    323s] (I)       
[09/05 00:11:40    323s] (I)       ============  Phase 1a Route ============
[09/05 00:11:40    323s] (I)       Started Phase 1a ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Pattern routing ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:11:40    323s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Usage: 2744 = (1267 H, 1477 V) = (0.56% H, 0.87% V) = (6.386e+03um H, 7.444e+03um V)
[09/05 00:11:40    323s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       
[09/05 00:11:40    323s] (I)       ============  Phase 1b Route ============
[09/05 00:11:40    323s] (I)       Started Phase 1b ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Monotonic routing ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Usage: 2744 = (1267 H, 1477 V) = (0.56% H, 0.87% V) = (6.386e+03um H, 7.444e+03um V)
[09/05 00:11:40    323s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.382976e+04um
[09/05 00:11:40    323s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       
[09/05 00:11:40    323s] (I)       ============  Phase 1c Route ============
[09/05 00:11:40    323s] (I)       Started Phase 1c ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Usage: 2744 = (1267 H, 1477 V) = (0.56% H, 0.87% V) = (6.386e+03um H, 7.444e+03um V)
[09/05 00:11:40    323s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       
[09/05 00:11:40    323s] (I)       ============  Phase 1d Route ============
[09/05 00:11:40    323s] (I)       Started Phase 1d ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Usage: 2744 = (1267 H, 1477 V) = (0.56% H, 0.87% V) = (6.386e+03um H, 7.444e+03um V)
[09/05 00:11:40    323s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       
[09/05 00:11:40    323s] (I)       ============  Phase 1e Route ============
[09/05 00:11:40    323s] (I)       Started Phase 1e ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Route legalization ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Usage: 2744 = (1267 H, 1477 V) = (0.56% H, 0.87% V) = (6.386e+03um H, 7.444e+03um V)
[09/05 00:11:40    323s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.382976e+04um
[09/05 00:11:40    323s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Layer assignment ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Running layer assignment with 1 threads
[09/05 00:11:40    323s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       
[09/05 00:11:40    323s] (I)       ============  Phase 1l Route ============
[09/05 00:11:40    323s] (I)       Started Phase 1l ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       
[09/05 00:11:40    323s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:11:40    323s] [NR-eGR]                        OverCon            
[09/05 00:11:40    323s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:11:40    323s] [NR-eGR]       Layer                (1)    OverCon 
[09/05 00:11:40    323s] [NR-eGR] ----------------------------------------------
[09/05 00:11:40    323s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:11:40    323s] [NR-eGR]  metal2  (2)         4( 0.07%)   ( 0.07%) 
[09/05 00:11:40    323s] [NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[09/05 00:11:40    323s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:11:40    323s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:11:40    323s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:11:40    323s] [NR-eGR] ----------------------------------------------
[09/05 00:11:40    323s] [NR-eGR] Total                5( 0.01%)   ( 0.01%) 
[09/05 00:11:40    323s] [NR-eGR] 
[09/05 00:11:40    323s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       total 2D Cap : 394981 = (224941 H, 170040 V)
[09/05 00:11:40    323s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:11:40    323s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:11:40    323s] (I)       ============= track Assignment ============
[09/05 00:11:40    323s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Started Track Assignment ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[09/05 00:11:40    323s] (I)       Running track assignment with 1 threads
[09/05 00:11:40    323s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] (I)       Run Multi-thread track assignment
[09/05 00:11:40    323s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] [NR-eGR] Started Export DB wires ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] [NR-eGR] Started Export all nets ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] [NR-eGR] Started Set wire vias ( Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:11:40    323s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[09/05 00:11:40    323s] [NR-eGR] metal2  (2V) length: 5.983040e+03um, number of vias: 1110
[09/05 00:11:40    323s] [NR-eGR] metal3  (3H) length: 6.482690e+03um, number of vias: 91
[09/05 00:11:40    323s] [NR-eGR] metal4  (4V) length: 1.666560e+03um, number of vias: 2
[09/05 00:11:40    323s] [NR-eGR] metal5  (5H) length: 1.364000e+01um, number of vias: 0
[09/05 00:11:40    323s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[09/05 00:11:40    323s] [NR-eGR] Total length: 1.414593e+04um, number of vias: 1961
[09/05 00:11:40    323s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:11:40    323s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/05 00:11:40    323s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:11:40    323s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1231.30 MB )
[09/05 00:11:40    323s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:11:40    323s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:11:40    323s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:11:40    323s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:11:40    323s] RC Extraction called in multi-corner(1) mode.
[09/05 00:11:40    323s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:11:40    323s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:11:40    323s] RCMode: PreRoute
[09/05 00:11:40    323s]       RC Corner Indexes            0   
[09/05 00:11:40    323s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:11:40    323s] Resistance Scaling Factor    : 1.00000 
[09/05 00:11:40    323s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:11:40    323s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:11:40    323s] Shrink Factor                : 1.00000
[09/05 00:11:40    323s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:11:40    323s] LayerId::1 widthSet size::1
[09/05 00:11:40    323s] LayerId::2 widthSet size::1
[09/05 00:11:40    323s] LayerId::3 widthSet size::1
[09/05 00:11:40    323s] LayerId::4 widthSet size::1
[09/05 00:11:40    323s] LayerId::5 widthSet size::1
[09/05 00:11:40    323s] LayerId::6 widthSet size::1
[09/05 00:11:40    323s] Updating RC grid for preRoute extraction ...
[09/05 00:11:40    323s] Initializing multi-corner resistance tables ...
[09/05 00:11:40    323s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:11:40    323s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.118776 ; aWlH: 0.000000 ; Pmax: 0.818100 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:11:40    323s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1231.301M)
[09/05 00:11:40    323s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1231.3M
[09/05 00:11:40    323s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1231.3M
[09/05 00:11:40    323s] Fast DP-INIT is on for default
[09/05 00:11:40    323s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1231.3M
[09/05 00:11:40    323s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1231.3M
[09/05 00:11:40    323s] Starting delay calculation for Setup views
[09/05 00:11:40    323s] #################################################################################
[09/05 00:11:40    323s] # Design Stage: PreRoute
[09/05 00:11:40    323s] # Design Name: alu_top_module
[09/05 00:11:40    323s] # Design Mode: 90nm
[09/05 00:11:40    323s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:11:40    323s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:11:40    323s] # Signoff Settings: SI Off 
[09/05 00:11:40    323s] #################################################################################
[09/05 00:11:40    323s] Calculate delays in BcWc mode...
[09/05 00:11:40    323s] Topological Sorting (REAL = 0:00:00.0, MEM = 1238.1M, InitMEM = 1238.1M)
[09/05 00:11:40    323s] Start delay calculation (fullDC) (1 T). (MEM=1238.09)
[09/05 00:11:40    323s] End AAE Lib Interpolated Model. (MEM=1255.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:11:40    323s] Total number of fetched objects 259
[09/05 00:11:40    323s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:11:40    323s] End delay calculation. (MEM=1272 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:11:40    323s] End delay calculation (fullDC). (MEM=1272 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:11:40    323s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1272.0M) ***
[09/05 00:11:40    323s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:23 mem=1272.0M)
[09/05 00:11:40    323s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 960.8M, totSessionCpu=0:05:23 **
[09/05 00:11:40    323s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/05 00:11:40    323s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:11:40    323s] ### Creating PhyDesignMc. totSessionCpu=0:05:23 mem=1244.3M
[09/05 00:11:40    323s] OPERPROF: Starting DPlace-Init at level 1, MEM:1244.3M
[09/05 00:11:40    323s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:11:40    323s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1244.3M
[09/05 00:11:40    323s] OPERPROF:     Starting CMU at level 3, MEM:1244.3M
[09/05 00:11:40    323s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1244.3M
[09/05 00:11:40    323s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1244.3M
[09/05 00:11:40    323s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1244.3MB).
[09/05 00:11:40    323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1244.3M
[09/05 00:11:40    323s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:11:40    323s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:23 mem=1244.3M
[09/05 00:11:40    323s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:11:40    323s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:11:40    323s] ### Creating PhyDesignMc. totSessionCpu=0:05:23 mem=1244.3M
[09/05 00:11:40    323s] OPERPROF: Starting DPlace-Init at level 1, MEM:1244.3M
[09/05 00:11:40    323s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:11:40    323s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1244.3M
[09/05 00:11:40    323s] OPERPROF:     Starting CMU at level 3, MEM:1244.3M
[09/05 00:11:40    323s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1244.3M
[09/05 00:11:40    323s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1244.3M
[09/05 00:11:40    323s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1244.3MB).
[09/05 00:11:40    323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1244.3M
[09/05 00:11:40    323s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:11:40    323s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:23 mem=1244.3M
[09/05 00:11:40    323s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:11:40    323s] *** Starting optimizing excluded clock nets MEM= 1244.3M) ***
[09/05 00:11:40    323s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1244.3M) ***
[09/05 00:11:40    323s] The useful skew maximum allowed delay is: 0.3
[09/05 00:11:40    323s] Deleting Lib Analyzer.
[09/05 00:11:40    323s] Info: 31 io nets excluded
[09/05 00:11:40    323s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:11:40    323s] ### Creating LA Mngr. totSessionCpu=0:05:23 mem=1245.3M
[09/05 00:11:40    323s] ### Creating LA Mngr, finished. totSessionCpu=0:05:23 mem=1245.3M
[09/05 00:11:40    323s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/05 00:11:40    323s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:23.5/0:25:53.6 (0.2), mem = 1245.3M
[09/05 00:11:40    323s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.1
[09/05 00:11:40    323s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:11:40    323s] ### Creating PhyDesignMc. totSessionCpu=0:05:24 mem=1253.3M
[09/05 00:11:40    323s] OPERPROF: Starting DPlace-Init at level 1, MEM:1253.3M
[09/05 00:11:40    323s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:11:40    323s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1253.3M
[09/05 00:11:40    323s] OPERPROF:     Starting CMU at level 3, MEM:1253.3M
[09/05 00:11:40    323s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1253.3M
[09/05 00:11:40    323s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1253.3M
[09/05 00:11:40    323s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1253.3MB).
[09/05 00:11:40    323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1253.3M
[09/05 00:11:40    323s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:11:40    323s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:24 mem=1253.3M
[09/05 00:11:40    323s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:40    323s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:40    323s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:40    323s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:40    323s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:40    323s] 
[09/05 00:11:40    323s] Footprint cell information for calculating maxBufDist
[09/05 00:11:40    323s] *info: There are 14 candidate Buffer cells
[09/05 00:11:40    323s] *info: There are 14 candidate Inverter cells
[09/05 00:11:40    323s] 
[09/05 00:11:40    323s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:40    323s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:41    324s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:41    324s] 
[09/05 00:11:41    324s] Creating Lib Analyzer ...
[09/05 00:11:41    324s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:41    324s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:11:41    324s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:11:41    324s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:11:41    324s] 
[09/05 00:11:41    324s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:11:43    326s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:26 mem=1366.1M
[09/05 00:11:43    326s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:26 mem=1366.1M
[09/05 00:11:43    326s] Creating Lib Analyzer, finished. 
[09/05 00:11:43    326s] 
[09/05 00:11:43    326s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:11:44    327s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1385.2M
[09/05 00:11:44    327s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1385.2M
[09/05 00:11:44    327s] 
[09/05 00:11:44    327s] Netlist preparation processing... 
[09/05 00:11:44    327s] Removed 0 instance
[09/05 00:11:44    327s] *info: Marking 0 isolation instances dont touch
[09/05 00:11:44    327s] *info: Marking 0 level shifter instances dont touch
[09/05 00:11:44    327s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:11:44    327s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.1
[09/05 00:11:44    327s] *** AreaOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:05:27.4/0:25:57.4 (0.2), mem = 1366.1M
[09/05 00:11:44    327s] 
[09/05 00:11:44    327s] =============================================================================================
[09/05 00:11:44    327s]  Step TAT Report for SimplifyNetlist #1
[09/05 00:11:44    327s] =============================================================================================
[09/05 00:11:44    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:11:44    327s] ---------------------------------------------------------------------------------------------
[09/05 00:11:44    327s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  57.9 % )     0:00:02.3 /  0:00:02.3    1.0
[09/05 00:11:44    327s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:44    327s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:11:44    327s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:02.3 /  0:00:02.3    1.0
[09/05 00:11:44    327s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (  15.1 % )     0:00:00.6 /  0:00:00.6    1.0
[09/05 00:11:44    327s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:44    327s] [ MISC                   ]          0:00:01.0  (  26.3 % )     0:00:01.0 /  0:00:01.0    1.0
[09/05 00:11:44    327s] ---------------------------------------------------------------------------------------------
[09/05 00:11:44    327s]  SimplifyNetlist #1 TOTAL           0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[09/05 00:11:44    327s] ---------------------------------------------------------------------------------------------
[09/05 00:11:44    327s] 
[09/05 00:11:44    327s] 
[09/05 00:11:44    327s] Active setup views:
[09/05 00:11:44    327s]  setup
[09/05 00:11:44    327s]   Dominating endpoints: 0
[09/05 00:11:44    327s]   Dominating TNS: -0.000
[09/05 00:11:44    327s] 
[09/05 00:11:44    327s] Deleting Lib Analyzer.
[09/05 00:11:44    327s] Begin: GigaOpt Global Optimization
[09/05 00:11:44    327s] *info: use new DP (enabled)
[09/05 00:11:44    327s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/05 00:11:44    327s] Info: 31 io nets excluded
[09/05 00:11:44    327s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:11:44    327s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:27.5/0:25:57.5 (0.2), mem = 1316.1M
[09/05 00:11:44    327s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.2
[09/05 00:11:44    327s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:11:44    327s] ### Creating PhyDesignMc. totSessionCpu=0:05:27 mem=1316.1M
[09/05 00:11:44    327s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:11:44    327s] OPERPROF: Starting DPlace-Init at level 1, MEM:1316.1M
[09/05 00:11:44    327s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:11:44    327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1316.1M
[09/05 00:11:44    327s] OPERPROF:     Starting CMU at level 3, MEM:1316.1M
[09/05 00:11:44    327s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1316.1M
[09/05 00:11:44    327s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1316.1M
[09/05 00:11:44    327s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1316.1MB).
[09/05 00:11:44    327s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1316.1M
[09/05 00:11:44    327s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:11:44    327s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:27 mem=1316.1M
[09/05 00:11:44    327s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:44    327s] 
[09/05 00:11:44    327s] Creating Lib Analyzer ...
[09/05 00:11:44    327s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:44    327s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:11:44    327s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:11:44    327s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:11:44    327s] 
[09/05 00:11:44    327s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:11:46    330s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:30 mem=1316.1M
[09/05 00:11:47    330s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:30 mem=1316.1M
[09/05 00:11:47    330s] Creating Lib Analyzer, finished. 
[09/05 00:11:47    330s] 
[09/05 00:11:47    330s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:11:53    337s] *info: 31 io nets excluded
[09/05 00:11:53    337s] *info: 1 clock net excluded
[09/05 00:11:53    337s] *info: 5 special nets excluded.
[09/05 00:11:53    337s] *info: 7 no-driver nets excluded.
[09/05 00:11:56    339s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1335.2M
[09/05 00:11:56    339s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1335.2M
[09/05 00:11:56    339s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:11:56    339s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:11:56    339s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
[09/05 00:11:56    339s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:11:56    339s] |   0.000|   0.000|     5.18%|   0:00:00.0| 1335.2M|     setup|       NA| NA                |
[09/05 00:11:56    339s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:11:56    339s] 
[09/05 00:11:56    339s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1335.2M) ***
[09/05 00:11:56    339s] 
[09/05 00:11:56    339s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1335.2M) ***
[09/05 00:11:56    339s] Bottom Preferred Layer:
[09/05 00:11:56    339s]     None
[09/05 00:11:56    339s] Via Pillar Rule:
[09/05 00:11:56    339s]     None
[09/05 00:11:56    339s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:11:56    339s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:11:56    339s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.2
[09/05 00:11:56    339s] *** SetupOpt [finish] : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 0:05:39.4/0:26:09.4 (0.2), mem = 1316.1M
[09/05 00:11:56    339s] 
[09/05 00:11:56    339s] =============================================================================================
[09/05 00:11:56    339s]  Step TAT Report for GlobalOpt #1
[09/05 00:11:56    339s] =============================================================================================
[09/05 00:11:56    339s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:11:56    339s] ---------------------------------------------------------------------------------------------
[09/05 00:11:56    339s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:56    339s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  21.9 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:11:56    339s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:56    339s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/05 00:11:56    339s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:11:56    339s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:56    339s] [ TransformInit          ]      1   0:00:09.0  (  75.6 % )     0:00:09.0 /  0:00:09.0    1.0
[09/05 00:11:56    339s] [ MISC                   ]          0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:11:56    339s] ---------------------------------------------------------------------------------------------
[09/05 00:11:56    339s]  GlobalOpt #1 TOTAL                 0:00:11.9  ( 100.0 % )     0:00:11.9 /  0:00:11.9    1.0
[09/05 00:11:56    339s] ---------------------------------------------------------------------------------------------
[09/05 00:11:56    339s] 
[09/05 00:11:56    339s] End: GigaOpt Global Optimization
[09/05 00:11:56    339s] *** Check timing (0:00:00.0)
[09/05 00:11:56    339s] Deleting Lib Analyzer.
[09/05 00:11:56    339s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[09/05 00:11:56    339s] Info: 31 io nets excluded
[09/05 00:11:56    339s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:11:56    339s] ### Creating LA Mngr. totSessionCpu=0:05:39 mem=1314.1M
[09/05 00:11:56    339s] ### Creating LA Mngr, finished. totSessionCpu=0:05:39 mem=1314.1M
[09/05 00:11:56    339s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/05 00:11:56    339s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:11:56    339s] ### Creating PhyDesignMc. totSessionCpu=0:05:39 mem=1333.2M
[09/05 00:11:56    339s] OPERPROF: Starting DPlace-Init at level 1, MEM:1333.2M
[09/05 00:11:56    339s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:11:56    339s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1333.2M
[09/05 00:11:56    339s] OPERPROF:     Starting CMU at level 3, MEM:1333.2M
[09/05 00:11:56    339s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1333.2M
[09/05 00:11:56    339s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1333.2M
[09/05 00:11:56    339s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1333.2MB).
[09/05 00:11:56    339s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1333.2M
[09/05 00:11:56    339s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:11:56    339s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:39 mem=1333.2M
[09/05 00:11:56    339s] Begin: Area Reclaim Optimization
[09/05 00:11:56    339s] 
[09/05 00:11:56    339s] Creating Lib Analyzer ...
[09/05 00:11:56    339s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:11:56    339s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:11:56    339s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:11:56    339s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:11:56    339s] 
[09/05 00:11:56    339s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:11:58    341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:42 mem=1335.2M
[09/05 00:11:58    341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:42 mem=1335.2M
[09/05 00:11:58    341s] Creating Lib Analyzer, finished. 
[09/05 00:11:58    341s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:41.7/0:26:11.7 (0.2), mem = 1335.2M
[09/05 00:11:58    341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.3
[09/05 00:11:58    341s] 
[09/05 00:11:58    341s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:11:59    342s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1335.2M
[09/05 00:11:59    342s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1335.2M
[09/05 00:11:59    342s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.18
[09/05 00:11:59    342s] +----------+---------+--------+--------+------------+--------+
[09/05 00:11:59    342s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/05 00:11:59    342s] +----------+---------+--------+--------+------------+--------+
[09/05 00:11:59    342s] |     5.18%|        -|   0.000|   0.000|   0:00:00.0| 1335.2M|
[09/05 00:11:59    342s] |     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
[09/05 00:11:59    342s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:11:59    342s] |     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
[09/05 00:11:59    342s] |     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
[09/05 00:11:59    342s] |     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
[09/05 00:11:59    342s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:11:59    342s] |     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
[09/05 00:11:59    342s] +----------+---------+--------+--------+------------+--------+
[09/05 00:11:59    342s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.18
[09/05 00:11:59    342s] 
[09/05 00:11:59    342s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/05 00:11:59    342s] --------------------------------------------------------------
[09/05 00:11:59    342s] |                                   | Total     | Sequential |
[09/05 00:11:59    342s] --------------------------------------------------------------
[09/05 00:11:59    342s] | Num insts resized                 |       0  |       0    |
[09/05 00:11:59    342s] | Num insts undone                  |       0  |       0    |
[09/05 00:11:59    342s] | Num insts Downsized               |       0  |       0    |
[09/05 00:11:59    342s] | Num insts Samesized               |       0  |       0    |
[09/05 00:11:59    342s] | Num insts Upsized                 |       0  |       0    |
[09/05 00:11:59    342s] | Num multiple commits+uncommits    |       0  |       -    |
[09/05 00:11:59    342s] --------------------------------------------------------------
[09/05 00:11:59    342s] Bottom Preferred Layer:
[09/05 00:11:59    342s]     None
[09/05 00:11:59    342s] Via Pillar Rule:
[09/05 00:11:59    342s]     None
[09/05 00:11:59    342s] End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
[09/05 00:11:59    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.3
[09/05 00:11:59    342s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:05:42.9/0:26:12.9 (0.2), mem = 1356.8M
[09/05 00:11:59    342s] 
[09/05 00:11:59    342s] =============================================================================================
[09/05 00:11:59    342s]  Step TAT Report for AreaOpt #1
[09/05 00:11:59    342s] =============================================================================================
[09/05 00:11:59    342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:11:59    342s] ---------------------------------------------------------------------------------------------
[09/05 00:11:59    342s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:59    342s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  66.4 % )     0:00:02.3 /  0:00:02.3    1.0
[09/05 00:11:59    342s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:59    342s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[09/05 00:11:59    342s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:59    342s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.1    1.0
[09/05 00:11:59    342s] [ OptGetWeight           ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:59    342s] [ OptEval                ]     48   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.1
[09/05 00:11:59    342s] [ OptCommit              ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:59    342s] [ PostCommitDelayCalc    ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:11:59    342s] [ MISC                   ]          0:00:01.0  (  28.9 % )     0:00:01.0 /  0:00:01.0    1.0
[09/05 00:11:59    342s] ---------------------------------------------------------------------------------------------
[09/05 00:11:59    342s]  AreaOpt #1 TOTAL                   0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[09/05 00:11:59    342s] ---------------------------------------------------------------------------------------------
[09/05 00:11:59    342s] 
[09/05 00:11:59    342s] Executing incremental physical updates
[09/05 00:11:59    342s] Executing incremental physical updates
[09/05 00:11:59    342s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:11:59    342s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1316.73M, totSessionCpu=0:05:43).
[09/05 00:11:59    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1316.7M
[09/05 00:11:59    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1316.7M
[09/05 00:11:59    342s] **INFO: Flow update: Design is easy to close.
[09/05 00:11:59    342s] 
[09/05 00:11:59    342s] *** Start incrementalPlace ***
[09/05 00:11:59    342s] User Input Parameters:
[09/05 00:11:59    342s] - Congestion Driven    : On
[09/05 00:11:59    342s] - Timing Driven        : On
[09/05 00:11:59    342s] - Area-Violation Based : On
[09/05 00:11:59    342s] - Start Rollback Level : -5
[09/05 00:11:59    342s] - Legalized            : On
[09/05 00:11:59    342s] - Window Based         : Off
[09/05 00:11:59    342s] - eDen incr mode       : Off
[09/05 00:11:59    342s] - Small incr mode      : Off
[09/05 00:11:59    342s] 
[09/05 00:11:59    342s] no activity file in design. spp won't run.
[09/05 00:11:59    342s] Effort level <high> specified for reg2reg path_group
[09/05 00:11:59    342s] Collecting buffer chain nets ...
[09/05 00:11:59    342s] No Views given, use default active views for adaptive view pruning
[09/05 00:11:59    342s] SKP will enable view:
[09/05 00:11:59    342s]   setup
[09/05 00:11:59    342s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1318.7M
[09/05 00:11:59    342s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:1318.7M
[09/05 00:11:59    342s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1318.7M
[09/05 00:11:59    342s] Starting Early Global Route congestion estimation: mem = 1318.7M
[09/05 00:11:59    342s] (I)       Started Loading and Dumping File ( Curr Mem: 1318.73 MB )
[09/05 00:11:59    342s] (I)       Reading DB...
[09/05 00:11:59    342s] (I)       Read data from FE... (mem=1318.7M)
[09/05 00:11:59    342s] (I)       Read nodes and places... (mem=1318.7M)
[09/05 00:11:59    342s] (I)       Done Read nodes and places (cpu=0.000s, mem=1318.7M)
[09/05 00:11:59    342s] (I)       Read nets... (mem=1318.7M)
[09/05 00:11:59    342s] (I)       Done Read nets (cpu=0.000s, mem=1318.7M)
[09/05 00:11:59    342s] (I)       Done Read data from FE (cpu=0.000s, mem=1318.7M)
[09/05 00:11:59    342s] (I)       before initializing RouteDB syMemory usage = 1318.7 MB
[09/05 00:11:59    342s] (I)       == Non-default Options ==
[09/05 00:11:59    342s] (I)       Maximum routing layer                              : 6
[09/05 00:11:59    342s] (I)       Use non-blocking free Dbs wires                    : false
[09/05 00:11:59    342s] (I)       Counted 696 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:11:59    342s] (I)       Use row-based GCell size
[09/05 00:11:59    342s] (I)       GCell unit size  : 5040
[09/05 00:11:59    342s] (I)       GCell multiplier : 1
[09/05 00:11:59    342s] (I)       build grid graph
[09/05 00:11:59    342s] (I)       build grid graph start
[09/05 00:11:59    342s] [NR-eGR] Track table information for default rule: 
[09/05 00:11:59    342s] [NR-eGR] metal1 has no routable track
[09/05 00:11:59    342s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:11:59    342s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:11:59    342s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:11:59    342s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:11:59    342s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:11:59    342s] (I)       build grid graph end
[09/05 00:11:59    342s] (I)       ===========================================================================
[09/05 00:11:59    342s] (I)       == Report All Rule Vias ==
[09/05 00:11:59    342s] (I)       ===========================================================================
[09/05 00:11:59    342s] (I)        Via Rule : (Default)
[09/05 00:11:59    342s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:11:59    342s] (I)       ---------------------------------------------------------------------------
[09/05 00:11:59    342s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:11:59    342s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:11:59    342s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:11:59    342s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:11:59    342s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:11:59    342s] (I)       ===========================================================================
[09/05 00:11:59    342s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1318.73 MB )
[09/05 00:11:59    342s] (I)       Num PG vias on layer 2 : 0
[09/05 00:11:59    342s] (I)       Num PG vias on layer 3 : 0
[09/05 00:11:59    342s] (I)       Num PG vias on layer 4 : 0
[09/05 00:11:59    342s] (I)       Num PG vias on layer 5 : 0
[09/05 00:11:59    342s] (I)       Num PG vias on layer 6 : 0
[09/05 00:11:59    342s] [NR-eGR] Read 1164 PG shapes
[09/05 00:11:59    342s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.73 MB )
[09/05 00:11:59    342s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:11:59    342s] [NR-eGR] #Instance Blockages : 624
[09/05 00:11:59    342s] [NR-eGR] #PG Blockages       : 1164
[09/05 00:11:59    342s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:11:59    342s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:11:59    342s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:11:59    342s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:11:59    342s] (I)       readDataFromPlaceDB
[09/05 00:11:59    342s] (I)       Read net information..
[09/05 00:11:59    342s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:11:59    342s] (I)       Read testcase time = 0.000 seconds
[09/05 00:11:59    342s] 
[09/05 00:11:59    342s] (I)       early_global_route_priority property id does not exist.
[09/05 00:11:59    342s] (I)       Start initializing grid graph
[09/05 00:11:59    342s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:11:59    342s] (I)       End initializing grid graph
[09/05 00:11:59    342s] (I)       Model blockages into capacity
[09/05 00:11:59    342s] (I)       Read Num Blocks=2630  Num Prerouted Wires=0  Num CS=0
[09/05 00:11:59    342s] (I)       Started Modeling ( Curr Mem: 1318.73 MB )
[09/05 00:11:59    342s] (I)       Layer 1 (V) : #blockages 862 : #preroutes 0
[09/05 00:11:59    342s] (I)       Layer 2 (H) : #blockages 854 : #preroutes 0
[09/05 00:11:59    342s] (I)       Layer 3 (V) : #blockages 418 : #preroutes 0
[09/05 00:11:59    342s] (I)       Layer 4 (H) : #blockages 304 : #preroutes 0
[09/05 00:11:59    342s] (I)       Layer 5 (V) : #blockages 192 : #preroutes 0
[09/05 00:11:59    342s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1318.73 MB )
[09/05 00:11:59    342s] (I)       -- layer congestion ratio --
[09/05 00:11:59    342s] (I)       Layer 1 : 0.100000
[09/05 00:11:59    342s] (I)       Layer 2 : 0.700000
[09/05 00:11:59    342s] (I)       Layer 3 : 0.700000
[09/05 00:11:59    342s] (I)       Layer 4 : 0.700000
[09/05 00:11:59    342s] (I)       Layer 5 : 0.700000
[09/05 00:11:59    342s] (I)       Layer 6 : 0.700000
[09/05 00:11:59    342s] (I)       ----------------------------
[09/05 00:11:59    342s] (I)       Number of ignored nets = 0
[09/05 00:11:59    342s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:11:59    342s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:11:59    342s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:11:59    342s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:11:59    342s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:11:59    342s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:11:59    342s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:11:59    342s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:11:59    342s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:11:59    342s] (I)       Before initializing Early Global Route syMemory usage = 1318.7 MB
[09/05 00:11:59    342s] (I)       Ndr track 0 does not exist
[09/05 00:11:59    342s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:11:59    342s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:11:59    342s] (I)       Core area           : (-121060, -160060) - (121060, 157460)
[09/05 00:11:59    342s] (I)       Site width          :   620  (dbu)
[09/05 00:11:59    342s] (I)       Row height          :  5040  (dbu)
[09/05 00:11:59    342s] (I)       GCell width         :  5040  (dbu)
[09/05 00:11:59    342s] (I)       GCell height        :  5040  (dbu)
[09/05 00:11:59    342s] (I)       Grid                :   155   171     6
[09/05 00:11:59    342s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:11:59    342s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:11:59    342s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:11:59    342s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:11:59    342s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:11:59    342s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:11:59    342s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:11:59    342s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:11:59    342s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:11:59    342s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:11:59    342s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:11:59    342s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:11:59    342s] (I)       --------------------------------------------------------
[09/05 00:11:59    342s] 
[09/05 00:11:59    342s] [NR-eGR] ============ Routing rule table ============
[09/05 00:11:59    342s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:11:59    342s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:11:59    342s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:11:59    342s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:11:59    342s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:11:59    342s] [NR-eGR] ========================================
[09/05 00:11:59    342s] [NR-eGR] 
[09/05 00:11:59    342s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:11:59    342s] (I)       blocked tracks on layer2 : = 184918 / 216144 (85.55%)
[09/05 00:11:59    342s] (I)       blocked tracks on layer3 : = 197038 / 238545 (82.60%)
[09/05 00:11:59    342s] (I)       blocked tracks on layer4 : = 184918 / 216144 (85.55%)
[09/05 00:11:59    342s] (I)       blocked tracks on layer5 : = 58083 / 238545 (24.35%)
[09/05 00:11:59    342s] (I)       blocked tracks on layer6 : = 40009 / 144153 (27.75%)
[09/05 00:11:59    342s] (I)       After initializing Early Global Route syMemory usage = 1319.8 MB
[09/05 00:11:59    342s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Reset routing kernel
[09/05 00:11:59    342s] (I)       Started Global Routing ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       ============= Initialization =============
[09/05 00:11:59    342s] (I)       totalPins=789  totalGlobalPin=761 (96.45%)
[09/05 00:11:59    342s] (I)       Started Net group 1 ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Started Build MST ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Generate topology with single threads
[09/05 00:11:59    342s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       total 2D Cap : 394153 = (224507 H, 169646 V)
[09/05 00:11:59    342s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:11:59    342s] (I)       
[09/05 00:11:59    342s] (I)       ============  Phase 1a Route ============
[09/05 00:11:59    342s] (I)       Started Phase 1a ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Started Pattern routing ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:11:59    342s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:11:59    342s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       
[09/05 00:11:59    342s] (I)       ============  Phase 1b Route ============
[09/05 00:11:59    342s] (I)       Started Phase 1b ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Started Monotonic routing ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:11:59    342s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.381968e+04um
[09/05 00:11:59    342s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       
[09/05 00:11:59    342s] (I)       ============  Phase 1c Route ============
[09/05 00:11:59    342s] (I)       Started Phase 1c ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:11:59    342s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       
[09/05 00:11:59    342s] (I)       ============  Phase 1d Route ============
[09/05 00:11:59    342s] (I)       Started Phase 1d ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:11:59    342s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       
[09/05 00:11:59    342s] (I)       ============  Phase 1e Route ============
[09/05 00:11:59    342s] (I)       Started Phase 1e ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Started Route legalization ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Usage: 2742 = (1259 H, 1483 V) = (0.56% H, 0.87% V) = (6.345e+03um H, 7.474e+03um V)
[09/05 00:11:59    342s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.381968e+04um
[09/05 00:11:59    342s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Started Layer assignment ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Running layer assignment with 1 threads
[09/05 00:11:59    342s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       
[09/05 00:11:59    342s] (I)       ============  Phase 1l Route ============
[09/05 00:11:59    342s] (I)       Started Phase 1l ( Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       
[09/05 00:11:59    342s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:11:59    342s] [NR-eGR]                        OverCon            
[09/05 00:11:59    342s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:11:59    342s] [NR-eGR]       Layer                (1)    OverCon 
[09/05 00:11:59    342s] [NR-eGR] ----------------------------------------------
[09/05 00:11:59    342s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:11:59    342s] [NR-eGR]  metal2  (2)         3( 0.05%)   ( 0.05%) 
[09/05 00:11:59    342s] [NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[09/05 00:11:59    342s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:11:59    342s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:11:59    342s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:11:59    342s] [NR-eGR] ----------------------------------------------
[09/05 00:11:59    342s] [NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[09/05 00:11:59    342s] [NR-eGR] 
[09/05 00:11:59    342s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1319.79 MB )
[09/05 00:11:59    342s] (I)       total 2D Cap : 394981 = (224941 H, 170040 V)
[09/05 00:11:59    342s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:11:59    342s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:11:59    342s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1319.8M
[09/05 00:11:59    342s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.040, MEM:1319.8M
[09/05 00:11:59    342s] OPERPROF: Starting HotSpotCal at level 1, MEM:1319.8M
[09/05 00:11:59    342s] [hotspot] +------------+---------------+---------------+
[09/05 00:11:59    342s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:11:59    342s] [hotspot] +------------+---------------+---------------+
[09/05 00:11:59    342s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:11:59    342s] [hotspot] +------------+---------------+---------------+
[09/05 00:11:59    342s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:11:59    342s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:11:59    342s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1319.8M
[09/05 00:11:59    342s] 
[09/05 00:11:59    342s] === incrementalPlace Internal Loop 1 ===
[09/05 00:11:59    342s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[09/05 00:11:59    342s] OPERPROF: Starting IPInitSPData at level 1, MEM:1319.8M
[09/05 00:11:59    342s] #spOpts: minPadR=1.1 
[09/05 00:11:59    342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1319.8M
[09/05 00:11:59    343s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1319.8M
[09/05 00:11:59    343s] OPERPROF:   Starting post-place ADS at level 2, MEM:1319.8M
[09/05 00:11:59    343s] ADSU 0.063 -> 0.063. GS 40.320
[09/05 00:11:59    343s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1319.8M
[09/05 00:11:59    343s] OPERPROF:   Starting spMPad at level 2, MEM:1319.8M
[09/05 00:11:59    343s] OPERPROF:     Starting spContextMPad at level 3, MEM:1319.8M
[09/05 00:11:59    343s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1319.8M
[09/05 00:11:59    343s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1319.8M
[09/05 00:11:59    343s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1319.8M
[09/05 00:11:59    343s] no activity file in design. spp won't run.
[09/05 00:11:59    343s] [spp] 0
[09/05 00:11:59    343s] [adp] 0:1:1:3
[09/05 00:11:59    343s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1319.8M
[09/05 00:11:59    343s] SP #FI/SF FL/PI 0/0 207/0
[09/05 00:11:59    343s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.020, MEM:1319.8M
[09/05 00:11:59    343s] PP off. flexM 0
[09/05 00:11:59    343s] OPERPROF: Starting CDPad at level 1, MEM:1319.8M
[09/05 00:11:59    343s] 3DP is on.
[09/05 00:11:59    343s] 3DP OF M2 0.001, M4 0.000. Diff 0
[09/05 00:11:59    343s] design sh 0.108.
[09/05 00:11:59    343s] design sh 0.107.
[09/05 00:11:59    343s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[09/05 00:11:59    343s] design sh 0.085.
[09/05 00:11:59    343s] CDPadU 0.215 -> 0.134. R=0.063, N=207, GS=5.040
[09/05 00:11:59    343s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.016, MEM:1319.8M
[09/05 00:11:59    343s] OPERPROF: Starting InitSKP at level 1, MEM:1319.8M
[09/05 00:11:59    343s] no activity file in design. spp won't run.
[09/05 00:11:59    343s] no activity file in design. spp won't run.
[09/05 00:11:59    343s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[09/05 00:11:59    343s] SKP cleared!
[09/05 00:11:59    343s] OPERPROF: Finished InitSKP at level 1, CPU:0.030, REAL:0.030, MEM:1303.8M
[09/05 00:11:59    343s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:11:59    343s] no activity file in design. spp won't run.
[09/05 00:11:59    343s] 
[09/05 00:11:59    343s] AB Est...
[09/05 00:11:59    343s] OPERPROF: Starting npPlace at level 1, MEM:1303.8M
[09/05 00:12:00    343s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.005, MEM:1305.2M
[09/05 00:12:00    343s] Iteration  4: Skipped, with CDP Off
[09/05 00:12:00    343s] OPERPROF: Starting npPlace at level 1, MEM:1305.2M
[09/05 00:12:00    343s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[09/05 00:12:00    343s] No instances found in the vector
[09/05 00:12:00    343s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1305.2M, DRC: 0)
[09/05 00:12:00    343s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:12:00    343s] Iteration  5: Total net bbox = 1.101e+04 (5.33e+03 5.67e+03)
[09/05 00:12:00    343s]               Est.  stn bbox = 1.208e+04 (5.82e+03 6.26e+03)
[09/05 00:12:00    343s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.2M
[09/05 00:12:00    343s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.031, MEM:1305.2M
[09/05 00:12:00    343s] no activity file in design. spp won't run.
[09/05 00:12:00    343s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:12:00    343s] no activity file in design. spp won't run.
[09/05 00:12:00    343s] OPERPROF: Starting npPlace at level 1, MEM:1305.2M
[09/05 00:12:00    343s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[09/05 00:12:00    343s] No instances found in the vector
[09/05 00:12:00    343s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1305.2M, DRC: 0)
[09/05 00:12:00    343s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:12:00    343s] Iteration  6: Total net bbox = 1.157e+04 (5.27e+03 6.30e+03)
[09/05 00:12:00    343s]               Est.  stn bbox = 1.272e+04 (5.77e+03 6.95e+03)
[09/05 00:12:00    343s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1305.2M
[09/05 00:12:00    343s] OPERPROF: Finished npPlace at level 1, CPU:0.450, REAL:0.452, MEM:1305.2M
[09/05 00:12:00    343s] no activity file in design. spp won't run.
[09/05 00:12:00    343s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:12:00    343s] no activity file in design. spp won't run.
[09/05 00:12:00    343s] OPERPROF: Starting npPlace at level 1, MEM:1305.2M
[09/05 00:12:00    343s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[09/05 00:12:00    343s] No instances found in the vector
[09/05 00:12:00    343s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1305.2M, DRC: 0)
[09/05 00:12:00    343s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:12:00    343s] Iteration  7: Total net bbox = 1.180e+04 (5.39e+03 6.41e+03)
[09/05 00:12:00    343s]               Est.  stn bbox = 1.295e+04 (5.90e+03 7.05e+03)
[09/05 00:12:00    343s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1305.2M
[09/05 00:12:00    343s] OPERPROF: Finished npPlace at level 1, CPU:0.210, REAL:0.208, MEM:1305.2M
[09/05 00:12:00    343s] no activity file in design. spp won't run.
[09/05 00:12:00    343s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:12:00    343s] no activity file in design. spp won't run.
[09/05 00:12:00    343s] OPERPROF: Starting npPlace at level 1, MEM:1305.2M
[09/05 00:12:00    343s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/05 00:12:00    343s] No instances found in the vector
[09/05 00:12:00    343s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1305.2M, DRC: 0)
[09/05 00:12:00    343s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:12:00    343s] Iteration  8: Total net bbox = 1.225e+04 (5.60e+03 6.65e+03)
[09/05 00:12:00    343s]               Est.  stn bbox = 1.342e+04 (6.12e+03 7.30e+03)
[09/05 00:12:00    343s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1305.2M
[09/05 00:12:00    343s] OPERPROF: Finished npPlace at level 1, CPU:0.210, REAL:0.206, MEM:1305.2M
[09/05 00:12:00    343s] no activity file in design. spp won't run.
[09/05 00:12:00    343s] NP #FI/FS/SF FL/PI: 0/40/0 207/0
[09/05 00:12:00    343s] no activity file in design. spp won't run.
[09/05 00:12:00    343s] OPERPROF: Starting npPlace at level 1, MEM:1305.2M
[09/05 00:12:00    343s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/05 00:12:00    343s] No instances found in the vector
[09/05 00:12:00    343s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1305.2M, DRC: 0)
[09/05 00:12:00    343s] 0 (out of 0) MH cells were successfully legalized.
[09/05 00:12:01    344s] Iteration  9: Total net bbox = 1.265e+04 (5.84e+03 6.81e+03)
[09/05 00:12:01    344s]               Est.  stn bbox = 1.384e+04 (6.37e+03 7.47e+03)
[09/05 00:12:01    344s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1305.2M
[09/05 00:12:01    344s] OPERPROF: Finished npPlace at level 1, CPU:0.550, REAL:0.549, MEM:1305.2M
[09/05 00:12:01    344s] Move report: Timing Driven Placement moves 207 insts, mean move: 16.51 um, max move: 68.28 um
[09/05 00:12:01    344s] 	Max move on inst (top1/g3296): (6.66, 6.26) --> (2.99, -58.35)
[09/05 00:12:01    344s] no activity file in design. spp won't run.
[09/05 00:12:01    344s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.005, MEM:1305.2M
[09/05 00:12:01    344s] 
[09/05 00:12:01    344s] Finished Incremental Placement (cpu=0:00:01.6, real=0:00:02.0, mem=1305.2M)
[09/05 00:12:01    344s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/05 00:12:01    344s] Type 'man IMPSP-9025' for more detail.
[09/05 00:12:01    344s] CongRepair sets shifter mode to gplace
[09/05 00:12:01    344s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1305.2M
[09/05 00:12:01    344s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:12:01    344s] All LLGs are deleted
[09/05 00:12:01    344s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1305.2M
[09/05 00:12:01    344s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1305.2M
[09/05 00:12:01    344s] Core basic site is core_5040
[09/05 00:12:01    344s] Fast DP-INIT is on for default
[09/05 00:12:01    344s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:12:01    344s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.015, MEM:1311.9M
[09/05 00:12:01    344s] OPERPROF:         Starting CMU at level 5, MEM:1311.9M
[09/05 00:12:01    344s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1311.9M
[09/05 00:12:01    344s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.016, MEM:1311.9M
[09/05 00:12:01    344s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1311.9MB).
[09/05 00:12:01    344s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.019, MEM:1311.9M
[09/05 00:12:01    344s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.019, MEM:1311.9M
[09/05 00:12:01    344s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20244.2
[09/05 00:12:01    344s] OPERPROF:   Starting RefinePlace at level 2, MEM:1311.9M
[09/05 00:12:01    344s] *** Starting refinePlace (0:05:45 mem=1311.9M) ***
[09/05 00:12:01    344s] Total net bbox length = 1.266e+04 (5.817e+03 6.842e+03) (ext = 6.071e+03)
[09/05 00:12:01    344s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:12:01    344s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/05 00:12:01    344s] Type 'man IMPSP-5140' for more detail.
[09/05 00:12:01    344s] **WARN: (IMPSP-315):	Found 211 instances insts with no PG Term connections.
[09/05 00:12:01    344s] Type 'man IMPSP-315' for more detail.
[09/05 00:12:01    344s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1311.9M
[09/05 00:12:01    344s] Starting refinePlace ...
[09/05 00:12:01    344s] ** Cut row section cpu time 0:00:00.0.
[09/05 00:12:01    344s]    Spread Effort: high, pre-route mode, useDDP on.
[09/05 00:12:01    344s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1311.9MB) @(0:05:45 - 0:05:45).
[09/05 00:12:01    344s] Move report: preRPlace moves 207 insts, mean move: 1.34 um, max move: 2.77 um
[09/05 00:12:01    344s] 	Max move on inst (top1/g3206): (1.41, -11.43) --> (1.70, -13.90)
[09/05 00:12:01    344s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: MOAI1S
[09/05 00:12:01    344s] wireLenOptFixPriorityInst 0 inst fixed
[09/05 00:12:01    344s] Placement tweakage begins.
[09/05 00:12:01    344s] wire length = 1.355e+04
[09/05 00:12:01    344s] wire length = 1.338e+04
[09/05 00:12:01    344s] Placement tweakage ends.
[09/05 00:12:01    344s] Move report: tweak moves 10 insts, mean move: 4.53 um, max move: 6.82 um
[09/05 00:12:01    344s] 	Max move on inst (top1/g3264): (-21.86, -64.30) --> (-28.68, -64.30)
[09/05 00:12:01    344s] 
[09/05 00:12:01    344s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:12:01    344s] Move report: legalization moves 67 insts, mean move: 1.98 um, max move: 8.68 um
[09/05 00:12:01    344s] 	Max move on inst (top1/g3165): (12.86, -23.98) --> (4.18, -23.98)
[09/05 00:12:01    344s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1315.0MB) @(0:05:45 - 0:05:45).
[09/05 00:12:01    344s] Move report: Detail placement moves 207 insts, mean move: 2.11 um, max move: 11.13 um
[09/05 00:12:01    344s] 	Max move on inst (top1/g3109): (56.18, -39.69) --> (50.68, -34.06)
[09/05 00:12:01    344s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1315.0MB
[09/05 00:12:01    344s] Statistics of distance of Instance movement in refine placement:
[09/05 00:12:01    344s]   maximum (X+Y) =        11.13 um
[09/05 00:12:01    344s]   inst (top1/g3109) with max move: (56.181, -39.694) -> (50.68, -34.06)
[09/05 00:12:01    344s]   mean    (X+Y) =         2.11 um
[09/05 00:12:01    344s] Summary Report:
[09/05 00:12:01    344s] Instances move: 207 (out of 207 movable)
[09/05 00:12:01    344s] Instances flipped: 0
[09/05 00:12:01    344s] Mean displacement: 2.11 um
[09/05 00:12:01    344s] Max displacement: 11.13 um (Instance: top1/g3109) (56.181, -39.694) -> (50.68, -34.06)
[09/05 00:12:01    344s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[09/05 00:12:01    344s] Total instances moved : 207
[09/05 00:12:01    344s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.036, MEM:1315.0M
[09/05 00:12:01    344s] Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:12:01    344s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1315.0MB
[09/05 00:12:01    344s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1315.0MB) @(0:05:45 - 0:05:45).
[09/05 00:12:01    344s] *** Finished refinePlace (0:05:45 mem=1315.0M) ***
[09/05 00:12:01    344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20244.2
[09/05 00:12:01    344s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.039, MEM:1315.0M
[09/05 00:12:01    344s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.060, MEM:1315.0M
[09/05 00:12:01    344s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1315.0M
[09/05 00:12:01    344s] Starting Early Global Route congestion estimation: mem = 1315.0M
[09/05 00:12:01    344s] (I)       Started Loading and Dumping File ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Reading DB...
[09/05 00:12:01    344s] (I)       Read data from FE... (mem=1315.0M)
[09/05 00:12:01    344s] (I)       Read nodes and places... (mem=1315.0M)
[09/05 00:12:01    344s] (I)       Done Read nodes and places (cpu=0.000s, mem=1315.0M)
[09/05 00:12:01    344s] (I)       Read nets... (mem=1315.0M)
[09/05 00:12:01    344s] (I)       Done Read nets (cpu=0.000s, mem=1315.0M)
[09/05 00:12:01    344s] (I)       Done Read data from FE (cpu=0.000s, mem=1315.0M)
[09/05 00:12:01    344s] (I)       before initializing RouteDB syMemory usage = 1315.0 MB
[09/05 00:12:01    344s] (I)       == Non-default Options ==
[09/05 00:12:01    344s] (I)       Maximum routing layer                              : 6
[09/05 00:12:01    344s] (I)       Use non-blocking free Dbs wires                    : false
[09/05 00:12:01    344s] (I)       Counted 696 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:12:01    344s] (I)       Use row-based GCell size
[09/05 00:12:01    344s] (I)       GCell unit size  : 5040
[09/05 00:12:01    344s] (I)       GCell multiplier : 1
[09/05 00:12:01    344s] (I)       build grid graph
[09/05 00:12:01    344s] (I)       build grid graph start
[09/05 00:12:01    344s] [NR-eGR] Track table information for default rule: 
[09/05 00:12:01    344s] [NR-eGR] metal1 has no routable track
[09/05 00:12:01    344s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:12:01    344s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:12:01    344s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:12:01    344s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:12:01    344s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:12:01    344s] (I)       build grid graph end
[09/05 00:12:01    344s] (I)       ===========================================================================
[09/05 00:12:01    344s] (I)       == Report All Rule Vias ==
[09/05 00:12:01    344s] (I)       ===========================================================================
[09/05 00:12:01    344s] (I)        Via Rule : (Default)
[09/05 00:12:01    344s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:12:01    344s] (I)       ---------------------------------------------------------------------------
[09/05 00:12:01    344s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:12:01    344s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:12:01    344s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:12:01    344s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:12:01    344s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:12:01    344s] (I)       ===========================================================================
[09/05 00:12:01    344s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Num PG vias on layer 2 : 0
[09/05 00:12:01    344s] (I)       Num PG vias on layer 3 : 0
[09/05 00:12:01    344s] (I)       Num PG vias on layer 4 : 0
[09/05 00:12:01    344s] (I)       Num PG vias on layer 5 : 0
[09/05 00:12:01    344s] (I)       Num PG vias on layer 6 : 0
[09/05 00:12:01    344s] [NR-eGR] Read 1164 PG shapes
[09/05 00:12:01    344s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:12:01    344s] [NR-eGR] #Instance Blockages : 624
[09/05 00:12:01    344s] [NR-eGR] #PG Blockages       : 1164
[09/05 00:12:01    344s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:12:01    344s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:12:01    344s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:12:01    344s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:12:01    344s] (I)       readDataFromPlaceDB
[09/05 00:12:01    344s] (I)       Read net information..
[09/05 00:12:01    344s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:12:01    344s] (I)       Read testcase time = 0.000 seconds
[09/05 00:12:01    344s] 
[09/05 00:12:01    344s] (I)       early_global_route_priority property id does not exist.
[09/05 00:12:01    344s] (I)       Start initializing grid graph
[09/05 00:12:01    344s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:12:01    344s] (I)       End initializing grid graph
[09/05 00:12:01    344s] (I)       Model blockages into capacity
[09/05 00:12:01    344s] (I)       Read Num Blocks=2630  Num Prerouted Wires=0  Num CS=0
[09/05 00:12:01    344s] (I)       Started Modeling ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Layer 1 (V) : #blockages 862 : #preroutes 0
[09/05 00:12:01    344s] (I)       Layer 2 (H) : #blockages 854 : #preroutes 0
[09/05 00:12:01    344s] (I)       Layer 3 (V) : #blockages 418 : #preroutes 0
[09/05 00:12:01    344s] (I)       Layer 4 (H) : #blockages 304 : #preroutes 0
[09/05 00:12:01    344s] (I)       Layer 5 (V) : #blockages 192 : #preroutes 0
[09/05 00:12:01    344s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       -- layer congestion ratio --
[09/05 00:12:01    344s] (I)       Layer 1 : 0.100000
[09/05 00:12:01    344s] (I)       Layer 2 : 0.700000
[09/05 00:12:01    344s] (I)       Layer 3 : 0.700000
[09/05 00:12:01    344s] (I)       Layer 4 : 0.700000
[09/05 00:12:01    344s] (I)       Layer 5 : 0.700000
[09/05 00:12:01    344s] (I)       Layer 6 : 0.700000
[09/05 00:12:01    344s] (I)       ----------------------------
[09/05 00:12:01    344s] (I)       Number of ignored nets = 0
[09/05 00:12:01    344s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:12:01    344s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:12:01    344s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:12:01    344s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:12:01    344s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:12:01    344s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:12:01    344s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:12:01    344s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:12:01    344s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:12:01    344s] (I)       Before initializing Early Global Route syMemory usage = 1315.0 MB
[09/05 00:12:01    344s] (I)       Ndr track 0 does not exist
[09/05 00:12:01    344s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:12:01    344s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:12:01    344s] (I)       Core area           : (-121060, -160060) - (121060, 157460)
[09/05 00:12:01    344s] (I)       Site width          :   620  (dbu)
[09/05 00:12:01    344s] (I)       Row height          :  5040  (dbu)
[09/05 00:12:01    344s] (I)       GCell width         :  5040  (dbu)
[09/05 00:12:01    344s] (I)       GCell height        :  5040  (dbu)
[09/05 00:12:01    344s] (I)       Grid                :   155   171     6
[09/05 00:12:01    344s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:12:01    344s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:12:01    344s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:12:01    344s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:12:01    344s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:12:01    344s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:12:01    344s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:12:01    344s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:12:01    344s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:12:01    344s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:12:01    344s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:12:01    344s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:12:01    344s] (I)       --------------------------------------------------------
[09/05 00:12:01    344s] 
[09/05 00:12:01    344s] [NR-eGR] ============ Routing rule table ============
[09/05 00:12:01    344s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:12:01    344s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:12:01    344s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:12:01    344s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:12:01    344s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:12:01    344s] [NR-eGR] ========================================
[09/05 00:12:01    344s] [NR-eGR] 
[09/05 00:12:01    344s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:12:01    344s] (I)       blocked tracks on layer2 : = 184918 / 216144 (85.55%)
[09/05 00:12:01    344s] (I)       blocked tracks on layer3 : = 197038 / 238545 (82.60%)
[09/05 00:12:01    344s] (I)       blocked tracks on layer4 : = 184918 / 216144 (85.55%)
[09/05 00:12:01    344s] (I)       blocked tracks on layer5 : = 58083 / 238545 (24.35%)
[09/05 00:12:01    344s] (I)       blocked tracks on layer6 : = 40009 / 144153 (27.75%)
[09/05 00:12:01    344s] (I)       After initializing Early Global Route syMemory usage = 1315.0 MB
[09/05 00:12:01    344s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Reset routing kernel
[09/05 00:12:01    344s] (I)       Started Global Routing ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       ============= Initialization =============
[09/05 00:12:01    344s] (I)       totalPins=789  totalGlobalPin=747 (94.68%)
[09/05 00:12:01    344s] (I)       Started Net group 1 ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Started Build MST ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Generate topology with single threads
[09/05 00:12:01    344s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       total 2D Cap : 394153 = (224507 H, 169646 V)
[09/05 00:12:01    344s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:12:01    344s] (I)       
[09/05 00:12:01    344s] (I)       ============  Phase 1a Route ============
[09/05 00:12:01    344s] (I)       Started Phase 1a ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Started Pattern routing ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:12:01    344s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:01    344s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       
[09/05 00:12:01    344s] (I)       ============  Phase 1b Route ============
[09/05 00:12:01    344s] (I)       Started Phase 1b ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Started Monotonic routing ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:01    344s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310400e+04um
[09/05 00:12:01    344s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       
[09/05 00:12:01    344s] (I)       ============  Phase 1c Route ============
[09/05 00:12:01    344s] (I)       Started Phase 1c ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:01    344s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       
[09/05 00:12:01    344s] (I)       ============  Phase 1d Route ============
[09/05 00:12:01    344s] (I)       Started Phase 1d ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:01    344s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       
[09/05 00:12:01    344s] (I)       ============  Phase 1e Route ============
[09/05 00:12:01    344s] (I)       Started Phase 1e ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Started Route legalization ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:01    344s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310400e+04um
[09/05 00:12:01    344s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Started Layer assignment ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Running layer assignment with 1 threads
[09/05 00:12:01    344s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       
[09/05 00:12:01    344s] (I)       ============  Phase 1l Route ============
[09/05 00:12:01    344s] (I)       Started Phase 1l ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       
[09/05 00:12:01    344s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:12:01    344s] [NR-eGR]                        OverCon            
[09/05 00:12:01    344s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:12:01    344s] [NR-eGR]       Layer                (2)    OverCon 
[09/05 00:12:01    344s] [NR-eGR] ----------------------------------------------
[09/05 00:12:01    344s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:12:01    344s] [NR-eGR]  metal2  (2)         7( 0.12%)   ( 0.12%) 
[09/05 00:12:01    344s] [NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[09/05 00:12:01    344s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:12:01    344s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:12:01    344s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:12:01    344s] [NR-eGR] ----------------------------------------------
[09/05 00:12:01    344s] [NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[09/05 00:12:01    344s] [NR-eGR] 
[09/05 00:12:01    344s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       total 2D Cap : 394981 = (224941 H, 170040 V)
[09/05 00:12:01    344s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:12:01    344s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:12:01    344s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1315.0M
[09/05 00:12:01    344s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.040, MEM:1315.0M
[09/05 00:12:01    344s] OPERPROF: Starting HotSpotCal at level 1, MEM:1315.0M
[09/05 00:12:01    344s] [hotspot] +------------+---------------+---------------+
[09/05 00:12:01    344s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:12:01    344s] [hotspot] +------------+---------------+---------------+
[09/05 00:12:01    344s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:12:01    344s] [hotspot] +------------+---------------+---------------+
[09/05 00:12:01    344s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:12:01    344s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:12:01    344s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1315.0M
[09/05 00:12:01    344s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1315.0M
[09/05 00:12:01    344s] Starting Early Global Route wiring: mem = 1315.0M
[09/05 00:12:01    344s] (I)       ============= track Assignment ============
[09/05 00:12:01    344s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Started Track Assignment ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[09/05 00:12:01    344s] (I)       Running track assignment with 1 threads
[09/05 00:12:01    344s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] (I)       Run Multi-thread track assignment
[09/05 00:12:01    344s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] [NR-eGR] Started Export DB wires ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] [NR-eGR] Started Export all nets ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] [NR-eGR] Started Set wire vias ( Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[09/05 00:12:01    344s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:12:01    344s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[09/05 00:12:01    344s] [NR-eGR] metal2  (2V) length: 5.434520e+03um, number of vias: 1067
[09/05 00:12:01    344s] [NR-eGR] metal3  (3H) length: 5.973050e+03um, number of vias: 116
[09/05 00:12:01    344s] [NR-eGR] metal4  (4V) length: 1.918840e+03um, number of vias: 11
[09/05 00:12:01    344s] [NR-eGR] metal5  (5H) length: 8.525000e+01um, number of vias: 3
[09/05 00:12:01    344s] [NR-eGR] metal6  (6V) length: 4.592000e+01um, number of vias: 0
[09/05 00:12:01    344s] [NR-eGR] Total length: 1.345758e+04um, number of vias: 1955
[09/05 00:12:01    344s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:12:01    344s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/05 00:12:01    344s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:12:01    344s] Early Global Route wiring runtime: 0.05 seconds, mem = 1300.8M
[09/05 00:12:01    344s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.053, MEM:1300.8M
[09/05 00:12:01    344s] Tdgp not successfully inited but do clear! skip clearing
[09/05 00:12:01    344s] 
[09/05 00:12:01    344s] *** Finished incrementalPlace (cpu=0:00:01.8, real=0:00:02.0)***
[09/05 00:12:01    344s] All LLGs are deleted
[09/05 00:12:01    344s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1300.8M
[09/05 00:12:01    344s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1300.8M
[09/05 00:12:01    344s] Start to check current routing status for nets...
[09/05 00:12:01    344s] All nets are already routed correctly.
[09/05 00:12:01    344s] End to check current routing status for nets (mem=1300.8M)
[09/05 00:12:01    344s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:12:01    344s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:12:01    344s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:12:01    344s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:12:01    344s] RC Extraction called in multi-corner(1) mode.
[09/05 00:12:01    344s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:12:01    344s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:12:01    344s] RCMode: PreRoute
[09/05 00:12:01    344s]       RC Corner Indexes            0   
[09/05 00:12:01    344s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:12:01    344s] Resistance Scaling Factor    : 1.00000 
[09/05 00:12:01    344s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:12:01    344s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:12:01    344s] Shrink Factor                : 1.00000
[09/05 00:12:01    344s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:12:01    344s] LayerId::1 widthSet size::1
[09/05 00:12:01    344s] LayerId::2 widthSet size::1
[09/05 00:12:01    344s] LayerId::3 widthSet size::1
[09/05 00:12:01    344s] LayerId::4 widthSet size::1
[09/05 00:12:01    344s] LayerId::5 widthSet size::1
[09/05 00:12:01    344s] LayerId::6 widthSet size::1
[09/05 00:12:01    344s] Updating RC grid for preRoute extraction ...
[09/05 00:12:01    344s] Initializing multi-corner resistance tables ...
[09/05 00:12:01    344s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:12:01    344s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.152331 ; aWlH: 0.000000 ; Pmax: 0.822200 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:12:01    344s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1300.797M)
[09/05 00:12:01    344s] Compute RC Scale Done ...
[09/05 00:12:01    344s] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 996.4M, totSessionCpu=0:05:45 **
[09/05 00:12:01    344s] #################################################################################
[09/05 00:12:01    344s] # Design Stage: PreRoute
[09/05 00:12:01    344s] # Design Name: alu_top_module
[09/05 00:12:01    344s] # Design Mode: 90nm
[09/05 00:12:01    344s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:12:01    344s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:12:01    344s] # Signoff Settings: SI Off 
[09/05 00:12:01    344s] #################################################################################
[09/05 00:12:01    344s] Calculate delays in BcWc mode...
[09/05 00:12:01    344s] Topological Sorting (REAL = 0:00:00.0, MEM = 1291.8M, InitMEM = 1291.8M)
[09/05 00:12:01    344s] Start delay calculation (fullDC) (1 T). (MEM=1291.82)
[09/05 00:12:01    344s] End AAE Lib Interpolated Model. (MEM=1308.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:12:01    344s] Total number of fetched objects 259
[09/05 00:12:01    344s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:12:01    344s] End delay calculation. (MEM=1323.71 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:12:01    344s] End delay calculation (fullDC). (MEM=1323.71 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:12:01    344s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1323.7M) ***
[09/05 00:12:01    344s] *** Check timing (0:00:00.0)
[09/05 00:12:01    344s] Deleting Lib Analyzer.
[09/05 00:12:01    344s] Begin: GigaOpt Optimization in WNS mode
[09/05 00:12:01    344s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[09/05 00:12:01    344s] Info: 31 io nets excluded
[09/05 00:12:01    344s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:12:01    344s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:45.0/0:26:15.0 (0.2), mem = 1339.7M
[09/05 00:12:01    344s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.4
[09/05 00:12:01    344s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:12:01    344s] ### Creating PhyDesignMc. totSessionCpu=0:05:45 mem=1339.7M
[09/05 00:12:01    344s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:12:01    344s] OPERPROF: Starting DPlace-Init at level 1, MEM:1339.7M
[09/05 00:12:01    344s] #spOpts: minPadR=1.1 
[09/05 00:12:01    344s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1339.7M
[09/05 00:12:01    344s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1339.7M
[09/05 00:12:01    344s] Core basic site is core_5040
[09/05 00:12:01    344s] Fast DP-INIT is on for default
[09/05 00:12:01    344s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:12:01    344s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:1355.7M
[09/05 00:12:01    344s] OPERPROF:     Starting CMU at level 3, MEM:1355.7M
[09/05 00:12:01    344s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1355.7M
[09/05 00:12:01    344s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1355.7M
[09/05 00:12:01    344s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1355.7MB).
[09/05 00:12:01    344s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1355.7M
[09/05 00:12:01    344s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:12:01    344s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:45 mem=1355.7M
[09/05 00:12:01    344s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:12:01    344s] 
[09/05 00:12:01    344s] Creating Lib Analyzer ...
[09/05 00:12:01    344s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:12:02    345s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:12:02    345s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:12:02    345s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:12:02    345s] 
[09/05 00:12:02    345s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:12:04    347s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:48 mem=1355.7M
[09/05 00:12:04    347s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:48 mem=1355.7M
[09/05 00:12:04    347s] Creating Lib Analyzer, finished. 
[09/05 00:12:04    347s] 
[09/05 00:12:04    347s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:12:04    347s] ### Creating LA Mngr. totSessionCpu=0:05:48 mem=1355.7M
[09/05 00:12:04    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:48 mem=1355.7M
[09/05 00:12:11    354s] *info: 31 io nets excluded
[09/05 00:12:11    354s] *info: 1 clock net excluded
[09/05 00:12:11    354s] *info: 5 special nets excluded.
[09/05 00:12:11    354s] *info: 7 no-driver nets excluded.
[09/05 00:12:13    356s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.1
[09/05 00:12:13    356s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:12:13    356s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
[09/05 00:12:13    356s] Bottom Preferred Layer:
[09/05 00:12:13    356s]     None
[09/05 00:12:13    356s] Via Pillar Rule:
[09/05 00:12:13    356s]     None
[09/05 00:12:13    356s] 
[09/05 00:12:13    356s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1374.8M) ***
[09/05 00:12:13    356s] 
[09/05 00:12:13    356s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.1
[09/05 00:12:13    356s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:12:13    356s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.4
[09/05 00:12:13    356s] *** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:11.6 (1.0), totSession cpu/real = 0:05:56.6/0:26:26.7 (0.2), mem = 1355.7M
[09/05 00:12:13    356s] 
[09/05 00:12:13    356s] =============================================================================================
[09/05 00:12:13    356s]  Step TAT Report for WnsOpt #1
[09/05 00:12:13    356s] =============================================================================================
[09/05 00:12:13    356s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:12:13    356s] ---------------------------------------------------------------------------------------------
[09/05 00:12:13    356s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:13    356s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  22.4 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:12:13    356s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:13    356s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[09/05 00:12:13    356s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:12:13    356s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:13    356s] [ TransformInit          ]      1   0:00:09.0  (  77.0 % )     0:00:09.0 /  0:00:09.0    1.0
[09/05 00:12:13    356s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[09/05 00:12:13    356s] ---------------------------------------------------------------------------------------------
[09/05 00:12:13    356s]  WnsOpt #1 TOTAL                    0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:11.7    1.0
[09/05 00:12:13    356s] ---------------------------------------------------------------------------------------------
[09/05 00:12:13    356s] 
[09/05 00:12:13    356s] End: GigaOpt Optimization in WNS mode
[09/05 00:12:13    356s] *** Check timing (0:00:00.0)
[09/05 00:12:13    356s] Deleting Lib Analyzer.
[09/05 00:12:13    356s] Begin: GigaOpt Optimization in TNS mode
[09/05 00:12:13    356s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[09/05 00:12:13    356s] Info: 31 io nets excluded
[09/05 00:12:13    356s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:12:13    356s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:56.6/0:26:26.7 (0.2), mem = 1309.7M
[09/05 00:12:13    356s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.5
[09/05 00:12:13    356s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:12:13    356s] ### Creating PhyDesignMc. totSessionCpu=0:05:57 mem=1309.7M
[09/05 00:12:13    356s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:12:13    356s] OPERPROF: Starting DPlace-Init at level 1, MEM:1309.7M
[09/05 00:12:13    356s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:12:13    356s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1309.7M
[09/05 00:12:13    356s] OPERPROF:     Starting CMU at level 3, MEM:1309.7M
[09/05 00:12:13    356s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1309.7M
[09/05 00:12:13    356s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1309.7M
[09/05 00:12:13    356s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1309.7MB).
[09/05 00:12:13    356s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1309.7M
[09/05 00:12:13    356s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:12:13    356s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:57 mem=1309.7M
[09/05 00:12:13    356s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:12:13    356s] 
[09/05 00:12:13    356s] Creating Lib Analyzer ...
[09/05 00:12:13    356s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:12:13    356s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:12:13    356s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:12:13    356s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:12:13    356s] 
[09/05 00:12:13    356s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:12:15    358s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:59 mem=1311.7M
[09/05 00:12:15    358s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:59 mem=1311.7M
[09/05 00:12:15    358s] Creating Lib Analyzer, finished. 
[09/05 00:12:15    358s] 
[09/05 00:12:15    358s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:12:15    358s] ### Creating LA Mngr. totSessionCpu=0:05:59 mem=1311.7M
[09/05 00:12:15    358s] ### Creating LA Mngr, finished. totSessionCpu=0:05:59 mem=1311.7M
[09/05 00:12:22    365s] *info: 31 io nets excluded
[09/05 00:12:22    365s] *info: 1 clock net excluded
[09/05 00:12:22    365s] *info: 5 special nets excluded.
[09/05 00:12:22    365s] *info: 7 no-driver nets excluded.
[09/05 00:12:24    367s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.2
[09/05 00:12:24    367s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:12:24    367s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
[09/05 00:12:24    367s] Optimizer TNS Opt
[09/05 00:12:24    367s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:12:24    367s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1330.8M
[09/05 00:12:24    367s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1330.8M
[09/05 00:12:25    368s] 
[09/05 00:12:25    368s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1330.8M) ***
[09/05 00:12:25    368s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:12:25    368s] Bottom Preferred Layer:
[09/05 00:12:25    368s]     None
[09/05 00:12:25    368s] Via Pillar Rule:
[09/05 00:12:25    368s]     None
[09/05 00:12:25    368s] 
[09/05 00:12:25    368s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1330.8M) ***
[09/05 00:12:25    368s] 
[09/05 00:12:25    368s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.2
[09/05 00:12:25    368s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:12:25    368s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.5
[09/05 00:12:25    368s] *** SetupOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 0:06:08.2/0:26:38.2 (0.2), mem = 1311.7M
[09/05 00:12:25    368s] 
[09/05 00:12:25    368s] =============================================================================================
[09/05 00:12:25    368s]  Step TAT Report for TnsOpt #1
[09/05 00:12:25    368s] =============================================================================================
[09/05 00:12:25    368s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:12:25    368s] ---------------------------------------------------------------------------------------------
[09/05 00:12:25    368s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:25    368s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  19.9 % )     0:00:02.3 /  0:00:02.3    1.0
[09/05 00:12:25    368s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:25    368s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/05 00:12:25    368s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.3 /  0:00:02.3    1.0
[09/05 00:12:25    368s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:25    368s] [ TransformInit          ]      1   0:00:09.0  (  77.7 % )     0:00:09.0 /  0:00:08.9    1.0
[09/05 00:12:25    368s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:25    368s] [ MISC                   ]          0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:12:25    368s] ---------------------------------------------------------------------------------------------
[09/05 00:12:25    368s]  TnsOpt #1 TOTAL                    0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:11.5    1.0
[09/05 00:12:25    368s] ---------------------------------------------------------------------------------------------
[09/05 00:12:25    368s] 
[09/05 00:12:25    368s] End: GigaOpt Optimization in TNS mode
[09/05 00:12:25    368s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/05 00:12:25    368s] Info: 31 io nets excluded
[09/05 00:12:25    368s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:12:25    368s] ### Creating LA Mngr. totSessionCpu=0:06:08 mem=1309.7M
[09/05 00:12:25    368s] ### Creating LA Mngr, finished. totSessionCpu=0:06:08 mem=1309.7M
[09/05 00:12:25    368s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:12:25    368s] ### Creating PhyDesignMc. totSessionCpu=0:06:08 mem=1328.8M
[09/05 00:12:25    368s] OPERPROF: Starting DPlace-Init at level 1, MEM:1328.8M
[09/05 00:12:25    368s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:12:25    368s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1328.8M
[09/05 00:12:25    368s] OPERPROF:     Starting CMU at level 3, MEM:1328.8M
[09/05 00:12:25    368s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1328.8M
[09/05 00:12:25    368s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1328.8M
[09/05 00:12:25    368s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1328.8MB).
[09/05 00:12:25    368s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1328.8M
[09/05 00:12:25    368s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:12:25    368s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:08 mem=1328.8M
[09/05 00:12:25    368s] Begin: Area Reclaim Optimization
[09/05 00:12:25    368s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:08.2/0:26:38.3 (0.2), mem = 1328.8M
[09/05 00:12:25    368s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.6
[09/05 00:12:25    368s] 
[09/05 00:12:25    368s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:12:25    368s] ### Creating LA Mngr. totSessionCpu=0:06:08 mem=1328.8M
[09/05 00:12:25    368s] ### Creating LA Mngr, finished. totSessionCpu=0:06:08 mem=1328.8M
[09/05 00:12:26    369s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1328.8M
[09/05 00:12:26    369s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1328.8M
[09/05 00:12:26    369s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.18
[09/05 00:12:26    369s] +----------+---------+--------+--------+------------+--------+
[09/05 00:12:26    369s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/05 00:12:26    369s] +----------+---------+--------+--------+------------+--------+
[09/05 00:12:26    369s] |     5.18%|        -|   0.000|   0.000|   0:00:00.0| 1328.8M|
[09/05 00:12:26    369s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:12:26    369s] |     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1328.8M|
[09/05 00:12:26    369s] |     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1347.9M|
[09/05 00:12:26    369s] |     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1347.9M|
[09/05 00:12:26    369s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:12:26    369s] |     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1347.9M|
[09/05 00:12:26    369s] +----------+---------+--------+--------+------------+--------+
[09/05 00:12:26    369s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.18
[09/05 00:12:26    369s] 
[09/05 00:12:26    369s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/05 00:12:26    369s] --------------------------------------------------------------
[09/05 00:12:26    369s] |                                   | Total     | Sequential |
[09/05 00:12:26    369s] --------------------------------------------------------------
[09/05 00:12:26    369s] | Num insts resized                 |       0  |       0    |
[09/05 00:12:26    369s] | Num insts undone                  |       0  |       0    |
[09/05 00:12:26    369s] | Num insts Downsized               |       0  |       0    |
[09/05 00:12:26    369s] | Num insts Samesized               |       0  |       0    |
[09/05 00:12:26    369s] | Num insts Upsized                 |       0  |       0    |
[09/05 00:12:26    369s] | Num multiple commits+uncommits    |       0  |       -    |
[09/05 00:12:26    369s] --------------------------------------------------------------
[09/05 00:12:26    369s] Bottom Preferred Layer:
[09/05 00:12:26    369s]     None
[09/05 00:12:26    369s] Via Pillar Rule:
[09/05 00:12:26    369s]     None
[09/05 00:12:26    369s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[09/05 00:12:26    369s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1347.9M
[09/05 00:12:26    369s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1347.9M
[09/05 00:12:26    369s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1347.9M
[09/05 00:12:26    369s] OPERPROF:       Starting CMU at level 4, MEM:1347.9M
[09/05 00:12:26    369s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1347.9M
[09/05 00:12:26    369s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1347.9M
[09/05 00:12:26    369s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1347.9M
[09/05 00:12:26    369s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1347.9M
[09/05 00:12:26    369s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:1347.9M
[09/05 00:12:26    369s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1347.9M
[09/05 00:12:26    369s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20244.3
[09/05 00:12:26    369s] OPERPROF: Starting RefinePlace at level 1, MEM:1347.9M
[09/05 00:12:26    369s] *** Starting refinePlace (0:06:09 mem=1347.9M) ***
[09/05 00:12:26    369s] Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:12:26    369s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:12:26    369s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/05 00:12:26    369s] Type 'man IMPSP-5140' for more detail.
[09/05 00:12:26    369s] **WARN: (IMPSP-315):	Found 211 instances insts with no PG Term connections.
[09/05 00:12:26    369s] Type 'man IMPSP-315' for more detail.
[09/05 00:12:26    369s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1347.9M
[09/05 00:12:26    369s] Starting refinePlace ...
[09/05 00:12:26    369s] 
[09/05 00:12:26    369s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:12:26    369s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:12:26    369s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1347.9MB) @(0:06:09 - 0:06:09).
[09/05 00:12:26    369s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:12:26    369s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1347.9MB
[09/05 00:12:26    369s] Statistics of distance of Instance movement in refine placement:
[09/05 00:12:26    369s]   maximum (X+Y) =         0.00 um
[09/05 00:12:26    369s]   mean    (X+Y) =         0.00 um
[09/05 00:12:26    369s] Summary Report:
[09/05 00:12:26    369s] Instances move: 0 (out of 207 movable)
[09/05 00:12:26    369s] Instances flipped: 0
[09/05 00:12:26    369s] Mean displacement: 0.00 um
[09/05 00:12:26    369s] Max displacement: 0.00 um 
[09/05 00:12:26    369s] Total instances moved : 0
[09/05 00:12:26    369s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.005, MEM:1347.9M
[09/05 00:12:26    369s] Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:12:26    369s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1347.9MB
[09/05 00:12:26    369s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1347.9MB) @(0:06:09 - 0:06:09).
[09/05 00:12:26    369s] *** Finished refinePlace (0:06:09 mem=1347.9M) ***
[09/05 00:12:26    369s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20244.3
[09/05 00:12:26    369s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.009, MEM:1347.9M
[09/05 00:12:26    369s] *** maximum move = 0.00 um ***
[09/05 00:12:26    369s] *** Finished re-routing un-routed nets (1347.9M) ***
[09/05 00:12:26    369s] OPERPROF: Starting DPlace-Init at level 1, MEM:1367.0M
[09/05 00:12:26    369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1367.0M
[09/05 00:12:26    369s] OPERPROF:     Starting CMU at level 3, MEM:1367.0M
[09/05 00:12:26    369s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1367.0M
[09/05 00:12:26    369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1367.0M
[09/05 00:12:26    369s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1367.0M
[09/05 00:12:26    369s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1367.0M
[09/05 00:12:26    369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1367.0M
[09/05 00:12:26    369s] 
[09/05 00:12:26    369s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1367.0M) ***
[09/05 00:12:26    369s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.6
[09/05 00:12:26    369s] *** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:06:09.3/0:26:39.4 (0.2), mem = 1367.0M
[09/05 00:12:26    369s] 
[09/05 00:12:26    369s] =============================================================================================
[09/05 00:12:26    369s]  Step TAT Report for AreaOpt #2
[09/05 00:12:26    369s] =============================================================================================
[09/05 00:12:26    369s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:12:26    369s] ---------------------------------------------------------------------------------------------
[09/05 00:12:26    369s] [ RefinePlace            ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/05 00:12:26    369s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:26    369s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:26    369s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:26    369s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:26    369s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/05 00:12:26    369s] [ OptGetWeight           ]     32   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:26    369s] [ OptEval                ]     32   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.6
[09/05 00:12:26    369s] [ OptCommit              ]     32   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:26    369s] [ PostCommitDelayCalc    ]     33   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[09/05 00:12:26    369s] [ MISC                   ]          0:00:01.0  (  89.6 % )     0:00:01.0 /  0:00:01.0    1.0
[09/05 00:12:26    369s] ---------------------------------------------------------------------------------------------
[09/05 00:12:26    369s]  AreaOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[09/05 00:12:26    369s] ---------------------------------------------------------------------------------------------
[09/05 00:12:26    369s] 
[09/05 00:12:26    369s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:12:26    369s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1309.88M, totSessionCpu=0:06:09).
[09/05 00:12:26    369s] GigaOpt: WNS changes during reclaim: -922337203685477.625 -> -922337203685477.625 (bump 0.0, threshold 0.536) 1
[09/05 00:12:26    369s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[09/05 00:12:26    369s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 268.0) 1
[09/05 00:12:26    369s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[09/05 00:12:26    369s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 268.0) 1
[09/05 00:12:26    369s] Begin: GigaOpt postEco DRV Optimization
[09/05 00:12:26    369s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[09/05 00:12:26    369s] Info: 31 io nets excluded
[09/05 00:12:26    369s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:12:26    369s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:09.3/0:26:39.4 (0.2), mem = 1309.9M
[09/05 00:12:26    369s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.7
[09/05 00:12:26    369s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:12:26    369s] ### Creating PhyDesignMc. totSessionCpu=0:06:09 mem=1309.9M
[09/05 00:12:26    369s] OPERPROF: Starting DPlace-Init at level 1, MEM:1309.9M
[09/05 00:12:26    369s] #spOpts: minPadR=1.1 mergeVia=F 
[09/05 00:12:26    369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1309.9M
[09/05 00:12:26    369s] OPERPROF:     Starting CMU at level 3, MEM:1309.9M
[09/05 00:12:26    369s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1309.9M
[09/05 00:12:26    369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1309.9M
[09/05 00:12:26    369s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1309.9MB).
[09/05 00:12:26    369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1309.9M
[09/05 00:12:26    369s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:12:26    369s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:09 mem=1309.9M
[09/05 00:12:26    369s] 
[09/05 00:12:26    369s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.4377} {6, 0.137, 0.4377} 
[09/05 00:12:26    369s] ### Creating LA Mngr. totSessionCpu=0:06:09 mem=1309.9M
[09/05 00:12:26    369s] ### Creating LA Mngr, finished. totSessionCpu=0:06:09 mem=1309.9M
[09/05 00:12:29    372s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1329.0M
[09/05 00:12:29    372s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1329.0M
[09/05 00:12:29    372s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:12:29    372s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/05 00:12:29    372s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:12:29    372s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/05 00:12:29    372s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:12:29    372s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:12:29    372s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18|          |         |
[09/05 00:12:29    372s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:12:29    372s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18| 0:00:00.0|  1329.0M|
[09/05 00:12:29    372s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:12:29    372s] Bottom Preferred Layer:
[09/05 00:12:29    372s]     None
[09/05 00:12:29    372s] Via Pillar Rule:
[09/05 00:12:29    372s]     None
[09/05 00:12:29    372s] 
[09/05 00:12:29    372s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1329.0M) ***
[09/05 00:12:29    372s] 
[09/05 00:12:29    372s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:12:29    372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.7
[09/05 00:12:29    372s] *** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:06:12.1/0:26:42.2 (0.2), mem = 1309.9M
[09/05 00:12:29    372s] 
[09/05 00:12:29    372s] =============================================================================================
[09/05 00:12:29    372s]  Step TAT Report for DrvOpt #1
[09/05 00:12:29    372s] =============================================================================================
[09/05 00:12:29    372s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:12:29    372s] ---------------------------------------------------------------------------------------------
[09/05 00:12:29    372s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    9.1
[09/05 00:12:29    372s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:29    372s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:12:29    372s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:29    372s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:29    372s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:29    372s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:29    372s] [ MISC                   ]          0:00:02.7  (  99.0 % )     0:00:02.7 /  0:00:02.7    1.0
[09/05 00:12:29    372s] ---------------------------------------------------------------------------------------------
[09/05 00:12:29    372s]  DrvOpt #1 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.7    1.0
[09/05 00:12:29    372s] ---------------------------------------------------------------------------------------------
[09/05 00:12:29    372s] 
[09/05 00:12:29    372s] End: GigaOpt postEco DRV Optimization
[09/05 00:12:29    372s] 
[09/05 00:12:29    372s] Active setup views:
[09/05 00:12:29    372s]  setup
[09/05 00:12:29    372s]   Dominating endpoints: 0
[09/05 00:12:29    372s]   Dominating TNS: -0.000
[09/05 00:12:29    372s] 
[09/05 00:12:29    372s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:12:29    372s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:12:29    372s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:12:29    372s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:12:29    372s] RC Extraction called in multi-corner(1) mode.
[09/05 00:12:29    372s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:12:29    372s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:12:29    372s] RCMode: PreRoute
[09/05 00:12:29    372s]       RC Corner Indexes            0   
[09/05 00:12:29    372s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:12:29    372s] Resistance Scaling Factor    : 1.00000 
[09/05 00:12:29    372s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:12:29    372s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:12:29    372s] Shrink Factor                : 1.00000
[09/05 00:12:29    372s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:12:29    372s] RC Grid backup saved.
[09/05 00:12:29    372s] LayerId::1 widthSet size::1
[09/05 00:12:29    372s] LayerId::2 widthSet size::1
[09/05 00:12:29    372s] LayerId::3 widthSet size::1
[09/05 00:12:29    372s] LayerId::4 widthSet size::1
[09/05 00:12:29    372s] LayerId::5 widthSet size::1
[09/05 00:12:29    372s] LayerId::6 widthSet size::1
[09/05 00:12:29    372s] Skipped RC grid update for preRoute extraction.
[09/05 00:12:29    372s] Initializing multi-corner resistance tables ...
[09/05 00:12:29    372s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:12:29    372s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.822200 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:12:29    372s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1295.680M)
[09/05 00:12:29    372s] Skewing Data Summary (End_of_FINAL)
[09/05 00:12:29    372s] --------------------------------------------------
[09/05 00:12:29    372s]  Total skewed count:0
[09/05 00:12:29    372s] --------------------------------------------------
[09/05 00:12:29    372s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1295.68 MB )
[09/05 00:12:29    372s] (I)       Started Loading and Dumping File ( Curr Mem: 1295.68 MB )
[09/05 00:12:29    372s] (I)       Reading DB...
[09/05 00:12:29    372s] (I)       Read data from FE... (mem=1295.7M)
[09/05 00:12:29    372s] (I)       Read nodes and places... (mem=1295.7M)
[09/05 00:12:29    372s] (I)       Done Read nodes and places (cpu=0.000s, mem=1295.7M)
[09/05 00:12:29    372s] (I)       Read nets... (mem=1295.7M)
[09/05 00:12:29    372s] (I)       Done Read nets (cpu=0.000s, mem=1295.7M)
[09/05 00:12:29    372s] (I)       Done Read data from FE (cpu=0.000s, mem=1295.7M)
[09/05 00:12:29    372s] (I)       before initializing RouteDB syMemory usage = 1295.7 MB
[09/05 00:12:29    372s] (I)       == Non-default Options ==
[09/05 00:12:29    372s] (I)       Build term to term wires                           : false
[09/05 00:12:29    372s] (I)       Maximum routing layer                              : 6
[09/05 00:12:29    372s] (I)       Counted 696 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:12:29    372s] (I)       Use row-based GCell size
[09/05 00:12:29    372s] (I)       GCell unit size  : 5040
[09/05 00:12:29    372s] (I)       GCell multiplier : 1
[09/05 00:12:29    372s] (I)       build grid graph
[09/05 00:12:29    372s] (I)       build grid graph start
[09/05 00:12:29    372s] [NR-eGR] Track table information for default rule: 
[09/05 00:12:29    372s] [NR-eGR] metal1 has no routable track
[09/05 00:12:29    372s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:12:29    372s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:12:29    372s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:12:29    372s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:12:29    372s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:12:29    372s] (I)       build grid graph end
[09/05 00:12:29    372s] (I)       ===========================================================================
[09/05 00:12:29    372s] (I)       == Report All Rule Vias ==
[09/05 00:12:29    372s] (I)       ===========================================================================
[09/05 00:12:29    372s] (I)        Via Rule : (Default)
[09/05 00:12:29    372s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:12:29    372s] (I)       ---------------------------------------------------------------------------
[09/05 00:12:29    372s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:12:29    372s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:12:29    372s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:12:29    372s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:12:29    372s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:12:29    372s] (I)       ===========================================================================
[09/05 00:12:29    372s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1295.68 MB )
[09/05 00:12:29    372s] (I)       Num PG vias on layer 2 : 0
[09/05 00:12:29    372s] (I)       Num PG vias on layer 3 : 0
[09/05 00:12:29    372s] (I)       Num PG vias on layer 4 : 0
[09/05 00:12:29    372s] (I)       Num PG vias on layer 5 : 0
[09/05 00:12:29    372s] (I)       Num PG vias on layer 6 : 0
[09/05 00:12:29    372s] [NR-eGR] Read 1164 PG shapes
[09/05 00:12:29    372s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.68 MB )
[09/05 00:12:29    372s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:12:29    372s] [NR-eGR] #Instance Blockages : 624
[09/05 00:12:29    372s] [NR-eGR] #PG Blockages       : 1164
[09/05 00:12:29    372s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:12:29    372s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:12:29    372s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:12:29    372s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:12:29    372s] (I)       readDataFromPlaceDB
[09/05 00:12:29    372s] (I)       Read net information..
[09/05 00:12:29    372s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:12:29    372s] (I)       Read testcase time = 0.010 seconds
[09/05 00:12:29    372s] 
[09/05 00:12:29    372s] (I)       early_global_route_priority property id does not exist.
[09/05 00:12:29    372s] (I)       Start initializing grid graph
[09/05 00:12:29    372s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:12:29    372s] (I)       End initializing grid graph
[09/05 00:12:29    372s] (I)       Model blockages into capacity
[09/05 00:12:29    372s] (I)       Read Num Blocks=2630  Num Prerouted Wires=0  Num CS=0
[09/05 00:12:29    372s] (I)       Started Modeling ( Curr Mem: 1295.68 MB )
[09/05 00:12:29    372s] (I)       Layer 1 (V) : #blockages 862 : #preroutes 0
[09/05 00:12:29    372s] (I)       Layer 2 (H) : #blockages 854 : #preroutes 0
[09/05 00:12:29    372s] (I)       Layer 3 (V) : #blockages 418 : #preroutes 0
[09/05 00:12:29    372s] (I)       Layer 4 (H) : #blockages 304 : #preroutes 0
[09/05 00:12:29    372s] (I)       Layer 5 (V) : #blockages 192 : #preroutes 0
[09/05 00:12:29    372s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1295.68 MB )
[09/05 00:12:29    372s] (I)       -- layer congestion ratio --
[09/05 00:12:29    372s] (I)       Layer 1 : 0.100000
[09/05 00:12:29    372s] (I)       Layer 2 : 0.700000
[09/05 00:12:29    372s] (I)       Layer 3 : 0.700000
[09/05 00:12:29    372s] (I)       Layer 4 : 0.700000
[09/05 00:12:29    372s] (I)       Layer 5 : 0.700000
[09/05 00:12:29    372s] (I)       Layer 6 : 0.700000
[09/05 00:12:29    372s] (I)       ----------------------------
[09/05 00:12:29    372s] (I)       Number of ignored nets = 0
[09/05 00:12:29    372s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:12:29    372s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:12:29    372s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:12:29    372s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:12:29    372s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:12:29    372s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:12:29    372s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:12:29    372s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:12:29    372s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:12:29    372s] (I)       Before initializing Early Global Route syMemory usage = 1295.7 MB
[09/05 00:12:29    372s] (I)       Ndr track 0 does not exist
[09/05 00:12:29    372s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:12:29    372s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:12:29    372s] (I)       Core area           : (-121060, -160060) - (121060, 157460)
[09/05 00:12:29    372s] (I)       Site width          :   620  (dbu)
[09/05 00:12:29    372s] (I)       Row height          :  5040  (dbu)
[09/05 00:12:29    372s] (I)       GCell width         :  5040  (dbu)
[09/05 00:12:29    372s] (I)       GCell height        :  5040  (dbu)
[09/05 00:12:29    372s] (I)       Grid                :   155   171     6
[09/05 00:12:29    372s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:12:29    372s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:12:29    372s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:12:29    372s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:12:29    372s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:12:29    372s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:12:29    372s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:12:29    372s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:12:29    372s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:12:29    372s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:12:29    372s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:12:29    372s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:12:29    372s] (I)       --------------------------------------------------------
[09/05 00:12:29    372s] 
[09/05 00:12:29    372s] [NR-eGR] ============ Routing rule table ============
[09/05 00:12:29    372s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:12:29    372s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:12:29    372s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:12:29    372s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:12:29    372s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:12:29    372s] [NR-eGR] ========================================
[09/05 00:12:29    372s] [NR-eGR] 
[09/05 00:12:29    372s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:12:29    372s] (I)       blocked tracks on layer2 : = 184918 / 216144 (85.55%)
[09/05 00:12:29    372s] (I)       blocked tracks on layer3 : = 197038 / 238545 (82.60%)
[09/05 00:12:29    372s] (I)       blocked tracks on layer4 : = 184918 / 216144 (85.55%)
[09/05 00:12:29    372s] (I)       blocked tracks on layer5 : = 58083 / 238545 (24.35%)
[09/05 00:12:29    372s] (I)       blocked tracks on layer6 : = 40009 / 144153 (27.75%)
[09/05 00:12:29    372s] (I)       After initializing Early Global Route syMemory usage = 1296.7 MB
[09/05 00:12:29    372s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Reset routing kernel
[09/05 00:12:29    372s] (I)       Started Global Routing ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       ============= Initialization =============
[09/05 00:12:29    372s] (I)       totalPins=789  totalGlobalPin=747 (94.68%)
[09/05 00:12:29    372s] (I)       Started Net group 1 ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Started Build MST ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Generate topology with single threads
[09/05 00:12:29    372s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       total 2D Cap : 394153 = (224507 H, 169646 V)
[09/05 00:12:29    372s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:12:29    372s] (I)       
[09/05 00:12:29    372s] (I)       ============  Phase 1a Route ============
[09/05 00:12:29    372s] (I)       Started Phase 1a ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Started Pattern routing ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:12:29    372s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:29    372s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       
[09/05 00:12:29    372s] (I)       ============  Phase 1b Route ============
[09/05 00:12:29    372s] (I)       Started Phase 1b ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Started Monotonic routing ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:29    372s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310400e+04um
[09/05 00:12:29    372s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       
[09/05 00:12:29    372s] (I)       ============  Phase 1c Route ============
[09/05 00:12:29    372s] (I)       Started Phase 1c ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:29    372s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       
[09/05 00:12:29    372s] (I)       ============  Phase 1d Route ============
[09/05 00:12:29    372s] (I)       Started Phase 1d ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:29    372s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       
[09/05 00:12:29    372s] (I)       ============  Phase 1e Route ============
[09/05 00:12:29    372s] (I)       Started Phase 1e ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Started Route legalization ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:12:29    372s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310400e+04um
[09/05 00:12:29    372s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Started Layer assignment ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Running layer assignment with 1 threads
[09/05 00:12:29    372s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       
[09/05 00:12:29    372s] (I)       ============  Phase 1l Route ============
[09/05 00:12:29    372s] (I)       Started Phase 1l ( Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       
[09/05 00:12:29    372s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:12:29    372s] [NR-eGR]                        OverCon            
[09/05 00:12:29    372s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:12:29    372s] [NR-eGR]       Layer                (2)    OverCon 
[09/05 00:12:29    372s] [NR-eGR] ----------------------------------------------
[09/05 00:12:29    372s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:12:29    372s] [NR-eGR]  metal2  (2)         7( 0.12%)   ( 0.12%) 
[09/05 00:12:29    372s] [NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[09/05 00:12:29    372s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:12:29    372s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:12:29    372s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:12:29    372s] [NR-eGR] ----------------------------------------------
[09/05 00:12:29    372s] [NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[09/05 00:12:29    372s] [NR-eGR] 
[09/05 00:12:29    372s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] (I)       total 2D Cap : 394981 = (224941 H, 170040 V)
[09/05 00:12:29    372s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:12:29    372s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:12:29    372s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1296.74 MB )
[09/05 00:12:29    372s] OPERPROF: Starting HotSpotCal at level 1, MEM:1296.7M
[09/05 00:12:29    372s] [hotspot] +------------+---------------+---------------+
[09/05 00:12:29    372s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:12:29    372s] [hotspot] +------------+---------------+---------------+
[09/05 00:12:29    372s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:12:29    372s] [hotspot] +------------+---------------+---------------+
[09/05 00:12:29    372s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:12:29    372s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:12:29    372s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1296.7M
[09/05 00:12:29    372s] Starting delay calculation for Setup views
[09/05 00:12:29    372s] #################################################################################
[09/05 00:12:29    372s] # Design Stage: PreRoute
[09/05 00:12:29    372s] # Design Name: alu_top_module
[09/05 00:12:29    372s] # Design Mode: 90nm
[09/05 00:12:29    372s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:12:29    372s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:12:29    372s] # Signoff Settings: SI Off 
[09/05 00:12:29    372s] #################################################################################
[09/05 00:12:29    372s] Calculate delays in BcWc mode...
[09/05 00:12:29    372s] Topological Sorting (REAL = 0:00:00.0, MEM = 1294.7M, InitMEM = 1294.7M)
[09/05 00:12:29    372s] Start delay calculation (fullDC) (1 T). (MEM=1294.74)
[09/05 00:12:29    372s] End AAE Lib Interpolated Model. (MEM=1310.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:12:29    372s] Total number of fetched objects 259
[09/05 00:12:29    372s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:12:29    372s] End delay calculation. (MEM=1326.63 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:12:29    372s] End delay calculation (fullDC). (MEM=1326.63 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:12:29    372s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1326.6M) ***
[09/05 00:12:29    372s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:12 mem=1326.6M)
[09/05 00:12:29    372s] Reported timing to dir ./timingReports
[09/05 00:12:29    372s] **optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 1040.7M, totSessionCpu=0:06:12 **
[09/05 00:12:29    372s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1280.6M
[09/05 00:12:29    372s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1280.6M
[09/05 00:12:30    372s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:56, mem = 1041.9M, totSessionCpu=0:06:12 **
[09/05 00:12:30    372s] Deleting Cell Server ...
[09/05 00:12:30    372s] Deleting Lib Analyzer.
[09/05 00:12:30    372s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[09/05 00:12:30    372s] Type 'man IMPOPT-3195' for more detail.
[09/05 00:12:30    372s] *** Finished optDesign ***
[09/05 00:12:30    372s] 
[09/05 00:12:30    372s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:57.2 real=0:00:58.6)
[09/05 00:12:30    372s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[09/05 00:12:30    372s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.9 real=0:00:11.9)
[09/05 00:12:30    372s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.6 real=0:00:04.6)
[09/05 00:12:30    372s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[09/05 00:12:30    372s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:11.7 real=0:00:11.7)
[09/05 00:12:30    372s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:11.5 real=0:00:11.5)
[09/05 00:12:30    372s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:12:30    372s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:12:30    372s] clean pInstBBox. size 0
[09/05 00:12:30    372s] All LLGs are deleted
[09/05 00:12:30    372s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1294.9M
[09/05 00:12:30    372s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1294.9M
[09/05 00:12:30    372s] #optDebug: fT-D <X 1 0 0 0>
[09/05 00:12:30    372s] VSMManager cleared!
[09/05 00:12:30    372s] **place_opt_design ... cpu = 0:00:55, real = 0:00:56, mem = 1243.9M **
[09/05 00:12:30    372s] *** Finished GigaPlace ***
[09/05 00:12:30    372s] 
[09/05 00:12:30    372s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:12:30    372s] Severity  ID               Count  Summary                                  
[09/05 00:12:30    372s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[09/05 00:12:30    372s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[09/05 00:12:30    372s] WARNING   IMPSP-5140           2  Global net connect rules have not been c...
[09/05 00:12:30    372s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[09/05 00:12:30    372s] WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
[09/05 00:12:30    372s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/05 00:12:30    372s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[09/05 00:12:30    372s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[09/05 00:12:30    372s] *** Message Summary: 15 warning(s), 0 error(s)
[09/05 00:12:30    372s] 
[09/05 00:12:30    372s] 
[09/05 00:12:30    372s] =============================================================================================
[09/05 00:12:30    372s]  Final TAT Report for place_opt_design
[09/05 00:12:30    372s] =============================================================================================
[09/05 00:12:30    372s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:12:30    372s] ---------------------------------------------------------------------------------------------
[09/05 00:12:30    372s] [ WnsOpt                 ]      1   0:00:11.7  (  20.8 % )     0:00:11.7 /  0:00:11.7    1.0
[09/05 00:12:30    372s] [ TnsOpt                 ]      1   0:00:11.5  (  20.6 % )     0:00:11.5 /  0:00:11.5    1.0
[09/05 00:12:30    372s] [ GlobalOpt              ]      1   0:00:11.9  (  21.3 % )     0:00:11.9 /  0:00:11.9    1.0
[09/05 00:12:30    372s] [ DrvOpt                 ]      1   0:00:02.8  (   4.9 % )     0:00:02.8 /  0:00:02.7    1.0
[09/05 00:12:30    372s] [ SimplifyNetlist        ]      1   0:00:03.9  (   7.0 % )     0:00:03.9 /  0:00:03.9    1.0
[09/05 00:12:30    372s] [ AreaOpt                ]      2   0:00:04.5  (   8.0 % )     0:00:04.6 /  0:00:04.6    1.0
[09/05 00:12:30    372s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.0
[09/05 00:12:30    372s] [ IncrReplace            ]      1   0:00:01.9  (   3.4 % )     0:00:01.9 /  0:00:01.9    1.0
[09/05 00:12:30    372s] [ RefinePlace            ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/05 00:12:30    372s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:12:30    372s] [ FullDelayCalc          ]      2   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:12:30    372s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:00.3    0.2
[09/05 00:12:30    372s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:12:30    372s] [ DrvReport              ]      2   0:00:01.4  (   2.5 % )     0:00:01.4 /  0:00:00.0    0.0
[09/05 00:12:30    372s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[09/05 00:12:30    372s] [ MISC                   ]          0:00:05.9  (  10.6 % )     0:00:05.9 /  0:00:05.9    1.0
[09/05 00:12:30    372s] ---------------------------------------------------------------------------------------------
[09/05 00:12:30    372s]  place_opt_design TOTAL             0:00:55.9  ( 100.0 % )     0:00:55.9 /  0:00:54.6    1.0
[09/05 00:12:30    372s] ---------------------------------------------------------------------------------------------
[09/05 00:12:30    372s] 
[09/05 00:13:29    383s] <CMD> create_ccopt_clock_tree_spec
[09/05 00:13:29    383s] Creating clock tree spec for modes (timing configs): const
[09/05 00:13:29    383s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[09/05 00:13:29    383s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:13:29    383s] Summary for sequential cells identification: 
[09/05 00:13:29    383s]   Identified SBFF number: 42
[09/05 00:13:29    383s]   Identified MBFF number: 0
[09/05 00:13:29    383s]   Identified SB Latch number: 0
[09/05 00:13:29    383s]   Identified MB Latch number: 0
[09/05 00:13:29    383s]   Not identified SBFF number: 10
[09/05 00:13:29    383s]   Not identified MBFF number: 0
[09/05 00:13:29    383s]   Not identified SB Latch number: 0
[09/05 00:13:29    383s]   Not identified MB Latch number: 0
[09/05 00:13:29    383s]   Number of sequential cells which are not FFs: 27
[09/05 00:13:29    383s]  Visiting view : setup
[09/05 00:13:29    383s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:13:29    383s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:13:29    383s]  Visiting view : hold
[09/05 00:13:29    383s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:13:29    383s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:13:29    383s]  Setting StdDelay to 53.60
[09/05 00:13:29    383s] Creating Cell Server, finished. 
[09/05 00:13:29    383s] 
[09/05 00:13:29    383s] Reset timing graph...
[09/05 00:13:29    383s] Ignoring AAE DB Resetting ...
[09/05 00:13:29    383s] Reset timing graph done.
[09/05 00:13:29    383s] Ignoring AAE DB Resetting ...
[09/05 00:13:29    383s] Analyzing clock structure...
[09/05 00:13:29    383s] Analyzing clock structure done.
[09/05 00:13:29    383s] Reset timing graph...
[09/05 00:13:29    383s] Ignoring AAE DB Resetting ...
[09/05 00:13:29    383s] Reset timing graph done.
[09/05 00:13:29    383s] Extracting original clock gating for clk...
[09/05 00:13:29    383s]   clock_tree clk contains 1 sinks and 0 clock gates.
[09/05 00:13:29    383s]     Found 1 implicit ignore or stop or exclude pin - run report_ccopt_clock_trees -list_special_pins for more details.
[09/05 00:13:29    383s]   Extraction for clk complete.
[09/05 00:13:29    383s] Extracting original clock gating for clk done.
[09/05 00:13:29    383s] The skew group clk/const was created. It contains 1 sinks and 1 sources.
[09/05 00:13:29    383s] Checking clock tree convergence...
[09/05 00:13:29    383s] Checking clock tree convergence done.
[09/05 00:13:29    383s] <CMD> ctd_win -side none -id ctd_window
[09/05 00:13:29    383s] Clock tree timing engine global stage delay update for worst_case:setup.late...
[09/05 00:13:29    383s] Turning off fast DC mode./nEnd AAE Lib Interpolated Model. (MEM=1233.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:13:29    383s] Clock tree timing engine global stage delay update for worst_case:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/05 00:13:54    389s] <CMD> selectObject IO_Pin clk_in
[09/05 00:13:54    389s] <CMD> selectInst clk
[09/05 00:13:54    389s] <CMD> selectObject Net clk_in
[09/05 00:13:54    389s] <CMD> zoomSelected
[09/05 00:14:03    390s] <CMD> deselectObject Net clk_in
[09/05 00:14:03    390s] <CMD> deselectInst clk
[09/05 00:14:03    390s] <CMD> deselectObject IO_Pin clk_in
[09/05 00:14:09    392s] <CMD> selectObject IO_Pin clk_in
[09/05 00:14:09    392s] <CMD> selectInst clk
[09/05 00:14:09    392s] <CMD> selectObject Net clk_in
[09/05 00:14:09    392s] <CMD> zoomSelected
[09/05 00:14:12    392s] <CMD> deselectObject Net clk_in
[09/05 00:14:12    392s] <CMD> deselectInst clk
[09/05 00:14:12    392s] <CMD> deselectObject IO_Pin clk_in
[09/05 00:15:38    408s] <CMD> fit
[09/05 00:15:53    410s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/05 00:15:53    410s] <CMD> optDesign -postCTS
[09/05 00:15:53    410s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 957.6M, totSessionCpu=0:06:51 **
[09/05 00:15:53    410s] **INFO: User settings:
[09/05 00:15:53    410s] setExtractRCMode -engine                   preRoute
[09/05 00:15:53    410s] setDelayCalMode -enable_high_fanout        true
[09/05 00:15:53    410s] setDelayCalMode -eng_copyNetPropToNewNet   true
[09/05 00:15:53    410s] setDelayCalMode -engine                    aae
[09/05 00:15:53    410s] setDelayCalMode -ignoreNetLoad             false
[09/05 00:15:53    410s] setOptMode -activeHoldViews                { hold }
[09/05 00:15:53    410s] setOptMode -activeSetupViews               { setup }
[09/05 00:15:53    410s] setOptMode -autoSetupViews                 { setup}
[09/05 00:15:53    410s] setOptMode -autoTDGRSetupViews             { setup}
[09/05 00:15:53    410s] setOptMode -drcMargin                      0
[09/05 00:15:53    410s] setOptMode -fixCap                         true
[09/05 00:15:53    410s] setOptMode -fixDrc                         true
[09/05 00:15:53    410s] setOptMode -fixFanoutLoad                  false
[09/05 00:15:53    410s] setOptMode -fixTran                        true
[09/05 00:15:53    410s] setOptMode -optimizeFF                     true
[09/05 00:15:53    410s] setOptMode -setupTargetSlack               0
[09/05 00:15:53    410s] setPlaceMode -place_design_floorplan_mode  false
[09/05 00:15:53    410s] setAnalysisMode -checkType                 setup
[09/05 00:15:53    410s] setAnalysisMode -clkSrcPath                true
[09/05 00:15:53    410s] setAnalysisMode -clockPropagation          forcedIdeal
[09/05 00:15:53    410s] setAnalysisMode -usefulSkew                true
[09/05 00:15:53    410s] setAnalysisMode -virtualIPO                false
[09/05 00:15:53    410s] 
[09/05 00:15:53    410s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:15:53    410s] Need call spDPlaceInit before registerPrioInstLoc.
[09/05 00:15:53    410s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:53    410s] GigaOpt running with 1 threads.
[09/05 00:15:53    410s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:15:53    410s] OPERPROF: Starting DPlace-Init at level 1, MEM:1271.3M
[09/05 00:15:53    410s] #spOpts: mergeVia=F 
[09/05 00:15:53    410s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1271.3M
[09/05 00:15:53    410s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1271.3M
[09/05 00:15:53    410s] Core basic site is core_5040
[09/05 00:15:53    410s] Fast DP-INIT is on for default
[09/05 00:15:53    410s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:15:53    410s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1288.1M
[09/05 00:15:53    410s] OPERPROF:     Starting CMU at level 3, MEM:1288.1M
[09/05 00:15:53    410s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1288.1M
[09/05 00:15:53    410s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1288.1M
[09/05 00:15:53    410s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1288.1MB).
[09/05 00:15:53    410s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1288.1M
[09/05 00:15:53    410s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:53    410s] 
[09/05 00:15:53    410s] Creating Lib Analyzer ...
[09/05 00:15:53    410s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:53    410s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:15:53    410s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:15:53    410s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:15:53    410s] 
[09/05 00:15:53    410s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:15:55    413s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:53 mem=1294.1M
[09/05 00:15:55    413s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:53 mem=1294.1M
[09/05 00:15:55    413s] Creating Lib Analyzer, finished. 
[09/05 00:15:55    413s] Effort level <high> specified for reg2reg path_group
[09/05 00:15:55    413s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:15:55    413s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:15:55    413s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:15:55    413s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:15:55    413s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:15:55    413s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:15:55    413s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:15:55    413s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:15:55    413s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:15:55    413s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:15:55    413s] 	...
[09/05 00:15:55    413s] 	Reporting only the 20 first cells found...
[09/05 00:15:55    413s] 
[09/05 00:15:55    413s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 980.9M, totSessionCpu=0:06:53 **
[09/05 00:15:55    413s] *** optDesign -postCTS ***
[09/05 00:15:55    413s] DRC Margin: user margin 0.0; extra margin 0.2
[09/05 00:15:55    413s] Hold Target Slack: user slack 0
[09/05 00:15:55    413s] Setup Target Slack: user slack 0; extra slack 0.0
[09/05 00:15:55    413s] setUsefulSkewMode -ecoRoute false
[09/05 00:15:55    413s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[09/05 00:15:55    413s] Type 'man IMPOPT-3195' for more detail.
[09/05 00:15:55    413s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1296.1M
[09/05 00:15:55    413s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1296.1M
[09/05 00:15:55    413s] Deleting Cell Server ...
[09/05 00:15:55    413s] Deleting Lib Analyzer.
[09/05 00:15:55    413s] Multi-VT timing optimization disabled based on library information.
[09/05 00:15:55    413s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:15:55    413s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:15:55    413s] Summary for sequential cells identification: 
[09/05 00:15:55    413s]   Identified SBFF number: 42
[09/05 00:15:55    413s]   Identified MBFF number: 0
[09/05 00:15:55    413s]   Identified SB Latch number: 0
[09/05 00:15:55    413s]   Identified MB Latch number: 0
[09/05 00:15:55    413s]   Not identified SBFF number: 10
[09/05 00:15:55    413s]   Not identified MBFF number: 0
[09/05 00:15:55    413s]   Not identified SB Latch number: 0
[09/05 00:15:55    413s]   Not identified MB Latch number: 0
[09/05 00:15:55    413s]   Number of sequential cells which are not FFs: 27
[09/05 00:15:55    413s]  Visiting view : setup
[09/05 00:15:55    413s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:15:55    413s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:15:55    413s]  Visiting view : hold
[09/05 00:15:55    413s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:15:55    413s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:15:55    413s]  Setting StdDelay to 53.60
[09/05 00:15:55    413s] Creating Cell Server, finished. 
[09/05 00:15:55    413s] 
[09/05 00:15:56    413s] Deleting Cell Server ...
[09/05 00:15:56    413s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:56    413s] All LLGs are deleted
[09/05 00:15:56    413s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1296.1M
[09/05 00:15:56    413s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1296.1M
[09/05 00:15:56    413s] Start to check current routing status for nets...
[09/05 00:15:56    413s] All nets are already routed correctly.
[09/05 00:15:56    413s] End to check current routing status for nets (mem=1296.1M)
[09/05 00:15:56    413s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1286.5M
[09/05 00:15:56    413s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1286.5M
[09/05 00:15:56    413s] Fast DP-INIT is on for default
[09/05 00:15:56    413s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1286.5M
[09/05 00:15:56    413s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1286.5M
[09/05 00:15:56    413s] Starting delay calculation for Setup views
[09/05 00:15:56    413s] #################################################################################
[09/05 00:15:56    413s] # Design Stage: PreRoute
[09/05 00:15:56    413s] # Design Name: alu_top_module
[09/05 00:15:56    413s] # Design Mode: 90nm
[09/05 00:15:56    413s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:15:56    413s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:15:56    413s] # Signoff Settings: SI Off 
[09/05 00:15:56    413s] #################################################################################
[09/05 00:15:56    413s] Calculate delays in BcWc mode...
[09/05 00:15:56    413s] Topological Sorting (REAL = 0:00:00.0, MEM = 1284.5M, InitMEM = 1284.5M)
[09/05 00:15:56    413s] Start delay calculation (fullDC) (1 T). (MEM=1284.53)
[09/05 00:15:56    413s] End AAE Lib Interpolated Model. (MEM=1300.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:15:56    413s] Total number of fetched objects 259
[09/05 00:15:56    413s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:15:56    413s] End delay calculation. (MEM=1271.72 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:15:56    413s] End delay calculation (fullDC). (MEM=1271.72 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:15:56    413s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1271.7M) ***
[09/05 00:15:56    413s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:54 mem=1271.7M)
[09/05 00:15:56    413s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 998.0M, totSessionCpu=0:06:54 **
[09/05 00:15:56    413s] ** INFO : this run is activating low effort ccoptDesign flow
[09/05 00:15:56    413s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:15:56    413s] ### Creating PhyDesignMc. totSessionCpu=0:06:54 mem=1245.0M
[09/05 00:15:56    413s] OPERPROF: Starting DPlace-Init at level 1, MEM:1245.0M
[09/05 00:15:56    413s] #spOpts: mergeVia=F 
[09/05 00:15:56    413s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1245.0M
[09/05 00:15:56    413s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1245.0M
[09/05 00:15:56    413s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1245.0MB).
[09/05 00:15:56    413s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:1245.0M
[09/05 00:15:56    413s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:15:56    413s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:54 mem=1245.0M
[09/05 00:15:56    413s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:15:56    413s] #optDebug: fT-E <X 2 0 0 1>
[09/05 00:15:56    413s] *** Starting optimizing excluded clock nets MEM= 1245.0M) ***
[09/05 00:15:56    413s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1245.0M) ***
[09/05 00:15:56    413s] *** Starting optimizing excluded clock nets MEM= 1245.0M) ***
[09/05 00:15:56    413s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1245.0M) ***
[09/05 00:15:56    413s] Info: Done creating the CCOpt slew target map.
[09/05 00:15:56    413s] Begin: GigaOpt high fanout net optimization
[09/05 00:15:56    413s] GigaOpt HFN: use maxLocalDensity 1.2
[09/05 00:15:56    413s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/05 00:15:56    413s] Info: 31 io nets excluded
[09/05 00:15:56    413s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:15:56    413s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:53.8/0:30:09.4 (0.2), mem = 1245.0M
[09/05 00:15:56    413s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.8
[09/05 00:15:56    413s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:15:56    413s] ### Creating PhyDesignMc. totSessionCpu=0:06:54 mem=1253.0M
[09/05 00:15:56    413s] OPERPROF: Starting DPlace-Init at level 1, MEM:1253.0M
[09/05 00:15:56    413s] #spOpts: mergeVia=F 
[09/05 00:15:56    413s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1253.0M
[09/05 00:15:56    413s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.011, MEM:1253.0M
[09/05 00:15:56    413s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1253.0MB).
[09/05 00:15:56    413s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1253.0M
[09/05 00:15:56    413s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:15:56    413s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:54 mem=1253.0M
[09/05 00:15:56    413s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:56    413s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:56    413s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:56    413s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:56    414s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:56    414s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:56    414s] ### Creating LA Mngr. totSessionCpu=0:06:54 mem=1353.0M
[09/05 00:15:56    414s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:15:59    416s] ### Creating LA Mngr, finished. totSessionCpu=0:06:57 mem=1369.0M
[09/05 00:15:59    416s] 
[09/05 00:15:59    416s] Creating Lib Analyzer ...
[09/05 00:15:59    416s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:15:59    416s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:15:59    416s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:15:59    416s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:15:59    416s] 
[09/05 00:15:59    416s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:16:01    419s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:59 mem=1369.0M
[09/05 00:16:01    419s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:59 mem=1369.0M
[09/05 00:16:01    419s] Creating Lib Analyzer, finished. 
[09/05 00:16:01    419s] 
[09/05 00:16:01    419s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.4377} {6, 0.137, 0.4377} 
[09/05 00:16:01    419s] ### Creating LA Mngr. totSessionCpu=0:06:59 mem=1369.0M
[09/05 00:16:01    419s] ### Creating LA Mngr, finished. totSessionCpu=0:06:59 mem=1369.0M
[09/05 00:16:04    422s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:16:04    422s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:16:04    422s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.8
[09/05 00:16:04    422s] *** DrvOpt [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:07:02.2/0:30:17.8 (0.2), mem = 1369.0M
[09/05 00:16:04    422s] 
[09/05 00:16:04    422s] =============================================================================================
[09/05 00:16:04    422s]  Step TAT Report for DrvOpt #2
[09/05 00:16:04    422s] =============================================================================================
[09/05 00:16:04    422s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:16:04    422s] ---------------------------------------------------------------------------------------------
[09/05 00:16:04    422s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/05 00:16:04    422s] [ LibAnalyzerInit        ]      2   0:00:05.3  (  62.7 % )     0:00:05.3 /  0:00:05.3    1.0
[09/05 00:16:04    422s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:04    422s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:16:04    422s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:05.3 /  0:00:05.3    1.0
[09/05 00:16:04    422s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:16:04    422s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:04    422s] [ MISC                   ]          0:00:02.8  (  33.1 % )     0:00:02.8 /  0:00:02.8    1.0
[09/05 00:16:04    422s] ---------------------------------------------------------------------------------------------
[09/05 00:16:04    422s]  DrvOpt #2 TOTAL                    0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.4    1.0
[09/05 00:16:04    422s] ---------------------------------------------------------------------------------------------
[09/05 00:16:04    422s] 
[09/05 00:16:04    422s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/05 00:16:04    422s] End: GigaOpt high fanout net optimization
[09/05 00:16:04    422s] Deleting Lib Analyzer.
[09/05 00:16:04    422s] Begin: GigaOpt Global Optimization
[09/05 00:16:04    422s] *info: use new DP (enabled)
[09/05 00:16:04    422s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/05 00:16:04    422s] Info: 31 io nets excluded
[09/05 00:16:04    422s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:16:04    422s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:02.3/0:30:17.9 (0.2), mem = 1369.0M
[09/05 00:16:04    422s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.9
[09/05 00:16:04    422s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:16:04    422s] ### Creating PhyDesignMc. totSessionCpu=0:07:02 mem=1369.0M
[09/05 00:16:04    422s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:16:04    422s] OPERPROF: Starting DPlace-Init at level 1, MEM:1369.0M
[09/05 00:16:04    422s] #spOpts: mergeVia=F 
[09/05 00:16:04    422s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1369.0M
[09/05 00:16:04    422s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1369.0M
[09/05 00:16:04    422s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1369.0MB).
[09/05 00:16:04    422s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1369.0M
[09/05 00:16:04    422s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:16:04    422s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:02 mem=1369.0M
[09/05 00:16:04    422s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:04    422s] 
[09/05 00:16:04    422s] Creating Lib Analyzer ...
[09/05 00:16:04    422s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:04    422s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:16:04    422s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:16:04    422s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:16:04    422s] 
[09/05 00:16:04    422s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:16:07    424s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:05 mem=1369.0M
[09/05 00:16:07    424s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:05 mem=1369.0M
[09/05 00:16:07    424s] Creating Lib Analyzer, finished. 
[09/05 00:16:07    424s] 
[09/05 00:16:07    424s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:16:07    424s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1369.0M
[09/05 00:16:07    424s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1369.0M
[09/05 00:16:14    431s] *info: 31 io nets excluded
[09/05 00:16:14    431s] *info: 1 clock net excluded
[09/05 00:16:14    431s] *info: 5 special nets excluded.
[09/05 00:16:14    431s] *info: 7 no-driver nets excluded.
[09/05 00:16:16    433s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1388.1M
[09/05 00:16:16    433s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1388.1M
[09/05 00:16:16    434s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:16:16    434s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:16:16    434s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
[09/05 00:16:16    434s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:16:16    434s] |   0.000|   0.000|     5.18%|   0:00:00.0| 1388.1M|     setup|       NA| NA                |
[09/05 00:16:16    434s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:16:16    434s] 
[09/05 00:16:16    434s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1388.1M) ***
[09/05 00:16:16    434s] 
[09/05 00:16:16    434s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1388.1M) ***
[09/05 00:16:16    434s] Bottom Preferred Layer:
[09/05 00:16:16    434s]     None
[09/05 00:16:16    434s] Via Pillar Rule:
[09/05 00:16:16    434s]     None
[09/05 00:16:16    434s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:16:16    434s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:16:16    434s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.9
[09/05 00:16:16    434s] *** SetupOpt [finish] : cpu/real = 0:00:11.9/0:00:11.8 (1.0), totSession cpu/real = 0:07:14.1/0:30:29.7 (0.2), mem = 1369.0M
[09/05 00:16:16    434s] 
[09/05 00:16:16    434s] =============================================================================================
[09/05 00:16:16    434s]  Step TAT Report for GlobalOpt #2
[09/05 00:16:16    434s] =============================================================================================
[09/05 00:16:16    434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:16:16    434s] ---------------------------------------------------------------------------------------------
[09/05 00:16:16    434s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[09/05 00:16:16    434s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  22.2 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:16:16    434s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:16    434s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/05 00:16:16    434s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:16:16    434s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:16    434s] [ TransformInit          ]      1   0:00:08.9  (  75.1 % )     0:00:08.9 /  0:00:08.9    1.0
[09/05 00:16:16    434s] [ MISC                   ]          0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:16:16    434s] ---------------------------------------------------------------------------------------------
[09/05 00:16:16    434s]  GlobalOpt #2 TOTAL                 0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:11.9    1.0
[09/05 00:16:16    434s] ---------------------------------------------------------------------------------------------
[09/05 00:16:16    434s] 
[09/05 00:16:16    434s] End: GigaOpt Global Optimization
[09/05 00:16:16    434s] *** Check timing (0:00:00.0)
[09/05 00:16:16    434s] Deleting Lib Analyzer.
[09/05 00:16:16    434s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[09/05 00:16:16    434s] Info: 31 io nets excluded
[09/05 00:16:16    434s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:16:16    434s] ### Creating LA Mngr. totSessionCpu=0:07:14 mem=1320.0M
[09/05 00:16:16    434s] ### Creating LA Mngr, finished. totSessionCpu=0:07:14 mem=1320.0M
[09/05 00:16:16    434s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/05 00:16:16    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1320.0M
[09/05 00:16:16    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1320.0M
[09/05 00:16:16    434s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:16    434s] Begin: GigaOpt Optimization in WNS mode
[09/05 00:16:16    434s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[09/05 00:16:16    434s] Info: 31 io nets excluded
[09/05 00:16:16    434s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:16:16    434s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:14.2/0:30:29.8 (0.2), mem = 1318.0M
[09/05 00:16:16    434s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.10
[09/05 00:16:16    434s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:16:16    434s] ### Creating PhyDesignMc. totSessionCpu=0:07:14 mem=1318.0M
[09/05 00:16:16    434s] OPERPROF: Starting DPlace-Init at level 1, MEM:1318.0M
[09/05 00:16:16    434s] #spOpts: mergeVia=F 
[09/05 00:16:16    434s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1318.0M
[09/05 00:16:16    434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1318.0M
[09/05 00:16:16    434s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1318.0MB).
[09/05 00:16:16    434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1318.0M
[09/05 00:16:16    434s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:16:16    434s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:14 mem=1318.0M
[09/05 00:16:16    434s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:16    434s] 
[09/05 00:16:16    434s] Creating Lib Analyzer ...
[09/05 00:16:16    434s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:16    434s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:16:16    434s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:16:16    434s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:16:16    434s] 
[09/05 00:16:16    434s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:16:19    436s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:17 mem=1322.0M
[09/05 00:16:19    436s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:17 mem=1322.0M
[09/05 00:16:19    436s] Creating Lib Analyzer, finished. 
[09/05 00:16:19    436s] 
[09/05 00:16:19    436s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:16:19    436s] ### Creating LA Mngr. totSessionCpu=0:07:17 mem=1322.0M
[09/05 00:16:19    436s] ### Creating LA Mngr, finished. totSessionCpu=0:07:17 mem=1322.0M
[09/05 00:16:26    443s] *info: 31 io nets excluded
[09/05 00:16:26    443s] *info: 1 clock net excluded
[09/05 00:16:26    443s] *info: 5 special nets excluded.
[09/05 00:16:26    443s] *info: 7 no-driver nets excluded.
[09/05 00:16:28    445s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.3
[09/05 00:16:28    445s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:16:28    445s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
[09/05 00:16:28    445s] Bottom Preferred Layer:
[09/05 00:16:28    445s]     None
[09/05 00:16:28    445s] Via Pillar Rule:
[09/05 00:16:28    445s]     None
[09/05 00:16:28    445s] 
[09/05 00:16:28    445s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1341.1M) ***
[09/05 00:16:28    445s] 
[09/05 00:16:28    445s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.3
[09/05 00:16:28    445s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:16:28    445s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.10
[09/05 00:16:28    445s] *** SetupOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 0:07:25.6/0:30:41.2 (0.2), mem = 1322.0M
[09/05 00:16:28    445s] 
[09/05 00:16:28    445s] =============================================================================================
[09/05 00:16:28    445s]  Step TAT Report for WnsOpt #2
[09/05 00:16:28    445s] =============================================================================================
[09/05 00:16:28    445s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:16:28    445s] ---------------------------------------------------------------------------------------------
[09/05 00:16:28    445s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:28    445s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  22.3 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:16:28    445s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:28    445s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:16:28    445s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:16:28    445s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:28    445s] [ TransformInit          ]      1   0:00:08.9  (  77.4 % )     0:00:08.9 /  0:00:08.9    1.0
[09/05 00:16:28    445s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[09/05 00:16:28    445s] ---------------------------------------------------------------------------------------------
[09/05 00:16:28    445s]  WnsOpt #2 TOTAL                    0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:11.5    1.0
[09/05 00:16:28    445s] ---------------------------------------------------------------------------------------------
[09/05 00:16:28    445s] 
[09/05 00:16:28    445s] End: GigaOpt Optimization in WNS mode
[09/05 00:16:28    445s] Deleting Lib Analyzer.
[09/05 00:16:28    445s] Begin: GigaOpt Optimization in TNS mode
[09/05 00:16:28    445s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[09/05 00:16:28    445s] Info: 31 io nets excluded
[09/05 00:16:28    445s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:16:28    445s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:25.7/0:30:41.2 (0.2), mem = 1320.0M
[09/05 00:16:28    445s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.11
[09/05 00:16:28    445s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:16:28    445s] ### Creating PhyDesignMc. totSessionCpu=0:07:26 mem=1320.0M
[09/05 00:16:28    445s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:16:28    445s] OPERPROF: Starting DPlace-Init at level 1, MEM:1320.0M
[09/05 00:16:28    445s] #spOpts: mergeVia=F 
[09/05 00:16:28    445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1320.0M
[09/05 00:16:28    445s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1320.0M
[09/05 00:16:28    445s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1320.0MB).
[09/05 00:16:28    445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1320.0M
[09/05 00:16:28    445s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:16:28    445s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:26 mem=1320.0M
[09/05 00:16:28    445s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:28    445s] 
[09/05 00:16:28    445s] Creating Lib Analyzer ...
[09/05 00:16:28    445s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:28    445s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:16:28    445s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:16:28    445s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:16:28    445s] 
[09/05 00:16:28    445s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:16:30    447s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:28 mem=1322.0M
[09/05 00:16:30    447s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:28 mem=1322.0M
[09/05 00:16:30    447s] Creating Lib Analyzer, finished. 
[09/05 00:16:30    447s] 
[09/05 00:16:30    447s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:16:30    447s] ### Creating LA Mngr. totSessionCpu=0:07:28 mem=1322.0M
[09/05 00:16:30    447s] ### Creating LA Mngr, finished. totSessionCpu=0:07:28 mem=1322.0M
[09/05 00:16:37    454s] *info: 31 io nets excluded
[09/05 00:16:37    454s] *info: 1 clock net excluded
[09/05 00:16:37    454s] *info: 5 special nets excluded.
[09/05 00:16:37    454s] *info: 7 no-driver nets excluded.
[09/05 00:16:39    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.4
[09/05 00:16:39    456s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:16:39    456s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
[09/05 00:16:39    456s] Optimizer TNS Opt
[09/05 00:16:39    456s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:16:39    456s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1341.1M
[09/05 00:16:39    456s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1341.1M
[09/05 00:16:39    456s] 
[09/05 00:16:39    456s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1341.1M) ***
[09/05 00:16:39    456s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:16:39    456s] Bottom Preferred Layer:
[09/05 00:16:39    456s]     None
[09/05 00:16:39    456s] Via Pillar Rule:
[09/05 00:16:39    456s]     None
[09/05 00:16:39    456s] 
[09/05 00:16:39    456s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1341.1M) ***
[09/05 00:16:39    456s] 
[09/05 00:16:39    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.4
[09/05 00:16:39    456s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:16:39    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.11
[09/05 00:16:39    456s] *** SetupOpt [finish] : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 0:07:37.0/0:30:52.5 (0.2), mem = 1322.0M
[09/05 00:16:39    456s] 
[09/05 00:16:39    456s] =============================================================================================
[09/05 00:16:39    456s]  Step TAT Report for TnsOpt #2
[09/05 00:16:39    456s] =============================================================================================
[09/05 00:16:39    456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:16:39    456s] ---------------------------------------------------------------------------------------------
[09/05 00:16:39    456s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:39    456s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  19.1 % )     0:00:02.2 /  0:00:02.2    1.0
[09/05 00:16:39    456s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:39    456s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:16:39    456s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.2 /  0:00:02.2    1.0
[09/05 00:16:39    456s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:39    456s] [ TransformInit          ]      1   0:00:08.9  (  78.4 % )     0:00:08.9 /  0:00:08.8    1.0
[09/05 00:16:39    456s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:39    456s] [ MISC                   ]          0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:16:39    456s] ---------------------------------------------------------------------------------------------
[09/05 00:16:39    456s]  TnsOpt #2 TOTAL                    0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:11.3    1.0
[09/05 00:16:39    456s] ---------------------------------------------------------------------------------------------
[09/05 00:16:39    456s] 
[09/05 00:16:39    456s] End: GigaOpt Optimization in TNS mode
[09/05 00:16:39    456s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/05 00:16:39    456s] Info: 31 io nets excluded
[09/05 00:16:39    456s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:16:39    456s] ### Creating LA Mngr. totSessionCpu=0:07:37 mem=1320.0M
[09/05 00:16:39    456s] ### Creating LA Mngr, finished. totSessionCpu=0:07:37 mem=1320.0M
[09/05 00:16:39    456s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:16:39    456s] ### Creating PhyDesignMc. totSessionCpu=0:07:37 mem=1339.1M
[09/05 00:16:39    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:1339.1M
[09/05 00:16:39    456s] #spOpts: mergeVia=F 
[09/05 00:16:39    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1339.1M
[09/05 00:16:39    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1339.1M
[09/05 00:16:39    456s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1339.1MB).
[09/05 00:16:39    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1339.1M
[09/05 00:16:39    456s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:16:39    456s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:37 mem=1339.1M
[09/05 00:16:39    456s] Begin: Area Reclaim Optimization
[09/05 00:16:39    456s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:37.0/0:30:52.6 (0.2), mem = 1339.1M
[09/05 00:16:39    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.12
[09/05 00:16:39    456s] 
[09/05 00:16:39    456s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:16:39    456s] ### Creating LA Mngr. totSessionCpu=0:07:37 mem=1339.1M
[09/05 00:16:39    456s] ### Creating LA Mngr, finished. totSessionCpu=0:07:37 mem=1339.1M
[09/05 00:16:39    457s] Usable buffer cells for single buffer setup transform:
[09/05 00:16:39    457s] BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
[09/05 00:16:39    457s] Number of usable buffer cells above: 14
[09/05 00:16:40    457s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1339.1M
[09/05 00:16:40    457s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1339.1M
[09/05 00:16:40    457s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.18
[09/05 00:16:40    457s] +----------+---------+--------+--------+------------+--------+
[09/05 00:16:40    457s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/05 00:16:40    457s] +----------+---------+--------+--------+------------+--------+
[09/05 00:16:40    457s] |     5.18%|        -|   0.100|   0.000|   0:00:00.0| 1339.1M|
[09/05 00:16:40    458s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
[09/05 00:16:40    458s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:16:40    458s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
[09/05 00:16:40    458s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
[09/05 00:16:40    458s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
[09/05 00:16:40    458s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:16:40    458s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
[09/05 00:16:40    458s] +----------+---------+--------+--------+------------+--------+
[09/05 00:16:40    458s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 5.18
[09/05 00:16:40    458s] 
[09/05 00:16:40    458s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/05 00:16:40    458s] --------------------------------------------------------------
[09/05 00:16:40    458s] |                                   | Total     | Sequential |
[09/05 00:16:40    458s] --------------------------------------------------------------
[09/05 00:16:40    458s] | Num insts resized                 |       0  |       0    |
[09/05 00:16:40    458s] | Num insts undone                  |       0  |       0    |
[09/05 00:16:40    458s] | Num insts Downsized               |       0  |       0    |
[09/05 00:16:40    458s] | Num insts Samesized               |       0  |       0    |
[09/05 00:16:40    458s] | Num insts Upsized                 |       0  |       0    |
[09/05 00:16:40    458s] | Num multiple commits+uncommits    |       0  |       -    |
[09/05 00:16:40    458s] --------------------------------------------------------------
[09/05 00:16:40    458s] Bottom Preferred Layer:
[09/05 00:16:40    458s]     None
[09/05 00:16:40    458s] Via Pillar Rule:
[09/05 00:16:40    458s]     None
[09/05 00:16:40    458s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[09/05 00:16:40    458s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1359.7M
[09/05 00:16:40    458s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1359.7M
[09/05 00:16:40    458s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1359.7M
[09/05 00:16:40    458s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1359.7M
[09/05 00:16:40    458s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1359.7M
[09/05 00:16:40    458s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1359.7M
[09/05 00:16:40    458s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1359.7M
[09/05 00:16:40    458s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:1359.7M
[09/05 00:16:40    458s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20244.4
[09/05 00:16:40    458s] OPERPROF: Starting RefinePlace at level 1, MEM:1359.7M
[09/05 00:16:40    458s] *** Starting refinePlace (0:07:38 mem=1359.7M) ***
[09/05 00:16:40    458s] Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:16:40    458s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:16:40    458s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/05 00:16:40    458s] Type 'man IMPSP-5140' for more detail.
[09/05 00:16:40    458s] **WARN: (IMPSP-315):	Found 211 instances insts with no PG Term connections.
[09/05 00:16:40    458s] Type 'man IMPSP-315' for more detail.
[09/05 00:16:40    458s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1359.7M
[09/05 00:16:40    458s] Starting refinePlace ...
[09/05 00:16:40    458s] 
[09/05 00:16:40    458s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:16:40    458s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:16:40    458s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1359.7MB) @(0:07:38 - 0:07:38).
[09/05 00:16:40    458s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:16:40    458s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1359.7MB
[09/05 00:16:40    458s] Statistics of distance of Instance movement in refine placement:
[09/05 00:16:40    458s]   maximum (X+Y) =         0.00 um
[09/05 00:16:40    458s]   mean    (X+Y) =         0.00 um
[09/05 00:16:40    458s] Summary Report:
[09/05 00:16:40    458s] Instances move: 0 (out of 207 movable)
[09/05 00:16:40    458s] Instances flipped: 0
[09/05 00:16:40    458s] Mean displacement: 0.00 um
[09/05 00:16:40    458s] Max displacement: 0.00 um 
[09/05 00:16:40    458s] Total instances moved : 0
[09/05 00:16:40    458s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.005, MEM:1359.7M
[09/05 00:16:40    458s] Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:16:40    458s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1359.7MB
[09/05 00:16:40    458s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1359.7MB) @(0:07:38 - 0:07:38).
[09/05 00:16:40    458s] *** Finished refinePlace (0:07:38 mem=1359.7M) ***
[09/05 00:16:40    458s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20244.4
[09/05 00:16:40    458s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.009, MEM:1359.7M
[09/05 00:16:40    458s] *** maximum move = 0.00 um ***
[09/05 00:16:40    458s] *** Finished re-routing un-routed nets (1359.7M) ***
[09/05 00:16:40    458s] OPERPROF: Starting DPlace-Init at level 1, MEM:1378.7M
[09/05 00:16:40    458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1378.7M
[09/05 00:16:40    458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1378.7M
[09/05 00:16:40    458s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1378.7M
[09/05 00:16:40    458s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1378.7M
[09/05 00:16:40    458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1378.7M
[09/05 00:16:40    458s] 
[09/05 00:16:40    458s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1378.7M) ***
[09/05 00:16:40    458s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.12
[09/05 00:16:40    458s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:07:38.2/0:30:53.8 (0.2), mem = 1378.7M
[09/05 00:16:40    458s] 
[09/05 00:16:40    458s] =============================================================================================
[09/05 00:16:40    458s]  Step TAT Report for AreaOpt #3
[09/05 00:16:40    458s] =============================================================================================
[09/05 00:16:40    458s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:16:40    458s] ---------------------------------------------------------------------------------------------
[09/05 00:16:40    458s] [ RefinePlace            ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[09/05 00:16:40    458s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    7.4
[09/05 00:16:40    458s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:40    458s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:40    458s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:40    458s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.1    1.0
[09/05 00:16:40    458s] [ OptGetWeight           ]     48   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:40    458s] [ OptEval                ]     48   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.2
[09/05 00:16:40    458s] [ OptCommit              ]     48   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:40    458s] [ PostCommitDelayCalc    ]     49   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[09/05 00:16:40    458s] [ MISC                   ]          0:00:01.0  (  81.6 % )     0:00:01.0 /  0:00:01.0    1.0
[09/05 00:16:40    458s] ---------------------------------------------------------------------------------------------
[09/05 00:16:40    458s]  AreaOpt #3 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[09/05 00:16:40    458s] ---------------------------------------------------------------------------------------------
[09/05 00:16:40    458s] 
[09/05 00:16:40    458s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:16:40    458s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1321.66M, totSessionCpu=0:07:38).
[09/05 00:16:40    458s] All LLGs are deleted
[09/05 00:16:40    458s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1321.7M
[09/05 00:16:40    458s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1321.7M
[09/05 00:16:40    458s] ### Creating LA Mngr. totSessionCpu=0:07:38 mem=1321.7M
[09/05 00:16:40    458s] ### Creating LA Mngr, finished. totSessionCpu=0:07:38 mem=1321.7M
[09/05 00:16:40    458s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Started Loading and Dumping File ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Reading DB...
[09/05 00:16:40    458s] (I)       Read data from FE... (mem=1321.7M)
[09/05 00:16:40    458s] (I)       Read nodes and places... (mem=1321.7M)
[09/05 00:16:40    458s] (I)       Done Read nodes and places (cpu=0.000s, mem=1321.7M)
[09/05 00:16:40    458s] (I)       Read nets... (mem=1321.7M)
[09/05 00:16:40    458s] (I)       Done Read nets (cpu=0.000s, mem=1321.7M)
[09/05 00:16:40    458s] (I)       Done Read data from FE (cpu=0.000s, mem=1321.7M)
[09/05 00:16:40    458s] (I)       before initializing RouteDB syMemory usage = 1321.7 MB
[09/05 00:16:40    458s] (I)       == Non-default Options ==
[09/05 00:16:40    458s] (I)       Maximum routing layer                              : 6
[09/05 00:16:40    458s] (I)       Counted 696 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:16:40    458s] (I)       Use row-based GCell size
[09/05 00:16:40    458s] (I)       GCell unit size  : 5040
[09/05 00:16:40    458s] (I)       GCell multiplier : 1
[09/05 00:16:40    458s] (I)       build grid graph
[09/05 00:16:40    458s] (I)       build grid graph start
[09/05 00:16:40    458s] [NR-eGR] Track table information for default rule: 
[09/05 00:16:40    458s] [NR-eGR] metal1 has no routable track
[09/05 00:16:40    458s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:16:40    458s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:16:40    458s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:16:40    458s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:16:40    458s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:16:40    458s] (I)       build grid graph end
[09/05 00:16:40    458s] (I)       ===========================================================================
[09/05 00:16:40    458s] (I)       == Report All Rule Vias ==
[09/05 00:16:40    458s] (I)       ===========================================================================
[09/05 00:16:40    458s] (I)        Via Rule : (Default)
[09/05 00:16:40    458s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:16:40    458s] (I)       ---------------------------------------------------------------------------
[09/05 00:16:40    458s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[09/05 00:16:40    458s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[09/05 00:16:40    458s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[09/05 00:16:40    458s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[09/05 00:16:40    458s] (I)        5   17 : VIA56_HH                   78 : VIA56_HH_2cut_alt_W      
[09/05 00:16:40    458s] (I)       ===========================================================================
[09/05 00:16:40    458s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Num PG vias on layer 2 : 0
[09/05 00:16:40    458s] (I)       Num PG vias on layer 3 : 0
[09/05 00:16:40    458s] (I)       Num PG vias on layer 4 : 0
[09/05 00:16:40    458s] (I)       Num PG vias on layer 5 : 0
[09/05 00:16:40    458s] (I)       Num PG vias on layer 6 : 0
[09/05 00:16:40    458s] [NR-eGR] Read 1164 PG shapes
[09/05 00:16:40    458s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:16:40    458s] [NR-eGR] #Instance Blockages : 624
[09/05 00:16:40    458s] [NR-eGR] #PG Blockages       : 1164
[09/05 00:16:40    458s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:16:40    458s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:16:40    458s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:16:40    458s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:16:40    458s] (I)       readDataFromPlaceDB
[09/05 00:16:40    458s] (I)       Read net information..
[09/05 00:16:40    458s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:16:40    458s] (I)       Read testcase time = 0.000 seconds
[09/05 00:16:40    458s] 
[09/05 00:16:40    458s] (I)       early_global_route_priority property id does not exist.
[09/05 00:16:40    458s] (I)       Start initializing grid graph
[09/05 00:16:40    458s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:16:40    458s] (I)       End initializing grid graph
[09/05 00:16:40    458s] (I)       Model blockages into capacity
[09/05 00:16:40    458s] (I)       Read Num Blocks=2630  Num Prerouted Wires=0  Num CS=0
[09/05 00:16:40    458s] (I)       Started Modeling ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Layer 1 (V) : #blockages 862 : #preroutes 0
[09/05 00:16:40    458s] (I)       Layer 2 (H) : #blockages 854 : #preroutes 0
[09/05 00:16:40    458s] (I)       Layer 3 (V) : #blockages 418 : #preroutes 0
[09/05 00:16:40    458s] (I)       Layer 4 (H) : #blockages 304 : #preroutes 0
[09/05 00:16:40    458s] (I)       Layer 5 (V) : #blockages 192 : #preroutes 0
[09/05 00:16:40    458s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       -- layer congestion ratio --
[09/05 00:16:40    458s] (I)       Layer 1 : 0.100000
[09/05 00:16:40    458s] (I)       Layer 2 : 0.700000
[09/05 00:16:40    458s] (I)       Layer 3 : 0.700000
[09/05 00:16:40    458s] (I)       Layer 4 : 0.700000
[09/05 00:16:40    458s] (I)       Layer 5 : 0.700000
[09/05 00:16:40    458s] (I)       Layer 6 : 0.700000
[09/05 00:16:40    458s] (I)       ----------------------------
[09/05 00:16:40    458s] (I)       Number of ignored nets = 0
[09/05 00:16:40    458s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:16:40    458s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:16:40    458s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:16:40    458s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:16:40    458s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:16:40    458s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:16:40    458s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:16:40    458s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:16:40    458s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:16:40    458s] (I)       Before initializing Early Global Route syMemory usage = 1321.7 MB
[09/05 00:16:40    458s] (I)       Ndr track 0 does not exist
[09/05 00:16:40    458s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:16:40    458s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:16:40    458s] (I)       Core area           : (-121060, -160060) - (121060, 157460)
[09/05 00:16:40    458s] (I)       Site width          :   620  (dbu)
[09/05 00:16:40    458s] (I)       Row height          :  5040  (dbu)
[09/05 00:16:40    458s] (I)       GCell width         :  5040  (dbu)
[09/05 00:16:40    458s] (I)       GCell height        :  5040  (dbu)
[09/05 00:16:40    458s] (I)       Grid                :   155   171     6
[09/05 00:16:40    458s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:16:40    458s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:16:40    458s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:16:40    458s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:16:40    458s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:16:40    458s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:16:40    458s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:16:40    458s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:16:40    458s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:16:40    458s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:16:40    458s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:16:40    458s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:16:40    458s] (I)       --------------------------------------------------------
[09/05 00:16:40    458s] 
[09/05 00:16:40    458s] [NR-eGR] ============ Routing rule table ============
[09/05 00:16:40    458s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:16:40    458s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:16:40    458s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:16:40    458s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:16:40    458s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:16:40    458s] [NR-eGR] ========================================
[09/05 00:16:40    458s] [NR-eGR] 
[09/05 00:16:40    458s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:16:40    458s] (I)       blocked tracks on layer2 : = 184918 / 216144 (85.55%)
[09/05 00:16:40    458s] (I)       blocked tracks on layer3 : = 197038 / 238545 (82.60%)
[09/05 00:16:40    458s] (I)       blocked tracks on layer4 : = 184918 / 216144 (85.55%)
[09/05 00:16:40    458s] (I)       blocked tracks on layer5 : = 58083 / 238545 (24.35%)
[09/05 00:16:40    458s] (I)       blocked tracks on layer6 : = 40009 / 144153 (27.75%)
[09/05 00:16:40    458s] (I)       After initializing Early Global Route syMemory usage = 1321.7 MB
[09/05 00:16:40    458s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Reset routing kernel
[09/05 00:16:40    458s] (I)       Started Global Routing ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       ============= Initialization =============
[09/05 00:16:40    458s] (I)       totalPins=789  totalGlobalPin=747 (94.68%)
[09/05 00:16:40    458s] (I)       Started Net group 1 ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Started Build MST ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Generate topology with single threads
[09/05 00:16:40    458s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       total 2D Cap : 394153 = (224507 H, 169646 V)
[09/05 00:16:40    458s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:16:40    458s] (I)       
[09/05 00:16:40    458s] (I)       ============  Phase 1a Route ============
[09/05 00:16:40    458s] (I)       Started Phase 1a ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Started Pattern routing ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:16:40    458s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:16:40    458s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       
[09/05 00:16:40    458s] (I)       ============  Phase 1b Route ============
[09/05 00:16:40    458s] (I)       Started Phase 1b ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Started Monotonic routing ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:16:40    458s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310400e+04um
[09/05 00:16:40    458s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       
[09/05 00:16:40    458s] (I)       ============  Phase 1c Route ============
[09/05 00:16:40    458s] (I)       Started Phase 1c ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:16:40    458s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       
[09/05 00:16:40    458s] (I)       ============  Phase 1d Route ============
[09/05 00:16:40    458s] (I)       Started Phase 1d ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:16:40    458s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       
[09/05 00:16:40    458s] (I)       ============  Phase 1e Route ============
[09/05 00:16:40    458s] (I)       Started Phase 1e ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Started Route legalization ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Usage: 2600 = (1178 H, 1422 V) = (0.52% H, 0.84% V) = (5.937e+03um H, 7.167e+03um V)
[09/05 00:16:40    458s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310400e+04um
[09/05 00:16:40    458s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Started Layer assignment ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Running layer assignment with 1 threads
[09/05 00:16:40    458s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       
[09/05 00:16:40    458s] (I)       ============  Phase 1l Route ============
[09/05 00:16:40    458s] (I)       Started Phase 1l ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       
[09/05 00:16:40    458s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:16:40    458s] [NR-eGR]                        OverCon            
[09/05 00:16:40    458s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:16:40    458s] [NR-eGR]       Layer                (2)    OverCon 
[09/05 00:16:40    458s] [NR-eGR] ----------------------------------------------
[09/05 00:16:40    458s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:16:40    458s] [NR-eGR]  metal2  (2)         7( 0.12%)   ( 0.12%) 
[09/05 00:16:40    458s] [NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[09/05 00:16:40    458s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:16:40    458s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:16:40    458s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:16:40    458s] [NR-eGR] ----------------------------------------------
[09/05 00:16:40    458s] [NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[09/05 00:16:40    458s] [NR-eGR] 
[09/05 00:16:40    458s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       total 2D Cap : 394981 = (224941 H, 170040 V)
[09/05 00:16:40    458s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:16:40    458s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:16:40    458s] (I)       ============= track Assignment ============
[09/05 00:16:40    458s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Started Track Assignment ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[09/05 00:16:40    458s] (I)       Running track assignment with 1 threads
[09/05 00:16:40    458s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] (I)       Run Multi-thread track assignment
[09/05 00:16:40    458s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] [NR-eGR] Started Export DB wires ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] [NR-eGR] Started Export all nets ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] [NR-eGR] Started Set wire vias ( Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[09/05 00:16:40    458s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:16:40    458s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[09/05 00:16:40    458s] [NR-eGR] metal2  (2V) length: 5.434528e+03um, number of vias: 1083
[09/05 00:16:40    458s] [NR-eGR] metal3  (3H) length: 5.973058e+03um, number of vias: 132
[09/05 00:16:40    458s] [NR-eGR] metal4  (4V) length: 1.918863e+03um, number of vias: 57
[09/05 00:16:40    458s] [NR-eGR] metal5  (5H) length: 8.527300e+01um, number of vias: 3
[09/05 00:16:40    458s] [NR-eGR] metal6  (6V) length: 4.592000e+01um, number of vias: 0
[09/05 00:16:40    458s] [NR-eGR] Total length: 1.345764e+04um, number of vias: 2033
[09/05 00:16:40    458s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:16:40    458s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/05 00:16:40    458s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:16:40    458s] Saved RC grid cleaned up.
[09/05 00:16:40    458s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1307.46 MB )
[09/05 00:16:40    458s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:16:40    458s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:16:40    458s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:16:40    458s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:16:40    458s] RC Extraction called in multi-corner(1) mode.
[09/05 00:16:40    458s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:16:40    458s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:16:40    458s] RCMode: PreRoute
[09/05 00:16:40    458s]       RC Corner Indexes            0   
[09/05 00:16:40    458s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:16:40    458s] Resistance Scaling Factor    : 1.00000 
[09/05 00:16:40    458s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:16:40    458s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:16:40    458s] Shrink Factor                : 1.00000
[09/05 00:16:40    458s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:16:40    458s] LayerId::1 widthSet size::1
[09/05 00:16:40    458s] LayerId::2 widthSet size::1
[09/05 00:16:40    458s] LayerId::3 widthSet size::1
[09/05 00:16:40    458s] LayerId::4 widthSet size::1
[09/05 00:16:40    458s] LayerId::5 widthSet size::1
[09/05 00:16:40    458s] LayerId::6 widthSet size::1
[09/05 00:16:40    458s] Updating RC grid for preRoute extraction ...
[09/05 00:16:40    458s] Initializing multi-corner resistance tables ...
[09/05 00:16:40    458s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:16:40    458s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.152334 ; aWlH: 0.000000 ; Pmax: 0.822200 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:16:40    458s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1307.461M)
[09/05 00:16:40    458s] Compute RC Scale Done ...
[09/05 00:16:40    458s] OPERPROF: Starting HotSpotCal at level 1, MEM:1307.5M
[09/05 00:16:40    458s] [hotspot] +------------+---------------+---------------+
[09/05 00:16:40    458s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:16:40    458s] [hotspot] +------------+---------------+---------------+
[09/05 00:16:40    458s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:16:40    458s] [hotspot] +------------+---------------+---------------+
[09/05 00:16:40    458s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:16:40    458s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:16:40    458s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1307.5M
[09/05 00:16:40    458s] #################################################################################
[09/05 00:16:40    458s] # Design Stage: PreRoute
[09/05 00:16:40    458s] # Design Name: alu_top_module
[09/05 00:16:40    458s] # Design Mode: 90nm
[09/05 00:16:40    458s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:16:40    458s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:16:40    458s] # Signoff Settings: SI Off 
[09/05 00:16:40    458s] #################################################################################
[09/05 00:16:40    458s] Calculate delays in BcWc mode...
[09/05 00:16:40    458s] Topological Sorting (REAL = 0:00:00.0, MEM = 1305.5M, InitMEM = 1305.5M)
[09/05 00:16:40    458s] Start delay calculation (fullDC) (1 T). (MEM=1305.46)
[09/05 00:16:40    458s] End AAE Lib Interpolated Model. (MEM=1321.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:16:40    458s] Total number of fetched objects 259
[09/05 00:16:40    458s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:16:40    458s] End delay calculation. (MEM=1338.09 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:16:40    458s] End delay calculation (fullDC). (MEM=1338.09 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:16:40    458s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1338.1M) ***
[09/05 00:16:40    458s] Begin: GigaOpt postEco DRV Optimization
[09/05 00:16:40    458s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[09/05 00:16:41    458s] Info: 31 io nets excluded
[09/05 00:16:41    458s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:16:41    458s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:38.6/0:30:54.1 (0.2), mem = 1338.1M
[09/05 00:16:41    458s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.13
[09/05 00:16:41    458s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:16:41    458s] ### Creating PhyDesignMc. totSessionCpu=0:07:39 mem=1338.1M
[09/05 00:16:41    458s] OPERPROF: Starting DPlace-Init at level 1, MEM:1338.1M
[09/05 00:16:41    458s] #spOpts: mergeVia=F 
[09/05 00:16:41    458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1338.1M
[09/05 00:16:41    458s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1338.1M
[09/05 00:16:41    458s] Core basic site is core_5040
[09/05 00:16:41    458s] Fast DP-INIT is on for default
[09/05 00:16:41    458s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:16:41    458s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:1370.1M
[09/05 00:16:41    458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1370.1M
[09/05 00:16:41    458s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1370.1MB).
[09/05 00:16:41    458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1370.1M
[09/05 00:16:41    458s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:16:41    458s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:39 mem=1370.1M
[09/05 00:16:41    458s] 
[09/05 00:16:41    458s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.4377} {6, 0.137, 0.4377} 
[09/05 00:16:41    458s] ### Creating LA Mngr. totSessionCpu=0:07:39 mem=1370.1M
[09/05 00:16:41    458s] ### Creating LA Mngr, finished. totSessionCpu=0:07:39 mem=1370.1M
[09/05 00:16:43    461s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1389.2M
[09/05 00:16:43    461s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1389.2M
[09/05 00:16:43    461s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:16:43    461s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/05 00:16:43    461s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:16:43    461s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/05 00:16:43    461s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:16:43    461s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:16:43    461s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18|          |         |
[09/05 00:16:43    461s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:16:43    461s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18| 0:00:00.0|  1389.2M|
[09/05 00:16:43    461s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:16:43    461s] Bottom Preferred Layer:
[09/05 00:16:43    461s]     None
[09/05 00:16:43    461s] Via Pillar Rule:
[09/05 00:16:43    461s]     None
[09/05 00:16:43    461s] 
[09/05 00:16:43    461s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1389.2M) ***
[09/05 00:16:43    461s] 
[09/05 00:16:43    461s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:16:43    461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.13
[09/05 00:16:43    461s] *** DrvOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:07:41.3/0:30:56.9 (0.2), mem = 1370.1M
[09/05 00:16:43    461s] 
[09/05 00:16:43    461s] =============================================================================================
[09/05 00:16:43    461s]  Step TAT Report for DrvOpt #3
[09/05 00:16:43    461s] =============================================================================================
[09/05 00:16:43    461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:16:43    461s] ---------------------------------------------------------------------------------------------
[09/05 00:16:43    461s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:43    461s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:43    461s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[09/05 00:16:43    461s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[09/05 00:16:43    461s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:43    461s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:43    461s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:43    461s] [ MISC                   ]          0:00:02.7  (  98.9 % )     0:00:02.7 /  0:00:02.7    1.0
[09/05 00:16:43    461s] ---------------------------------------------------------------------------------------------
[09/05 00:16:43    461s]  DrvOpt #3 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[09/05 00:16:43    461s] ---------------------------------------------------------------------------------------------
[09/05 00:16:43    461s] 
[09/05 00:16:43    461s] End: GigaOpt postEco DRV Optimization
[09/05 00:16:43    461s] Running refinePlace -preserveRouting true -hardFence false
[09/05 00:16:43    461s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1370.1M
[09/05 00:16:43    461s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1370.1MB).
[09/05 00:16:43    461s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.013, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.013, MEM:1370.1M
[09/05 00:16:43    461s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20244.5
[09/05 00:16:43    461s] OPERPROF:   Starting RefinePlace at level 2, MEM:1370.1M
[09/05 00:16:43    461s] *** Starting refinePlace (0:07:41 mem=1370.1M) ***
[09/05 00:16:43    461s] Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:16:43    461s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/05 00:16:43    461s] Type 'man IMPSP-5140' for more detail.
[09/05 00:16:43    461s] **WARN: (IMPSP-315):	Found 211 instances insts with no PG Term connections.
[09/05 00:16:43    461s] Type 'man IMPSP-315' for more detail.
[09/05 00:16:43    461s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:1370.1M
[09/05 00:16:43    461s] default core: bins with density > 0.750 =  0.00 % ( 0 / 35 )
[09/05 00:16:43    461s] Density distribution unevenness ratio = 67.572%
[09/05 00:16:43    461s] RPlace IncrNP Skipped
[09/05 00:16:43    461s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1370.1MB) @(0:07:41 - 0:07:41).
[09/05 00:16:43    461s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.000, REAL:0.001, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1370.1M
[09/05 00:16:43    461s] Starting refinePlace ...
[09/05 00:16:43    461s] ** Cut row section cpu time 0:00:00.0.
[09/05 00:16:43    461s]    Spread Effort: high, pre-route mode, useDDP on.
[09/05 00:16:43    461s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1370.1MB) @(0:07:41 - 0:07:41).
[09/05 00:16:43    461s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:16:43    461s] wireLenOptFixPriorityInst 0 inst fixed
[09/05 00:16:43    461s] 
[09/05 00:16:43    461s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:16:43    461s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:16:43    461s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1370.1MB) @(0:07:41 - 0:07:41).
[09/05 00:16:43    461s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:16:43    461s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1370.1MB
[09/05 00:16:43    461s] Statistics of distance of Instance movement in refine placement:
[09/05 00:16:43    461s]   maximum (X+Y) =         0.00 um
[09/05 00:16:43    461s]   mean    (X+Y) =         0.00 um
[09/05 00:16:43    461s] Summary Report:
[09/05 00:16:43    461s] Instances move: 0 (out of 207 movable)
[09/05 00:16:43    461s] Instances flipped: 0
[09/05 00:16:43    461s] Mean displacement: 0.00 um
[09/05 00:16:43    461s] Max displacement: 0.00 um 
[09/05 00:16:43    461s] Total instances moved : 0
[09/05 00:16:43    461s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.010, MEM:1370.1M
[09/05 00:16:43    461s] Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:16:43    461s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1370.1MB
[09/05 00:16:43    461s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1370.1MB) @(0:07:41 - 0:07:41).
[09/05 00:16:43    461s] *** Finished refinePlace (0:07:41 mem=1370.1M) ***
[09/05 00:16:43    461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20244.5
[09/05 00:16:43    461s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.014, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.030, MEM:1370.1M
[09/05 00:16:43    461s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[09/05 00:16:43    461s] GigaOpt: Skipping nonLegal postEco optimization
[09/05 00:16:43    461s] Begin: GigaOpt Optimization in post-eco TNS mode
[09/05 00:16:43    461s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[09/05 00:16:43    461s] Info: 31 io nets excluded
[09/05 00:16:43    461s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:16:43    461s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:41.4/0:30:56.9 (0.2), mem = 1370.1M
[09/05 00:16:43    461s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.14
[09/05 00:16:43    461s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:16:43    461s] ### Creating PhyDesignMc. totSessionCpu=0:07:41 mem=1370.1M
[09/05 00:16:43    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1370.1M
[09/05 00:16:43    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1370.1M
[09/05 00:16:43    461s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1370.1MB).
[09/05 00:16:43    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1370.1M
[09/05 00:16:43    461s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:16:43    461s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:41 mem=1370.1M
[09/05 00:16:43    461s] 
[09/05 00:16:43    461s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:16:43    461s] ### Creating LA Mngr. totSessionCpu=0:07:41 mem=1370.1M
[09/05 00:16:43    461s] ### Creating LA Mngr, finished. totSessionCpu=0:07:41 mem=1370.1M
[09/05 00:16:50    468s] *info: 31 io nets excluded
[09/05 00:16:50    468s] *info: 1 clock net excluded
[09/05 00:16:50    468s] *info: 5 special nets excluded.
[09/05 00:16:50    468s] *info: 7 no-driver nets excluded.
[09/05 00:16:52    470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.5
[09/05 00:16:52    470s] PathGroup :  reg2reg  TargetSlack : 0 
[09/05 00:16:52    470s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.18
[09/05 00:16:52    470s] Optimizer TNS Opt
[09/05 00:16:52    470s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
[09/05 00:16:52    470s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1389.2M
[09/05 00:16:52    470s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1389.2M
[09/05 00:16:52    470s] 
[09/05 00:16:52    470s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1389.2M) ***
[09/05 00:16:52    470s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
[09/05 00:16:52    470s] Bottom Preferred Layer:
[09/05 00:16:52    470s]     None
[09/05 00:16:52    470s] Via Pillar Rule:
[09/05 00:16:52    470s]     None
[09/05 00:16:52    470s] 
[09/05 00:16:52    470s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1389.2M) ***
[09/05 00:16:52    470s] 
[09/05 00:16:52    470s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.5
[09/05 00:16:52    470s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:16:52    470s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.14
[09/05 00:16:52    470s] *** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:07:50.5/0:31:06.1 (0.3), mem = 1370.1M
[09/05 00:16:52    470s] 
[09/05 00:16:52    470s] =============================================================================================
[09/05 00:16:52    470s]  Step TAT Report for TnsOpt #3
[09/05 00:16:52    470s] =============================================================================================
[09/05 00:16:52    470s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:16:52    470s] ---------------------------------------------------------------------------------------------
[09/05 00:16:52    470s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:52    470s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:52    470s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:16:52    470s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:52    470s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:52    470s] [ TransformInit          ]      1   0:00:08.9  (  97.0 % )     0:00:08.9 /  0:00:08.9    1.0
[09/05 00:16:52    470s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:52    470s] [ MISC                   ]          0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:16:52    470s] ---------------------------------------------------------------------------------------------
[09/05 00:16:52    470s]  TnsOpt #3 TOTAL                    0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:09.2    1.0
[09/05 00:16:52    470s] ---------------------------------------------------------------------------------------------
[09/05 00:16:52    470s] 
[09/05 00:16:52    470s] End: GigaOpt Optimization in post-eco TNS mode
[09/05 00:16:52    470s] #optDebug: fT-D <X 1 0 0 0>
[09/05 00:16:52    470s] 
[09/05 00:16:52    470s] Active setup views:
[09/05 00:16:52    470s]  setup
[09/05 00:16:52    470s]   Dominating endpoints: 0
[09/05 00:16:52    470s]   Dominating TNS: -0.000
[09/05 00:16:52    470s] 
[09/05 00:16:53    470s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:16:53    470s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:16:53    470s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:16:53    470s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:16:53    470s] RC Extraction called in multi-corner(1) mode.
[09/05 00:16:53    470s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:16:53    470s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:16:53    470s] RCMode: PreRoute
[09/05 00:16:53    470s]       RC Corner Indexes            0   
[09/05 00:16:53    470s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:16:53    470s] Resistance Scaling Factor    : 1.00000 
[09/05 00:16:53    470s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:16:53    470s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:16:53    470s] Shrink Factor                : 1.00000
[09/05 00:16:53    470s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:16:53    470s] LayerId::1 widthSet size::1
[09/05 00:16:53    470s] LayerId::2 widthSet size::1
[09/05 00:16:53    470s] LayerId::3 widthSet size::1
[09/05 00:16:53    470s] LayerId::4 widthSet size::1
[09/05 00:16:53    470s] LayerId::5 widthSet size::1
[09/05 00:16:53    470s] LayerId::6 widthSet size::1
[09/05 00:16:53    470s] Updating RC grid for preRoute extraction ...
[09/05 00:16:53    470s] Initializing multi-corner resistance tables ...
[09/05 00:16:53    470s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:16:53    470s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.152334 ; aWlH: 0.000000 ; Pmax: 0.822200 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:16:53    470s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1355.898M)
[09/05 00:16:53    470s] Starting delay calculation for Setup views
[09/05 00:16:53    470s] #################################################################################
[09/05 00:16:53    470s] # Design Stage: PreRoute
[09/05 00:16:53    470s] # Design Name: alu_top_module
[09/05 00:16:53    470s] # Design Mode: 90nm
[09/05 00:16:53    470s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:16:53    470s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:16:53    470s] # Signoff Settings: SI Off 
[09/05 00:16:53    470s] #################################################################################
[09/05 00:16:53    470s] Calculate delays in BcWc mode...
[09/05 00:16:53    470s] Topological Sorting (REAL = 0:00:00.0, MEM = 1353.9M, InitMEM = 1353.9M)
[09/05 00:16:53    470s] Start delay calculation (fullDC) (1 T). (MEM=1353.9)
[09/05 00:16:53    470s] End AAE Lib Interpolated Model. (MEM=1370.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:16:53    470s] Total number of fetched objects 259
[09/05 00:16:53    470s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:16:53    470s] End delay calculation. (MEM=1338.09 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:16:53    470s] End delay calculation (fullDC). (MEM=1338.09 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:16:53    470s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1338.1M) ***
[09/05 00:16:53    470s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:07:51 mem=1338.1M)
[09/05 00:16:53    470s] Reported timing to dir ./timingReports
[09/05 00:16:53    470s] **optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1065.2M, totSessionCpu=0:07:51 **
[09/05 00:16:53    470s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1294.1M
[09/05 00:16:53    470s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1294.1M
[09/05 00:16:54    470s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 1066.1M, totSessionCpu=0:07:51 **
[09/05 00:16:54    470s] Deleting Cell Server ...
[09/05 00:16:54    470s] Deleting Lib Analyzer.
[09/05 00:16:54    470s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[09/05 00:16:54    470s] Type 'man IMPOPT-3195' for more detail.
[09/05 00:16:54    470s] *** Finished optDesign ***
[09/05 00:16:54    470s] 
[09/05 00:16:54    470s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:09 real=  0:01:11)
[09/05 00:16:54    470s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.9 real=0:00:11.8)
[09/05 00:16:54    470s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.3 real=0:00:01.3)
[09/05 00:16:54    470s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:11.5 real=0:00:11.5)
[09/05 00:16:54    470s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:11.3 real=0:00:11.3)
[09/05 00:16:54    470s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:12.1 real=0:00:12.1)
[09/05 00:16:54    470s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:16:54    470s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:16:54    470s] Info: Destroy the CCOpt slew target map.
[09/05 00:16:54    470s] clean pInstBBox. size 0
[09/05 00:16:54    470s] All LLGs are deleted
[09/05 00:16:54    470s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1308.4M
[09/05 00:16:54    470s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1308.4M
[09/05 00:16:54    470s] 
[09/05 00:16:54    470s] =============================================================================================
[09/05 00:16:54    470s]  Final TAT Report for optDesign
[09/05 00:16:54    470s] =============================================================================================
[09/05 00:16:54    470s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:16:54    470s] ---------------------------------------------------------------------------------------------
[09/05 00:16:54    470s] [ WnsOpt                 ]      1   0:00:11.5  (  18.6 % )     0:00:11.5 /  0:00:11.5    1.0
[09/05 00:16:54    470s] [ TnsOpt                 ]      2   0:00:20.5  (  33.1 % )     0:00:20.5 /  0:00:20.4    1.0
[09/05 00:16:54    470s] [ GlobalOpt              ]      1   0:00:11.8  (  19.2 % )     0:00:11.8 /  0:00:11.9    1.0
[09/05 00:16:54    470s] [ DrvOpt                 ]      2   0:00:11.2  (  18.1 % )     0:00:11.2 /  0:00:11.2    1.0
[09/05 00:16:54    470s] [ AreaOpt                ]      1   0:00:01.2  (   1.9 % )     0:00:01.2 /  0:00:01.2    1.0
[09/05 00:16:54    470s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:16:54    470s] [ RefinePlace            ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/05 00:16:54    470s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:16:54    470s] [ FullDelayCalc          ]      2   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:16:54    470s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.8 /  0:00:00.3    0.2
[09/05 00:16:54    470s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[09/05 00:16:54    470s] [ DrvReport              ]      2   0:00:01.6  (   2.6 % )     0:00:01.6 /  0:00:00.0    0.0
[09/05 00:16:54    470s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.3
[09/05 00:16:54    470s] [ MISC                   ]          0:00:03.5  (   5.7 % )     0:00:03.5 /  0:00:03.5    1.0
[09/05 00:16:54    470s] ---------------------------------------------------------------------------------------------
[09/05 00:16:54    470s]  optDesign TOTAL                    0:01:01.7  ( 100.0 % )     0:01:01.7 /  0:01:00.1    1.0
[09/05 00:16:54    470s] ---------------------------------------------------------------------------------------------
[09/05 00:16:54    470s] 
[09/05 00:16:54    470s] <CMD> optDesign -postCTS -hold
[09/05 00:16:54    470s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1010.4M, totSessionCpu=0:07:51 **
[09/05 00:16:54    470s] **INFO: User settings:
[09/05 00:16:54    470s] setExtractRCMode -engine                   preRoute
[09/05 00:16:54    470s] setUsefulSkewMode -ecoRoute                false
[09/05 00:16:54    470s] setDelayCalMode -enable_high_fanout        true
[09/05 00:16:54    470s] setDelayCalMode -eng_copyNetPropToNewNet   true
[09/05 00:16:54    470s] setDelayCalMode -engine                    aae
[09/05 00:16:54    470s] setDelayCalMode -ignoreNetLoad             false
[09/05 00:16:54    470s] setOptMode -activeSetupViews               { setup }
[09/05 00:16:54    470s] setOptMode -autoSetupViews                 { setup}
[09/05 00:16:54    470s] setOptMode -autoTDGRSetupViews             { setup}
[09/05 00:16:54    470s] setOptMode -drcMargin                      0
[09/05 00:16:54    470s] setOptMode -fixCap                         true
[09/05 00:16:54    470s] setOptMode -fixDrc                         true
[09/05 00:16:54    470s] setOptMode -fixFanoutLoad                  false
[09/05 00:16:54    470s] setOptMode -fixTran                        true
[09/05 00:16:54    470s] setOptMode -optimizeFF                     true
[09/05 00:16:54    470s] setOptMode -setupTargetSlack               0
[09/05 00:16:54    470s] setPlaceMode -place_design_floorplan_mode  false
[09/05 00:16:54    470s] setAnalysisMode -checkType                 setup
[09/05 00:16:54    470s] setAnalysisMode -clkSrcPath                true
[09/05 00:16:54    470s] setAnalysisMode -clockPropagation          sdcControl
[09/05 00:16:54    470s] setAnalysisMode -usefulSkew                true
[09/05 00:16:54    470s] setAnalysisMode -virtualIPO                false
[09/05 00:16:54    470s] 
[09/05 00:16:54    470s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:16:54    470s] GigaOpt running with 1 threads.
[09/05 00:16:54    470s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:16:54    470s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:16:54    470s] Summary for sequential cells identification: 
[09/05 00:16:54    470s]   Identified SBFF number: 42
[09/05 00:16:54    470s]   Identified MBFF number: 0
[09/05 00:16:54    470s]   Identified SB Latch number: 0
[09/05 00:16:54    470s]   Identified MB Latch number: 0
[09/05 00:16:54    470s]   Not identified SBFF number: 10
[09/05 00:16:54    470s]   Not identified MBFF number: 0
[09/05 00:16:54    470s]   Not identified SB Latch number: 0
[09/05 00:16:54    470s]   Not identified MB Latch number: 0
[09/05 00:16:54    470s]   Number of sequential cells which are not FFs: 27
[09/05 00:16:54    470s]  Visiting view : setup
[09/05 00:16:54    470s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:16:54    470s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:16:54    470s]  Visiting view : hold
[09/05 00:16:54    470s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:16:54    470s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:16:54    470s]  Setting StdDelay to 53.60
[09/05 00:16:54    470s] Creating Cell Server, finished. 
[09/05 00:16:54    470s] 
[09/05 00:16:54    470s] Need call spDPlaceInit before registerPrioInstLoc.
[09/05 00:16:54    470s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:54    470s] OPERPROF: Starting DPlace-Init at level 1, MEM:1260.4M
[09/05 00:16:54    470s] #spOpts: mergeVia=F 
[09/05 00:16:54    470s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1260.4M
[09/05 00:16:54    470s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1260.4M
[09/05 00:16:54    470s] Core basic site is core_5040
[09/05 00:16:54    470s] Fast DP-INIT is on for default
[09/05 00:16:54    470s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:16:54    470s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1277.1M
[09/05 00:16:54    470s] OPERPROF:     Starting CMU at level 3, MEM:1277.1M
[09/05 00:16:54    470s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1277.1M
[09/05 00:16:54    470s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1277.1M
[09/05 00:16:54    470s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1277.1MB).
[09/05 00:16:54    470s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1277.1M
[09/05 00:16:54    470s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:54    470s] 
[09/05 00:16:54    470s] Creating Lib Analyzer ...
[09/05 00:16:54    470s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:55    471s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:16:55    471s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:16:55    471s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:16:55    471s] 
[09/05 00:16:55    471s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:16:57    473s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:54 mem=1281.1M
[09/05 00:16:57    473s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:54 mem=1281.1M
[09/05 00:16:57    473s] Creating Lib Analyzer, finished. 
[09/05 00:16:57    473s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:16:57    473s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:16:57    473s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:16:57    473s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:16:57    473s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:16:57    473s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:16:57    473s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:16:57    473s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:16:57    473s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:16:57    473s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:16:57    473s] 	...
[09/05 00:16:57    473s] 	Reporting only the 20 first cells found...
[09/05 00:16:57    473s] 
[09/05 00:16:57    473s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1015.1M, totSessionCpu=0:07:54 **
[09/05 00:16:57    473s] *** optDesign -postCTS ***
[09/05 00:16:57    473s] DRC Margin: user margin 0.0
[09/05 00:16:57    473s] Hold Target Slack: user slack 0
[09/05 00:16:57    473s] Setup Target Slack: user slack 0;
[09/05 00:16:57    473s] setUsefulSkewMode -ecoRoute false
[09/05 00:16:57    473s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1281.1M
[09/05 00:16:57    473s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1281.1M
[09/05 00:16:57    473s] Deleting Cell Server ...
[09/05 00:16:57    473s] Deleting Lib Analyzer.
[09/05 00:16:57    473s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:16:57    473s] Summary for sequential cells identification: 
[09/05 00:16:57    473s]   Identified SBFF number: 42
[09/05 00:16:57    473s]   Identified MBFF number: 0
[09/05 00:16:57    473s]   Identified SB Latch number: 0
[09/05 00:16:57    473s]   Identified MB Latch number: 0
[09/05 00:16:57    473s]   Not identified SBFF number: 10
[09/05 00:16:57    473s]   Not identified MBFF number: 0
[09/05 00:16:57    473s]   Not identified SB Latch number: 0
[09/05 00:16:57    473s]   Not identified MB Latch number: 0
[09/05 00:16:57    473s]   Number of sequential cells which are not FFs: 27
[09/05 00:16:57    473s]  Visiting view : setup
[09/05 00:16:57    473s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:16:57    473s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:16:57    473s]  Visiting view : hold
[09/05 00:16:57    473s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:16:57    473s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:16:57    473s]  Setting StdDelay to 53.60
[09/05 00:16:57    473s] Creating Cell Server, finished. 
[09/05 00:16:57    473s] 
[09/05 00:16:57    473s] Deleting Cell Server ...
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] All LLGs are deleted
[09/05 00:16:57    473s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1281.1M
[09/05 00:16:57    473s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1281.1M
[09/05 00:16:57    473s] Start to check current routing status for nets...
[09/05 00:16:57    473s] All nets are already routed correctly.
[09/05 00:16:57    473s] End to check current routing status for nets (mem=1281.1M)
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:57    473s] Compute RC Scale Done ...
[09/05 00:16:57    473s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:16:57    473s] ### Creating PhyDesignMc. totSessionCpu=0:07:54 mem=1379.6M
[09/05 00:16:57    473s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:16:57    473s] OPERPROF: Starting DPlace-Init at level 1, MEM:1379.6M
[09/05 00:16:57    473s] #spOpts: mergeVia=F 
[09/05 00:16:57    473s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1379.6M
[09/05 00:16:57    473s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1379.6M
[09/05 00:16:57    473s] Core basic site is core_5040
[09/05 00:16:57    473s] Fast DP-INIT is on for default
[09/05 00:16:57    473s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:16:57    473s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:1379.6M
[09/05 00:16:57    473s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1379.6M
[09/05 00:16:57    473s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1379.6MB).
[09/05 00:16:57    473s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1379.6M
[09/05 00:16:57    473s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:16:57    473s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:54 mem=1379.6M
[09/05 00:16:57    473s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:16:57    473s] GigaOpt Hold Optimizer is used
[09/05 00:16:57    473s] End AAE Lib Interpolated Model. (MEM=1379.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:16:57    473s] 
[09/05 00:16:57    473s] Creating Lib Analyzer ...
[09/05 00:16:57    473s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:16:57    473s] Summary for sequential cells identification: 
[09/05 00:16:57    473s]   Identified SBFF number: 42
[09/05 00:16:57    473s]   Identified MBFF number: 0
[09/05 00:16:57    473s]   Identified SB Latch number: 0
[09/05 00:16:57    473s]   Identified MB Latch number: 0
[09/05 00:16:57    473s]   Not identified SBFF number: 10
[09/05 00:16:57    473s]   Not identified MBFF number: 0
[09/05 00:16:57    473s]   Not identified SB Latch number: 0
[09/05 00:16:57    473s]   Not identified MB Latch number: 0
[09/05 00:16:57    473s]   Number of sequential cells which are not FFs: 27
[09/05 00:16:57    473s]  Visiting view : setup
[09/05 00:16:57    473s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:16:57    473s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:16:57    473s]  Visiting view : hold
[09/05 00:16:57    473s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:16:57    473s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:16:57    473s]  Setting StdDelay to 53.60
[09/05 00:16:57    473s] Creating Cell Server, finished. 
[09/05 00:16:57    473s] 
[09/05 00:16:57    473s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:16:58    474s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:16:58    474s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:16:58    474s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:16:58    474s] 
[09/05 00:16:58    474s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:17:00    476s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:56 mem=1379.6M
[09/05 00:17:00    476s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:57 mem=1379.6M
[09/05 00:17:00    476s] Creating Lib Analyzer, finished. 
[09/05 00:17:00    476s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:57 mem=1379.6M ***
[09/05 00:17:00    476s] Effort level <high> specified for reg2reg path_group
[09/05 00:17:00    476s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_EJVgve/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_EJVgve -prefix timingGraph'
[09/05 00:17:00    476s] Done saveTimingGraph
[09/05 00:17:00    476s] Starting delay calculation for Hold views
[09/05 00:17:00    476s] #################################################################################
[09/05 00:17:00    476s] # Design Stage: PreRoute
[09/05 00:17:00    476s] # Design Name: alu_top_module
[09/05 00:17:00    476s] # Design Mode: 90nm
[09/05 00:17:00    476s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:17:00    476s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:17:00    476s] # Signoff Settings: SI Off 
[09/05 00:17:00    476s] #################################################################################
[09/05 00:17:00    476s] Calculate delays in BcWc mode...
[09/05 00:17:00    476s] Topological Sorting (REAL = 0:00:00.0, MEM = 1363.4M, InitMEM = 1363.4M)
[09/05 00:17:00    476s] Start delay calculation (fullDC) (1 T). (MEM=1363.36)
[09/05 00:17:00    476s] *** Calculating scaling factor for best_case libraries using the default operating condition of each library.
[09/05 00:17:00    476s] End AAE Lib Interpolated Model. (MEM=1379.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:17:01    477s] Total number of fetched objects 259
[09/05 00:17:01    477s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:17:01    477s] End delay calculation. (MEM=1347.55 CPU=0:00:00.1 REAL=0:00:01.0)
[09/05 00:17:01    477s] End delay calculation (fullDC). (MEM=1347.55 CPU=0:00:00.1 REAL=0:00:01.0)
[09/05 00:17:01    477s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1347.6M) ***
[09/05 00:17:01    477s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:07:57 mem=1347.6M)
[09/05 00:17:01    477s] 
[09/05 00:17:01    477s] Active hold views:
[09/05 00:17:01    477s]  hold
[09/05 00:17:01    477s]   Dominating endpoints: 0
[09/05 00:17:01    477s]   Dominating TNS: -0.000
[09/05 00:17:01    477s] 
[09/05 00:17:01    477s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:57 mem=1362.8M ***
[09/05 00:17:01    477s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:57 mem=1362.8M ***
[09/05 00:17:01    477s] Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_EJVgve/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_EJVgve -prefix timingGraph'
[09/05 00:17:01    477s] Done restoreTimingGraph
[09/05 00:17:01    477s] Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:07:57 mem=1394.2M ***
[09/05 00:17:01    477s] *info: category slack lower bound [L 0.0] default
[09/05 00:17:01    477s] *info: category slack lower bound [H 0.0] reg2reg 
[09/05 00:17:01    477s] --------------------------------------------------- 
[09/05 00:17:01    477s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/05 00:17:01    477s] --------------------------------------------------- 
[09/05 00:17:01    477s]          WNS    reg2regWNS
[09/05 00:17:01    477s]  -922337203685477.625 ns   -922337203685477.625 ns
[09/05 00:17:01    477s] --------------------------------------------------- 
[09/05 00:17:01    477s] 
[09/05 00:17:01    477s] *Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
[09/05 00:17:01    477s] *Info: worst delay setup view: setup
[09/05 00:17:01    477s] Footprint list for hold buffering (delay unit: ps)
[09/05 00:17:01    477s] =================================================================
[09/05 00:17:01    477s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[09/05 00:17:01    477s] ------------------------------------------------------------------
[09/05 00:17:01    477s] *Info:       58.6       2.42    4.0  24.89 BUF1 (I,O)
[09/05 00:17:01    477s] *Info:       64.0       2.28    4.0  30.23 BUF1CK (I,O)
[09/05 00:17:01    477s] *Info:       64.1       2.32    4.0  66.26 BUF1S (I,O)
[09/05 00:17:01    477s] *Info:       56.4       2.29    5.0  12.54 BUF2 (I,O)
[09/05 00:17:01    477s] *Info:       64.4       2.21    5.0  15.23 BUF2CK (I,O)
[09/05 00:17:01    477s] *Info:       62.0       2.26    6.0   8.89 BUF3 (I,O)
[09/05 00:17:01    477s] *Info:       61.5       2.26    7.0   6.88 BUF4 (I,O)
[09/05 00:17:01    477s] *Info:       62.9       2.22    7.0  10.14 BUF3CK (I,O)
[09/05 00:17:01    477s] *Info:       61.9       2.19    8.0   7.64 BUF4CK (I,O)
[09/05 00:17:01    477s] *Info:      111.6       2.42    8.0  26.13 DELA (I,O)
[09/05 00:17:01    477s] *Info:      210.7       2.50    8.0  26.97 DELB (I,O)
[09/05 00:17:01    477s] *Info:      331.8       2.52    8.0  28.03 DELC (I,O)
[09/05 00:17:01    477s] *Info:       56.8       2.27   12.0   4.14 BUF6 (I,O)
[09/05 00:17:01    477s] *Info:       61.1       2.19   12.0   5.08 BUF6CK (I,O)
[09/05 00:17:01    477s] *Info:       57.0       2.23   13.0   3.39 BUF8 (I,O)
[09/05 00:17:01    477s] *Info:       60.2       2.21   14.0   3.79 BUF8CK (I,O)
[09/05 00:17:01    477s] *Info:       60.7       2.19   20.0   2.54 BUF12CK (I,O)
[09/05 00:17:01    477s] =================================================================
[09/05 00:17:01    477s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1394.2M
[09/05 00:17:01    477s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1394.2M
[09/05 00:17:01    477s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
Deleting Cell Server ...
[09/05 00:17:01    477s] Deleting Lib Analyzer.
[09/05 00:17:01    477s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:17:01    477s] Summary for sequential cells identification: 
[09/05 00:17:01    477s]   Identified SBFF number: 42
[09/05 00:17:01    477s]   Identified MBFF number: 0
[09/05 00:17:01    477s]   Identified SB Latch number: 0
[09/05 00:17:01    477s]   Identified MB Latch number: 0
[09/05 00:17:01    477s]   Not identified SBFF number: 10
[09/05 00:17:01    477s]   Not identified MBFF number: 0
[09/05 00:17:01    477s]   Not identified SB Latch number: 0
[09/05 00:17:01    477s]   Not identified MB Latch number: 0
[09/05 00:17:01    477s]   Number of sequential cells which are not FFs: 27
[09/05 00:17:01    477s]  Visiting view : setup
[09/05 00:17:01    477s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:17:01    477s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:17:01    477s]  Visiting view : hold
[09/05 00:17:01    477s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:17:01    477s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:17:01    477s]  Setting StdDelay to 53.60
[09/05 00:17:01    477s] Creating Cell Server, finished. 
[09/05 00:17:01    477s] 
[09/05 00:17:01    477s] Deleting Cell Server ...
[09/05 00:17:01    477s] 
[09/05 00:17:01    477s] Creating Lib Analyzer ...
[09/05 00:17:01    477s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:17:01    477s] Summary for sequential cells identification: 
[09/05 00:17:01    477s]   Identified SBFF number: 42
[09/05 00:17:01    477s]   Identified MBFF number: 0
[09/05 00:17:01    477s]   Identified SB Latch number: 0
[09/05 00:17:01    477s]   Identified MB Latch number: 0
[09/05 00:17:01    477s]   Not identified SBFF number: 10
[09/05 00:17:01    477s]   Not identified MBFF number: 0
[09/05 00:17:01    477s]   Not identified SB Latch number: 0
[09/05 00:17:01    477s]   Not identified MB Latch number: 0
[09/05 00:17:01    477s]   Number of sequential cells which are not FFs: 27
[09/05 00:17:01    477s]  Visiting view : setup
[09/05 00:17:01    477s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:17:01    477s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:17:01    477s]  Visiting view : hold
[09/05 00:17:01    477s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:17:01    477s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:17:01    477s]  Setting StdDelay to 53.60
[09/05 00:17:01    477s] Creating Cell Server, finished. 
[09/05 00:17:01    477s] 
[09/05 00:17:01    477s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:17:01    477s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:17:01    477s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:17:01    477s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:17:01    477s] 
[09/05 00:17:01    477s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:17:04    480s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:00 mem=1410.2M
[09/05 00:17:04    480s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:00 mem=1410.2M
[09/05 00:17:04    480s] Creating Lib Analyzer, finished. 
[09/05 00:17:04    480s] Hold Timer stdDelay = 53.6ps
[09/05 00:17:04    480s]  Visiting view : hold
[09/05 00:17:04    480s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:17:04    480s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:17:04    480s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1115.0M, totSessionCpu=0:08:00 **
[09/05 00:17:04    480s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:00.1/0:31:17.3 (0.3), mem = 1380.2M
[09/05 00:17:04    480s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.15
[09/05 00:17:04    480s] ### Creating LA Mngr. totSessionCpu=0:08:00 mem=1380.2M
[09/05 00:17:04    480s] ### Creating LA Mngr, finished. totSessionCpu=0:08:00 mem=1380.2M
[09/05 00:17:04    480s] gigaOpt Hold fixing search radius: 201.600000 Microns (40 stdCellHgt)
[09/05 00:17:04    480s] gigaOpt Hold fixing search radius on new term: 25.200000 Microns (5 stdCellHgt)
[09/05 00:17:04    480s] gigaOpt Hold fixing search radius: 201.600000 Microns (40 stdCellHgt)
[09/05 00:17:04    480s] gigaOpt Hold fixing search radius on new term: 25.200000 Microns (5 stdCellHgt)
[09/05 00:17:04    480s] *info: Run optDesign holdfix with 1 thread.
[09/05 00:17:04    480s] Info: 31 io nets excluded
[09/05 00:17:04    480s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:17:04    480s] --------------------------------------------------- 
[09/05 00:17:04    480s]    Hold Timing Summary  - Initial 
[09/05 00:17:04    480s] --------------------------------------------------- 
[09/05 00:17:04    480s]  Target slack:       0.0000 ns
[09/05 00:17:04    480s]  View: hold 
[09/05 00:17:04    480s]    WNS:          inf
[09/05 00:17:04    480s]    TNS:       0.0000
[09/05 00:17:04    480s]    VP :            0
[09/05 00:17:04    480s]    Worst hold path end point: [NULL] 
[09/05 00:17:04    480s] --------------------------------------------------- 
[09/05 00:17:04    480s] *** Hold timing is met. Hold fixing is not needed 
[09/05 00:17:04    480s] **INFO: total 0 insts, 0 nets marked don't touch
[09/05 00:17:04    480s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[09/05 00:17:04    480s] **INFO: total 0 insts, 0 nets unmarked don't touch

[09/05 00:17:04    480s] 
[09/05 00:17:04    480s] Capturing REF for hold ...
[09/05 00:17:04    480s]    Hold Timing Snapshot: (REF)
[09/05 00:17:04    480s]              All PG WNS: 0.000
[09/05 00:17:04    480s]              All PG TNS: 0.000
[09/05 00:17:04    480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.15
[09/05 00:17:04    480s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (2.3), totSession cpu/real = 0:08:00.1/0:31:17.3 (0.3), mem = 1380.2M
[09/05 00:17:04    480s] 
[09/05 00:17:04    480s] =============================================================================================
[09/05 00:17:04    480s]  Step TAT Report for HoldOpt #1
[09/05 00:17:04    480s] =============================================================================================
[09/05 00:17:04    480s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:17:04    480s] ---------------------------------------------------------------------------------------------
[09/05 00:17:04    480s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ TimingUpdate           ]      5   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/05 00:17:04    480s] [ FullDelayCalc          ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[09/05 00:17:04    480s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[09/05 00:17:04    480s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[09/05 00:17:04    480s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[09/05 00:17:04    480s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[09/05 00:17:04    480s] [ LibAnalyzerInit        ]      2   0:00:05.2  (  82.9 % )     0:00:05.2 /  0:00:05.2    1.0
[09/05 00:17:04    480s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:04    480s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[09/05 00:17:04    480s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[09/05 00:17:04    480s] [ MISC                   ]          0:00:00.8  (  12.8 % )     0:00:00.8 /  0:00:00.8    1.0
[09/05 00:17:04    480s] ---------------------------------------------------------------------------------------------
[09/05 00:17:04    480s]  HoldOpt #1 TOTAL                   0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[09/05 00:17:04    480s] ---------------------------------------------------------------------------------------------
[09/05 00:17:04    480s] 
[09/05 00:17:04    480s] 
[09/05 00:17:04    480s] Active setup views:
[09/05 00:17:04    480s]  setup
[09/05 00:17:04    480s]   Dominating endpoints: 0
[09/05 00:17:04    480s]   Dominating TNS: -0.000
[09/05 00:17:04    480s] 
[09/05 00:17:04    480s] Reported timing to dir ./timingReports
[09/05 00:17:04    480s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1116.9M, totSessionCpu=0:08:00 **
[09/05 00:17:04    480s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1382.2M
[09/05 00:17:04    480s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1382.2M
[09/05 00:17:04    480s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_HpZEW5/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_HpZEW5 -prefix timingGraph'
[09/05 00:17:04    480s] Done saveTimingGraph
[09/05 00:17:04    480s] Starting delay calculation for Hold views
[09/05 00:17:04    480s] #################################################################################
[09/05 00:17:04    480s] # Design Stage: PreRoute
[09/05 00:17:04    480s] # Design Name: alu_top_module
[09/05 00:17:04    480s] # Design Mode: 90nm
[09/05 00:17:04    480s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:17:04    480s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:17:04    480s] # Signoff Settings: SI Off 
[09/05 00:17:04    480s] #################################################################################
[09/05 00:17:04    480s] Calculate delays in BcWc mode...
[09/05 00:17:04    480s] Topological Sorting (REAL = 0:00:00.0, MEM = 1396.5M, InitMEM = 1396.5M)
[09/05 00:17:04    480s] Start delay calculation (fullDC) (1 T). (MEM=1396.48)
[09/05 00:17:04    480s] *** Calculating scaling factor for best_case libraries using the default operating condition of each library.
[09/05 00:17:04    480s] End AAE Lib Interpolated Model. (MEM=1412.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:17:04    480s] Total number of fetched objects 259
[09/05 00:17:04    480s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:17:04    480s] End delay calculation. (MEM=1400.5 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:17:04    480s] End delay calculation (fullDC). (MEM=1400.5 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:17:04    480s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1400.5M) ***
[09/05 00:17:04    480s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:08:01 mem=1400.5M)
[09/05 00:17:04    480s] Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_HpZEW5/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_HpZEW5 -prefix timingGraph'
[09/05 00:17:05    481s] Done restoreTimingGraph
[09/05 00:17:06    481s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.0, REAL=0:00:02.0, MEM=1372.2M
[09/05 00:17:06    481s] **optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1117.9M, totSessionCpu=0:08:01 **
[09/05 00:17:06    481s] *** Finished optDesign ***
[09/05 00:17:06    481s] 
[09/05 00:17:06    481s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:10.2 real=0:00:11.8)
[09/05 00:17:06    481s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:17:06    481s] Deleting Lib Analyzer.
[09/05 00:17:06    481s] Info: Destroy the CCOpt slew target map.
[09/05 00:17:06    481s] clean pInstBBox. size 0
[09/05 00:17:06    481s] All LLGs are deleted
[09/05 00:17:06    481s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1370.2M
[09/05 00:17:06    481s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1370.2M
[09/05 00:17:06    481s] 
[09/05 00:17:06    481s] =============================================================================================
[09/05 00:17:06    481s]  Final TAT Report for optDesign
[09/05 00:17:06    481s] =============================================================================================
[09/05 00:17:06    481s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:17:06    481s] ---------------------------------------------------------------------------------------------
[09/05 00:17:06    481s] [ HoldOpt                ]      1   0:00:06.0  (  50.4 % )     0:00:06.2 /  0:00:06.2    1.0
[09/05 00:17:06    481s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:17:06    481s] [ TimingUpdate           ]      9   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:17:06    481s] [ FullDelayCalc          ]      2   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:17:06    481s] [ OptSummaryReport       ]      2   0:00:00.9  (   7.2 % )     0:00:02.6 /  0:00:01.1    0.4
[09/05 00:17:06    481s] [ TimingReport           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/05 00:17:06    481s] [ DrvReport              ]      2   0:00:01.6  (  13.0 % )     0:00:01.6 /  0:00:00.0    0.0
[09/05 00:17:06    481s] [ GenerateReports        ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.7
[09/05 00:17:06    481s] [ MISC                   ]          0:00:03.1  (  25.9 % )     0:00:03.1 /  0:00:03.1    1.0
[09/05 00:17:06    481s] ---------------------------------------------------------------------------------------------
[09/05 00:17:06    481s]  optDesign TOTAL                    0:00:11.9  ( 100.0 % )     0:00:11.9 /  0:00:10.3    0.9
[09/05 00:17:06    481s] ---------------------------------------------------------------------------------------------
[09/05 00:17:06    481s] 
[09/05 00:17:06    481s] Deleting Cell Server ...
[09/05 00:17:48    488s] <CMD> ctd_win -side none -id ctd_window
[09/05 00:19:30    507s] <CMD> clearGlobalNets
[09/05 00:19:30    507s] <CMD> globalNetConnect VDD -type pgpin -pin VCC -instanceBasename {} -override -verbose
[09/05 00:19:30    507s] 208 new pwr-pin connections were made to global net 'VDD'.
[09/05 00:19:30    507s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename {} -override -verbose
[09/05 00:19:30    507s] 208 new gnd-pin connections were made to global net 'GND'.
[09/05 00:19:30    507s] <CMD> globalNetConnect VDDO -type tiehi
[09/05 00:19:31    507s] <CMD> globalNetConnect GNDO -type tielo
[09/05 00:19:51    511s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/05 00:19:51    511s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/05 00:19:51    511s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/05 00:19:51    511s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/05 00:19:51    511s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/05 00:19:51    511s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/05 00:19:51    511s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/05 00:19:51    511s] Running Native NanoRoute ...
[09/05 00:19:51    511s] <CMD> routeDesign -globalDetail
[09/05 00:19:51    511s] ### Time Record (routeDesign) is installed.
[09/05 00:19:51    511s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1066.69 (MB), peak = 1152.46 (MB)
[09/05 00:19:51    511s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/05 00:19:51    511s] **INFO: User settings:
[09/05 00:19:51    511s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/05 00:19:51    511s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[09/05 00:19:51    511s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/05 00:19:51    511s] setNanoRouteMode -routeWithSiDriven                             false
[09/05 00:19:51    511s] setNanoRouteMode -routeWithTimingDriven                         false
[09/05 00:19:51    511s] setNanoRouteMode -timingEngine                                  {}
[09/05 00:19:51    511s] setExtractRCMode -engine                                        preRoute
[09/05 00:19:51    511s] setDelayCalMode -enable_high_fanout                             true
[09/05 00:19:51    511s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/05 00:19:51    511s] setDelayCalMode -engine                                         aae
[09/05 00:19:51    511s] setDelayCalMode -ignoreNetLoad                                  false
[09/05 00:19:51    511s] setSIMode -separate_delta_delay_on_data                         true
[09/05 00:19:51    511s] 
[09/05 00:19:51    511s] #**INFO: setDesignMode -flowEffort standard
[09/05 00:19:51    511s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/05 00:19:51    511s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/05 00:19:51    511s] OPERPROF: Starting checkPlace at level 1, MEM:1323.2M
[09/05 00:19:51    511s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1323.2M
[09/05 00:19:51    511s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1323.2M
[09/05 00:19:51    511s] Core basic site is core_5040
[09/05 00:19:51    511s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:19:51    511s] SiteArray: use 131,072 bytes
[09/05 00:19:51    511s] SiteArray: current memory after site array memory allocation 1340.0M
[09/05 00:19:51    511s] SiteArray: FP blocked sites are writable
[09/05 00:19:51    511s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1340.0M
[09/05 00:19:51    511s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1340.0M
[09/05 00:19:51    511s] Begin checking placement ... (start mem=1323.2M, init mem=1340.0M)
[09/05 00:19:51    511s] 
[09/05 00:19:51    511s] Running CheckPlace using 1 thread in normal mode...
[09/05 00:19:51    511s] 
[09/05 00:19:51    511s] ...checkPlace normal is done!
[09/05 00:19:51    511s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1340.0M
[09/05 00:19:51    511s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1340.0M
[09/05 00:19:51    511s] *info: Placed = 207           
[09/05 00:19:51    511s] *info: Unplaced = 0           
[09/05 00:19:51    511s] Placement Density:5.18%(3381/65308)
[09/05 00:19:51    511s] Placement Density (including fixed std cells):5.18%(3381/65308)
[09/05 00:19:51    511s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1340.0M
[09/05 00:19:51    511s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1340.0M
[09/05 00:19:51    511s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1340.0M)
[09/05 00:19:51    511s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:1340.0M
[09/05 00:19:51    511s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/05 00:19:51    511s] 
[09/05 00:19:51    511s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/05 00:19:51    511s] *** Changed status on (0) nets in Clock.
[09/05 00:19:51    511s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1340.0M) ***
[09/05 00:19:51    511s] 
[09/05 00:19:51    511s] globalDetailRoute
[09/05 00:19:51    511s] 
[09/05 00:19:51    511s] ### Time Record (globalDetailRoute) is installed.
[09/05 00:19:51    511s] #Start globalDetailRoute on Tue Sep  5 00:19:51 2023
[09/05 00:19:51    511s] #
[09/05 00:19:51    511s] ### Time Record (Pre Callback) is installed.
[09/05 00:19:51    511s] ### Time Record (Pre Callback) is uninstalled.
[09/05 00:19:51    511s] ### Time Record (DB Import) is installed.
[09/05 00:19:51    511s] ### Time Record (Timing Data Generation) is installed.
[09/05 00:19:51    511s] ### Time Record (Timing Data Generation) is uninstalled.
[09/05 00:19:51    511s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[09/05 00:19:51    511s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:19:51    511s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:19:51    511s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:19:51    511s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:19:51    511s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:19:51    511s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:19:51    511s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:19:51    511s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:19:51    511s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/05 00:19:51    511s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:19:51    511s] ### Net info: total nets: 266
[09/05 00:19:51    511s] ### Net info: dirty nets: 31
[09/05 00:19:51    511s] ### Net info: marked as disconnected nets: 0
[09/05 00:19:51    511s] #num needed restored net=0
[09/05 00:19:51    511s] #need_extraction net=0 (total=266)
[09/05 00:19:51    511s] ### Net info: fully routed nets: 0
[09/05 00:19:51    511s] ### Net info: trivial (< 2 pins) nets: 36
[09/05 00:19:51    511s] ### Net info: unrouted nets: 230
[09/05 00:19:51    511s] ### Net info: re-extraction nets: 0
[09/05 00:19:51    511s] ### Net info: ignored nets: 0
[09/05 00:19:51    511s] ### Net info: skip routing nets: 0
[09/05 00:19:51    511s] #WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:19:51    511s] #WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:19:51    511s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/05 00:19:51    511s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:19:51    511s] ### import design signature (5): route=106979832 flt_obj=0 vio=1905142130 swire=1886711071 shield_wire=1 net_attr=1036840710 dirty_area=157456003, del_dirty_area=0 cell=1715418465 placement=54896613 pin_access=1
[09/05 00:19:51    511s] ### Time Record (DB Import) is uninstalled.
[09/05 00:19:51    511s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/05 00:19:51    511s] #RTESIG:78da8dcf4d0b82401006e0cefd8a61f56090b69fb95e83ae15525d65c3f5036c8dddf5ff
[09/05 00:19:51    511s] #       67744d6d4e03efc3306f10de8f39208a1382e317c6bc2070cae9b8101663caf88ee2628c
[09/05 00:19:51    511s] #       6e07b40ec2f3e5ca320918a2d6785d6bbb85c1690b4e7bdf9a7af3255250a854e734448f
[09/05 00:19:51    511s] #       beef7e1ac21801c1923dfe0c4455d72b3f2185583ec7295b468252404d5b370822e7ed98
[09/05 00:19:51    511s] #       4cb88c01725e9952d972b4da0ccf29c90199dee859954a02de0eb3bf49c1970b4891fe81
[09/05 00:19:51    511s] #       320268b2e1ea0d8e9f93c7
[09/05 00:19:51    511s] #
[09/05 00:19:51    511s] ### Time Record (Data Preparation) is installed.
[09/05 00:19:51    511s] #RTESIG:78da8dcf4d0bc2300c0660cffe8a97ea61821f6dda6a7715bcaa887a9589750e66276df7
[09/05 00:19:51    511s] #       ff9d7a75ce9c027948f20e86c7d50e8cf854f0c98373751258efa869849c70926a46fcd4
[09/05 00:19:51    511s] #       8c0e4bd61f0c37dbbd4c0d3892c2459b5b3f461dac47b031162e1f7d88d1846b56068be4
[09/05 00:19:51    511s] #       5c55e55723a414d0723ae7af42722dab2cb648adbbd72992dd481381dd8afcc69084e89b
[09/05 00:19:51    511s] #       498b4b25588899bb64fed258ebea7b9b5460ae72f6a79a93017b7fd771786104a2af7f86
[09/05 00:19:51    511s] #       305a7527357af1074a0558eb47bd274a9aa07c
[09/05 00:19:51    511s] #
[09/05 00:19:51    511s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:19:51    511s] ### Time Record (Data Preparation) is installed.
[09/05 00:19:51    511s] #Start routing data preparation on Tue Sep  5 00:19:51 2023
[09/05 00:19:51    511s] #
[09/05 00:19:51    511s] #Minimum voltage of a net in the design = 0.000.
[09/05 00:19:51    511s] #Maximum voltage of a net in the design = 1.980.
[09/05 00:19:51    511s] #Voltage range [1.620 - 1.980] has 3 nets.
[09/05 00:19:51    511s] #Voltage range [0.000 - 1.980] has 260 nets.
[09/05 00:19:51    511s] #Voltage range [0.000 - 0.000] has 3 nets.
[09/05 00:19:51    511s] ### Time Record (Cell Pin Access) is installed.
[09/05 00:19:52    511s] ### Time Record (Cell Pin Access) is uninstalled.
[09/05 00:19:52    511s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[09/05 00:19:52    511s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:19:52    511s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:19:52    511s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:19:52    511s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:19:52    511s] # metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
[09/05 00:19:52    511s] #Monitoring time of adding inner blkg by smac
[09/05 00:19:52    511s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.84 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #Regenerating Ggrids automatically.
[09/05 00:19:52    511s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[09/05 00:19:52    511s] #Using automatically generated G-grids.
[09/05 00:19:52    511s] #Done routing data preparation.
[09/05 00:19:52    511s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1077.61 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Finished routing data preparation on Tue Sep  5 00:19:52 2023
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Cpu time = 00:00:01
[09/05 00:19:52    511s] #Elapsed time = 00:00:01
[09/05 00:19:52    511s] #Increased memory = 8.46 (MB)
[09/05 00:19:52    511s] #Total memory = 1077.73 (MB)
[09/05 00:19:52    511s] #Peak memory = 1152.46 (MB)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:19:52    511s] ### Time Record (Global Routing) is installed.
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Start global routing on Tue Sep  5 00:19:52 2023
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Start global routing initialization on Tue Sep  5 00:19:52 2023
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Number of eco nets is 0
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Start global routing data preparation on Tue Sep  5 00:19:52 2023
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### build_merged_routing_blockage_rect_list starts on Tue Sep  5 00:19:52 2023 with memory = 1078.04 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] #Start routing resource analysis on Tue Sep  5 00:19:52 2023
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### init_is_bin_blocked starts on Tue Sep  5 00:19:52 2023 with memory = 1078.26 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Sep  5 00:19:52 2023 with memory = 1079.21 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### adjust_flow_cap starts on Tue Sep  5 00:19:52 2023 with memory = 1079.32 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### adjust_partial_route_blockage starts on Tue Sep  5 00:19:52 2023 with memory = 1079.32 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### set_via_blocked starts on Tue Sep  5 00:19:52 2023 with memory = 1079.32 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### copy_flow starts on Tue Sep  5 00:19:52 2023 with memory = 1079.32 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] #Routing resource analysis is done on Tue Sep  5 00:19:52 2023
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### report_flow_cap starts on Tue Sep  5 00:19:52 2023 with memory = 1079.32 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #  Resource Analysis:
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/05 00:19:52    511s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/05 00:19:52    511s] #  --------------------------------------------------------------
[09/05 00:19:52    511s] #  metal1         H         275        1265        9579    75.36%
[09/05 00:19:52    511s] #  metal2         V         184        1081        9579    75.21%
[09/05 00:19:52    511s] #  metal3         H         273        1267        9579    74.67%
[09/05 00:19:52    511s] #  metal4         V         183        1082        9579    75.21%
[09/05 00:19:52    511s] #  metal5         H        1174         366        9579    18.30%
[09/05 00:19:52    511s] #  metal6         V         611         232        9579    18.33%
[09/05 00:19:52    511s] #  --------------------------------------------------------------
[09/05 00:19:52    511s] #  Total                   2702      64.42%       57474    56.18%
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### analyze_m2_tracks starts on Tue Sep  5 00:19:52 2023 with memory = 1079.32 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### report_initial_resource starts on Tue Sep  5 00:19:52 2023 with memory = 1079.32 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### mark_pg_pins_accessibility starts on Tue Sep  5 00:19:52 2023 with memory = 1079.33 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### set_net_region starts on Tue Sep  5 00:19:52 2023 with memory = 1079.34 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Global routing data preparation is done on Tue Sep  5 00:19:52 2023
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.34 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### prepare_level starts on Tue Sep  5 00:19:52 2023 with memory = 1079.36 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### init level 1 starts on Tue Sep  5 00:19:52 2023 with memory = 1079.36 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### Level 1 hgrid = 93 X 103
[09/05 00:19:52    511s] ### prepare_level_flow starts on Tue Sep  5 00:19:52 2023 with memory = 1079.40 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Global routing initialization is done on Tue Sep  5 00:19:52 2023
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.41 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #start global routing iteration 1...
[09/05 00:19:52    511s] ### init_flow_edge starts on Tue Sep  5 00:19:52 2023 with memory = 1079.46 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### routing at level 1 (topmost level) iter 0
[09/05 00:19:52    511s] ### measure_qor starts on Tue Sep  5 00:19:52 2023 with memory = 1083.14 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### measure_congestion starts on Tue Sep  5 00:19:52 2023 with memory = 1083.14 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.11 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #start global routing iteration 2...
[09/05 00:19:52    511s] ### routing at level 1 (topmost level) iter 1
[09/05 00:19:52    511s] ### measure_qor starts on Tue Sep  5 00:19:52 2023 with memory = 1083.21 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### measure_congestion starts on Tue Sep  5 00:19:52 2023 with memory = 1083.21 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.21 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### route_end starts on Tue Sep  5 00:19:52 2023 with memory = 1083.21 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Total number of trivial nets (e.g. < 2 pins) = 36 (skipped).
[09/05 00:19:52    511s] #Total number of routable nets = 230.
[09/05 00:19:52    511s] #Total number of nets in the design = 266.
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #230 routable nets have only global wires.
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Routed nets constraints summary:
[09/05 00:19:52    511s] #-----------------------------
[09/05 00:19:52    511s] #        Rules   Unconstrained  
[09/05 00:19:52    511s] #-----------------------------
[09/05 00:19:52    511s] #      Default             230  
[09/05 00:19:52    511s] #-----------------------------
[09/05 00:19:52    511s] #        Total             230  
[09/05 00:19:52    511s] #-----------------------------
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Routing constraints summary of the whole design:
[09/05 00:19:52    511s] #-----------------------------
[09/05 00:19:52    511s] #        Rules   Unconstrained  
[09/05 00:19:52    511s] #-----------------------------
[09/05 00:19:52    511s] #      Default             230  
[09/05 00:19:52    511s] #-----------------------------
[09/05 00:19:52    511s] #        Total             230  
[09/05 00:19:52    511s] #-----------------------------
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### cal_base_flow starts on Tue Sep  5 00:19:52 2023 with memory = 1083.22 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### init_flow_edge starts on Tue Sep  5 00:19:52 2023 with memory = 1083.22 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### cal_flow starts on Tue Sep  5 00:19:52 2023 with memory = 1083.36 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### report_overcon starts on Tue Sep  5 00:19:52 2023 with memory = 1083.38 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #                 OverCon          
[09/05 00:19:52    511s] #                  #Gcell    %Gcell
[09/05 00:19:52    511s] #     Layer           (1)   OverCon  Flow/Cap
[09/05 00:19:52    511s] #  ----------------------------------------------
[09/05 00:19:52    511s] #  metal1        0(0.00%)   (0.00%)     0.07  
[09/05 00:19:52    511s] #  metal2        0(0.00%)   (0.00%)     0.07  
[09/05 00:19:52    511s] #  metal3        0(0.00%)   (0.00%)     0.04  
[09/05 00:19:52    511s] #  metal4        0(0.00%)   (0.00%)     0.01  
[09/05 00:19:52    511s] #  metal5        0(0.00%)   (0.00%)     0.00  
[09/05 00:19:52    511s] #  metal6        0(0.00%)   (0.00%)     0.00  
[09/05 00:19:52    511s] #  ----------------------------------------------
[09/05 00:19:52    511s] #     Total      0(0.00%)   (0.00%)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/05 00:19:52    511s] #  Overflow after GR: 0.00% H + 0.00% V
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### cal_base_flow starts on Tue Sep  5 00:19:52 2023 with memory = 1083.39 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### init_flow_edge starts on Tue Sep  5 00:19:52 2023 with memory = 1083.39 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### cal_flow starts on Tue Sep  5 00:19:52 2023 with memory = 1083.39 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### export_cong_map starts on Tue Sep  5 00:19:52 2023 with memory = 1083.39 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### PDZT_Export::export_cong_map starts on Tue Sep  5 00:19:52 2023 with memory = 1083.52 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### import_cong_map starts on Tue Sep  5 00:19:52 2023 with memory = 1083.52 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #Hotspot report including placement blocked areas
[09/05 00:19:52    511s] OPERPROF: Starting HotSpotCal at level 1, MEM:1343.8M
[09/05 00:19:52    511s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:19:52    511s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/05 00:19:52    511s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:19:52    511s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:19:52    511s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:19:52    511s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:19:52    511s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:19:52    511s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:19:52    511s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:19:52    511s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:19:52    511s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[09/05 00:19:52    511s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:19:52    511s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[09/05 00:19:52    511s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:19:52    511s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:19:52    511s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:19:52    511s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:19:52    511s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:1343.8M
[09/05 00:19:52    511s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### update starts on Tue Sep  5 00:19:52 2023 with memory = 1083.59 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #Complete Global Routing.
[09/05 00:19:52    511s] #Total wire length = 14524 um.
[09/05 00:19:52    511s] #Total half perimeter of net bounding box = 14150 um.
[09/05 00:19:52    511s] #Total wire length on LAYER metal1 = 1100 um.
[09/05 00:19:52    511s] #Total wire length on LAYER metal2 = 6434 um.
[09/05 00:19:52    511s] #Total wire length on LAYER metal3 = 5552 um.
[09/05 00:19:52    511s] #Total wire length on LAYER metal4 = 1436 um.
[09/05 00:19:52    511s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:19:52    511s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:19:52    511s] #Total number of vias = 1373
[09/05 00:19:52    511s] #Up-Via Summary (total 1373):
[09/05 00:19:52    511s] #           
[09/05 00:19:52    511s] #-----------------------
[09/05 00:19:52    511s] # metal1            762
[09/05 00:19:52    511s] # metal2            493
[09/05 00:19:52    511s] # metal3            118
[09/05 00:19:52    511s] #-----------------------
[09/05 00:19:52    511s] #                  1373 
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### report_overcon starts on Tue Sep  5 00:19:52 2023 with memory = 1084.03 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### report_overcon starts on Tue Sep  5 00:19:52 2023 with memory = 1084.03 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #Max overcon = 0 track.
[09/05 00:19:52    511s] #Total overcon = 0.00%.
[09/05 00:19:52    511s] #Worst layer Gcell overcon rate = 0.00%.
[09/05 00:19:52    511s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### global_route design signature (8): route=445675815 net_attr=2067458691
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Global routing statistics:
[09/05 00:19:52    511s] #Cpu time = 00:00:00
[09/05 00:19:52    511s] #Elapsed time = 00:00:00
[09/05 00:19:52    511s] #Increased memory = 5.87 (MB)
[09/05 00:19:52    511s] #Total memory = 1083.61 (MB)
[09/05 00:19:52    511s] #Peak memory = 1152.46 (MB)
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #Finished global routing on Tue Sep  5 00:19:52 2023
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] #
[09/05 00:19:52    511s] ### Time Record (Global Routing) is uninstalled.
[09/05 00:19:52    511s] ### Time Record (Data Preparation) is installed.
[09/05 00:19:52    511s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:19:52    511s] ### track-assign external-init starts on Tue Sep  5 00:19:52 2023 with memory = 1082.70 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### Time Record (Track Assignment) is installed.
[09/05 00:19:52    511s] ### Time Record (Track Assignment) is uninstalled.
[09/05 00:19:52    511s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.71 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### track-assign engine-init starts on Tue Sep  5 00:19:52 2023 with memory = 1082.72 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] ### Time Record (Track Assignment) is installed.
[09/05 00:19:52    511s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    511s] ### track-assign core-engine starts on Tue Sep  5 00:19:52 2023 with memory = 1082.76 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    511s] #Start Track Assignment.
[09/05 00:19:52    512s] #Done with 379 horizontal wires in 4 hboxes and 371 vertical wires in 3 hboxes.
[09/05 00:19:52    512s] #Done with 91 horizontal wires in 4 hboxes and 99 vertical wires in 3 hboxes.
[09/05 00:19:52    512s] #Done with 4 horizontal wires in 4 hboxes and 3 vertical wires in 3 hboxes.
[09/05 00:19:52    512s] #
[09/05 00:19:52    512s] #Track assignment summary:
[09/05 00:19:52    512s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/05 00:19:52    512s] #------------------------------------------------------------------------
[09/05 00:19:52    512s] # metal1      1035.96 	  0.04%  	  0.00% 	  0.04%
[09/05 00:19:52    512s] # metal2      6386.80 	  0.18%  	  0.00% 	  0.16%
[09/05 00:19:52    512s] # metal3      5474.66 	  0.25%  	  0.00% 	  0.24%
[09/05 00:19:52    512s] # metal4      1435.28 	  0.00%  	  0.00% 	  0.00%
[09/05 00:19:52    512s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[09/05 00:19:52    512s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[09/05 00:19:52    512s] #------------------------------------------------------------------------
[09/05 00:19:52    512s] # All       14332.70  	  0.18% 	  0.00% 	  0.00%
[09/05 00:19:52    512s] #Complete Track Assignment.
[09/05 00:19:52    512s] #Total wire length = 15082 um.
[09/05 00:19:52    512s] #Total half perimeter of net bounding box = 14150 um.
[09/05 00:19:52    512s] #Total wire length on LAYER metal1 = 1553 um.
[09/05 00:19:52    512s] #Total wire length on LAYER metal2 = 6389 um.
[09/05 00:19:52    512s] #Total wire length on LAYER metal3 = 5694 um.
[09/05 00:19:52    512s] #Total wire length on LAYER metal4 = 1446 um.
[09/05 00:19:52    512s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:19:52    512s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:19:52    512s] #Total number of vias = 1373
[09/05 00:19:52    512s] #Up-Via Summary (total 1373):
[09/05 00:19:52    512s] #           
[09/05 00:19:52    512s] #-----------------------
[09/05 00:19:52    512s] # metal1            762
[09/05 00:19:52    512s] # metal2            493
[09/05 00:19:52    512s] # metal3            118
[09/05 00:19:52    512s] #-----------------------
[09/05 00:19:52    512s] #                  1373 
[09/05 00:19:52    512s] #
[09/05 00:19:52    512s] ### track_assign design signature (11): route=317073148
[09/05 00:19:52    512s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[09/05 00:19:52    512s] ### Time Record (Track Assignment) is uninstalled.
[09/05 00:19:52    512s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.12 (MB), peak = 1152.46 (MB)
[09/05 00:19:52    512s] #
[09/05 00:19:52    512s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/05 00:19:52    512s] #Cpu time = 00:00:01
[09/05 00:19:52    512s] #Elapsed time = 00:00:01
[09/05 00:19:52    512s] #Increased memory = 13.91 (MB)
[09/05 00:19:52    512s] #Total memory = 1083.12 (MB)
[09/05 00:19:52    512s] #Peak memory = 1152.46 (MB)
[09/05 00:19:52    512s] ### Time Record (Detail Routing) is installed.
[09/05 00:19:52    512s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:19:52    512s] #
[09/05 00:19:52    512s] #Start Detail Routing..
[09/05 00:19:52    512s] #start initial detail routing ...
[09/05 00:19:52    512s] ### Design has 0 dirty nets
[09/05 00:19:54    514s] #   number of violations = 19
[09/05 00:19:54    514s] #
[09/05 00:19:54    514s] #    By Layer and Type :
[09/05 00:19:54    514s] #	         MetSpc    Short   Totals
[09/05 00:19:54    514s] #	metal1        1       15       16
[09/05 00:19:54    514s] #	metal2        2        1        3
[09/05 00:19:54    514s] #	Totals        3       16       19
[09/05 00:19:54    514s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1091.21 (MB), peak = 1152.46 (MB)
[09/05 00:19:54    514s] #start 1st optimization iteration ...
[09/05 00:19:54    514s] #   number of violations = 26
[09/05 00:19:54    514s] #
[09/05 00:19:54    514s] #    By Layer and Type :
[09/05 00:19:54    514s] #	         MetSpc    Short   Totals
[09/05 00:19:54    514s] #	metal1        1       24       25
[09/05 00:19:54    514s] #	metal2        1        0        1
[09/05 00:19:54    514s] #	Totals        2       24       26
[09/05 00:19:54    514s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.43 (MB), peak = 1152.46 (MB)
[09/05 00:19:54    514s] #start 2nd optimization iteration ...
[09/05 00:19:55    515s] #   number of violations = 27
[09/05 00:19:55    515s] #
[09/05 00:19:55    515s] #    By Layer and Type :
[09/05 00:19:55    515s] #	          Short   Totals
[09/05 00:19:55    515s] #	metal1       27       27
[09/05 00:19:55    515s] #	Totals       27       27
[09/05 00:19:55    515s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1089.88 (MB), peak = 1152.46 (MB)
[09/05 00:19:55    515s] #start 3rd optimization iteration ...
[09/05 00:19:56    515s] #   number of violations = 30
[09/05 00:19:56    515s] #
[09/05 00:19:56    515s] #    By Layer and Type :
[09/05 00:19:56    515s] #	          Short   Totals
[09/05 00:19:56    515s] #	metal1       30       30
[09/05 00:19:56    515s] #	Totals       30       30
[09/05 00:19:56    515s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1090.64 (MB), peak = 1152.46 (MB)
[09/05 00:19:56    515s] #start 4th optimization iteration ...
[09/05 00:19:57    516s] #   number of violations = 30
[09/05 00:19:57    516s] #
[09/05 00:19:57    516s] #    By Layer and Type :
[09/05 00:19:57    516s] #	          Short   Totals
[09/05 00:19:57    516s] #	metal1       30       30
[09/05 00:19:57    516s] #	Totals       30       30
[09/05 00:19:57    516s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.58 (MB), peak = 1152.46 (MB)
[09/05 00:19:57    516s] #start 5th optimization iteration ...
[09/05 00:19:58    517s] #   number of violations = 25
[09/05 00:19:58    517s] #
[09/05 00:19:58    517s] #    By Layer and Type :
[09/05 00:19:58    517s] #	         MetSpc    Short   Totals
[09/05 00:19:58    517s] #	metal1        0       24       24
[09/05 00:19:58    517s] #	metal2        1        0        1
[09/05 00:19:58    517s] #	Totals        1       24       25
[09/05 00:19:58    517s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.18 (MB), peak = 1152.46 (MB)
[09/05 00:19:58    517s] #start 6th optimization iteration ...
[09/05 00:19:59    518s] #   number of violations = 30
[09/05 00:19:59    518s] #
[09/05 00:19:59    518s] #    By Layer and Type :
[09/05 00:19:59    518s] #	          Short   Totals
[09/05 00:19:59    518s] #	metal1       30       30
[09/05 00:19:59    518s] #	Totals       30       30
[09/05 00:19:59    518s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1090.83 (MB), peak = 1152.46 (MB)
[09/05 00:19:59    518s] #start 7th optimization iteration ...
[09/05 00:19:59    519s] #   number of violations = 26
[09/05 00:19:59    519s] #
[09/05 00:19:59    519s] #    By Layer and Type :
[09/05 00:19:59    519s] #	          Short   Totals
[09/05 00:19:59    519s] #	metal1       26       26
[09/05 00:19:59    519s] #	Totals       26       26
[09/05 00:19:59    519s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.69 (MB), peak = 1152.46 (MB)
[09/05 00:19:59    519s] #start 8th optimization iteration ...
[09/05 00:20:00    520s] #   number of violations = 26
[09/05 00:20:00    520s] #
[09/05 00:20:00    520s] #    By Layer and Type :
[09/05 00:20:00    520s] #	          Short   Totals
[09/05 00:20:00    520s] #	metal1       26       26
[09/05 00:20:00    520s] #	Totals       26       26
[09/05 00:20:00    520s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1090.86 (MB), peak = 1152.46 (MB)
[09/05 00:20:00    520s] #start 9th optimization iteration ...
[09/05 00:20:01    520s] #   number of violations = 31
[09/05 00:20:01    520s] #
[09/05 00:20:01    520s] #    By Layer and Type :
[09/05 00:20:01    520s] #	          Short   Totals
[09/05 00:20:01    520s] #	metal1       31       31
[09/05 00:20:01    520s] #	Totals       31       31
[09/05 00:20:01    520s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.98 (MB), peak = 1152.46 (MB)
[09/05 00:20:01    520s] #start 10th optimization iteration ...
[09/05 00:20:02    521s] #   number of violations = 31
[09/05 00:20:02    521s] #
[09/05 00:20:02    521s] #    By Layer and Type :
[09/05 00:20:02    521s] #	         MetSpc    Short   Totals
[09/05 00:20:02    521s] #	metal1        0       30       30
[09/05 00:20:02    521s] #	metal2        1        0        1
[09/05 00:20:02    521s] #	Totals        1       30       31
[09/05 00:20:02    521s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.57 (MB), peak = 1152.46 (MB)
[09/05 00:20:02    521s] #start 11th optimization iteration ...
[09/05 00:20:03    522s] #   number of violations = 31
[09/05 00:20:03    522s] #
[09/05 00:20:03    522s] #    By Layer and Type :
[09/05 00:20:03    522s] #	          Short   Totals
[09/05 00:20:03    522s] #	metal1       31       31
[09/05 00:20:03    522s] #	Totals       31       31
[09/05 00:20:03    522s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.49 (MB), peak = 1152.46 (MB)
[09/05 00:20:03    522s] #start 12th optimization iteration ...
[09/05 00:20:04    524s] #   number of violations = 31
[09/05 00:20:04    524s] #
[09/05 00:20:04    524s] #    By Layer and Type :
[09/05 00:20:04    524s] #	          Short   Totals
[09/05 00:20:04    524s] #	metal1       31       31
[09/05 00:20:04    524s] #	Totals       31       31
[09/05 00:20:04    524s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.40 (MB), peak = 1152.46 (MB)
[09/05 00:20:04    524s] #start 13th optimization iteration ...
[09/05 00:20:05    524s] #   number of violations = 36
[09/05 00:20:05    524s] #
[09/05 00:20:05    524s] #    By Layer and Type :
[09/05 00:20:05    524s] #	          Short   Totals
[09/05 00:20:05    524s] #	metal1       36       36
[09/05 00:20:05    524s] #	Totals       36       36
[09/05 00:20:05    524s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.42 (MB), peak = 1152.46 (MB)
[09/05 00:20:05    524s] #start 14th optimization iteration ...
[09/05 00:20:06    525s] #   number of violations = 35
[09/05 00:20:06    525s] #
[09/05 00:20:06    525s] #    By Layer and Type :
[09/05 00:20:06    525s] #	          Short   Totals
[09/05 00:20:06    525s] #	metal1       35       35
[09/05 00:20:06    525s] #	Totals       35       35
[09/05 00:20:06    525s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.27 (MB), peak = 1152.46 (MB)
[09/05 00:20:06    525s] #start 15th optimization iteration ...
[09/05 00:20:06    526s] #   number of violations = 27
[09/05 00:20:06    526s] #
[09/05 00:20:06    526s] #    By Layer and Type :
[09/05 00:20:06    526s] #	         MetSpc    Short   Totals
[09/05 00:20:06    526s] #	metal1        0       26       26
[09/05 00:20:06    526s] #	metal2        1        0        1
[09/05 00:20:06    526s] #	Totals        1       26       27
[09/05 00:20:06    526s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1090.33 (MB), peak = 1152.46 (MB)
[09/05 00:20:06    526s] #start 16th optimization iteration ...
[09/05 00:20:07    527s] #   number of violations = 36
[09/05 00:20:07    527s] #
[09/05 00:20:07    527s] #    By Layer and Type :
[09/05 00:20:07    527s] #	         MetSpc    Short   Totals
[09/05 00:20:07    527s] #	metal1        0       35       35
[09/05 00:20:07    527s] #	metal2        1        0        1
[09/05 00:20:07    527s] #	Totals        1       35       36
[09/05 00:20:07    527s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.29 (MB), peak = 1152.46 (MB)
[09/05 00:20:07    527s] #start 17th optimization iteration ...
[09/05 00:20:08    528s] #   number of violations = 35
[09/05 00:20:08    528s] #
[09/05 00:20:08    528s] #    By Layer and Type :
[09/05 00:20:08    528s] #	         MetSpc    Short   Totals
[09/05 00:20:08    528s] #	metal1        0       33       33
[09/05 00:20:08    528s] #	metal2        2        0        2
[09/05 00:20:08    528s] #	Totals        2       33       35
[09/05 00:20:08    528s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.33 (MB), peak = 1152.46 (MB)
[09/05 00:20:08    528s] #start 18th optimization iteration ...
[09/05 00:20:10    530s] #   number of violations = 31
[09/05 00:20:10    530s] #
[09/05 00:20:10    530s] #    By Layer and Type :
[09/05 00:20:10    530s] #	         MetSpc    Short   Totals
[09/05 00:20:10    530s] #	metal1        0       30       30
[09/05 00:20:10    530s] #	metal2        1        0        1
[09/05 00:20:10    530s] #	Totals        1       30       31
[09/05 00:20:10    530s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.41 (MB), peak = 1152.46 (MB)
[09/05 00:20:10    530s] #start 19th optimization iteration ...
[09/05 00:20:11    531s] #   number of violations = 35
[09/05 00:20:11    531s] #
[09/05 00:20:11    531s] #    By Layer and Type :
[09/05 00:20:11    531s] #	          Short   Totals
[09/05 00:20:11    531s] #	metal1       35       35
[09/05 00:20:11    531s] #	Totals       35       35
[09/05 00:20:11    531s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.34 (MB), peak = 1152.46 (MB)
[09/05 00:20:11    531s] #start 20th optimization iteration ...
[09/05 00:20:12    531s] #   number of violations = 32
[09/05 00:20:12    531s] #
[09/05 00:20:12    531s] #    By Layer and Type :
[09/05 00:20:12    531s] #	          Short   Totals
[09/05 00:20:12    531s] #	metal1       32       32
[09/05 00:20:12    531s] #	Totals       32       32
[09/05 00:20:12    531s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.76 (MB), peak = 1152.46 (MB)
[09/05 00:20:12    531s] #start 21th optimization iteration ...
[09/05 00:20:13    532s] #   number of violations = 32
[09/05 00:20:13    532s] #
[09/05 00:20:13    532s] #    By Layer and Type :
[09/05 00:20:13    532s] #	          Short   Totals
[09/05 00:20:13    532s] #	metal1       32       32
[09/05 00:20:13    532s] #	Totals       32       32
[09/05 00:20:13    532s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.62 (MB), peak = 1152.46 (MB)
[09/05 00:20:13    532s] #start 22th optimization iteration ...
[09/05 00:20:14    533s] #   number of violations = 31
[09/05 00:20:14    533s] #
[09/05 00:20:14    533s] #    By Layer and Type :
[09/05 00:20:14    533s] #	          Short   Totals
[09/05 00:20:14    533s] #	metal1       31       31
[09/05 00:20:14    533s] #	Totals       31       31
[09/05 00:20:14    533s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.74 (MB), peak = 1152.46 (MB)
[09/05 00:20:14    533s] #start 23th optimization iteration ...
[09/05 00:20:15    535s] #   number of violations = 33
[09/05 00:20:15    535s] #
[09/05 00:20:15    535s] #    By Layer and Type :
[09/05 00:20:15    535s] #	          Short   Totals
[09/05 00:20:15    535s] #	metal1       33       33
[09/05 00:20:15    535s] #	Totals       33       33
[09/05 00:20:15    535s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.75 (MB), peak = 1152.46 (MB)
[09/05 00:20:15    535s] #start 24th optimization iteration ...
[09/05 00:20:17    537s] #   number of violations = 36
[09/05 00:20:17    537s] #
[09/05 00:20:17    537s] #    By Layer and Type :
[09/05 00:20:17    537s] #	         MetSpc    Short   Totals
[09/05 00:20:17    537s] #	metal1        0       35       35
[09/05 00:20:17    537s] #	metal2        1        0        1
[09/05 00:20:17    537s] #	Totals        1       35       36
[09/05 00:20:17    537s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.77 (MB), peak = 1156.72 (MB)
[09/05 00:20:17    537s] #start 25th optimization iteration ...
[09/05 00:20:18    537s] #   number of violations = 30
[09/05 00:20:18    537s] #
[09/05 00:20:18    537s] #    By Layer and Type :
[09/05 00:20:18    537s] #	          Short   Totals
[09/05 00:20:18    537s] #	metal1       30       30
[09/05 00:20:18    537s] #	Totals       30       30
[09/05 00:20:18    537s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.60 (MB), peak = 1156.72 (MB)
[09/05 00:20:18    537s] #start 26th optimization iteration ...
[09/05 00:20:19    538s] #   number of violations = 35
[09/05 00:20:19    538s] #
[09/05 00:20:19    538s] #    By Layer and Type :
[09/05 00:20:19    538s] #	          Short   Totals
[09/05 00:20:19    538s] #	metal1       35       35
[09/05 00:20:19    538s] #	Totals       35       35
[09/05 00:20:19    538s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.98 (MB), peak = 1156.72 (MB)
[09/05 00:20:19    538s] #start 27th optimization iteration ...
[09/05 00:20:19    539s] #   number of violations = 36
[09/05 00:20:19    539s] #
[09/05 00:20:19    539s] #    By Layer and Type :
[09/05 00:20:19    539s] #	          Short   Totals
[09/05 00:20:19    539s] #	metal1       36       36
[09/05 00:20:19    539s] #	Totals       36       36
[09/05 00:20:19    539s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.98 (MB), peak = 1156.72 (MB)
[09/05 00:20:19    539s] #start 28th optimization iteration ...
[09/05 00:20:21    540s] #   number of violations = 33
[09/05 00:20:21    540s] #
[09/05 00:20:21    540s] #    By Layer and Type :
[09/05 00:20:21    540s] #	          Short   Totals
[09/05 00:20:21    540s] #	metal1       33       33
[09/05 00:20:21    540s] #	Totals       33       33
[09/05 00:20:21    540s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.02 (MB), peak = 1156.72 (MB)
[09/05 00:20:21    540s] #start 29th optimization iteration ...
[09/05 00:20:22    542s] #   number of violations = 33
[09/05 00:20:22    542s] #
[09/05 00:20:22    542s] #    By Layer and Type :
[09/05 00:20:22    542s] #	          Short   Totals
[09/05 00:20:22    542s] #	metal1       33       33
[09/05 00:20:22    542s] #	Totals       33       33
[09/05 00:20:22    542s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.07 (MB), peak = 1156.72 (MB)
[09/05 00:20:22    542s] #start 30th optimization iteration ...
[09/05 00:20:23    543s] #   number of violations = 33
[09/05 00:20:23    543s] #
[09/05 00:20:23    543s] #    By Layer and Type :
[09/05 00:20:23    543s] #	          Short   Totals
[09/05 00:20:23    543s] #	metal1       33       33
[09/05 00:20:23    543s] #	Totals       33       33
[09/05 00:20:23    543s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.23 (MB), peak = 1156.72 (MB)
[09/05 00:20:23    543s] #start 31th optimization iteration ...
[09/05 00:20:25    544s] #   number of violations = 33
[09/05 00:20:25    544s] #
[09/05 00:20:25    544s] #    By Layer and Type :
[09/05 00:20:25    544s] #	          Short   Totals
[09/05 00:20:25    544s] #	metal1       33       33
[09/05 00:20:25    544s] #	Totals       33       33
[09/05 00:20:25    544s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.23 (MB), peak = 1156.72 (MB)
[09/05 00:20:25    544s] #start 32th optimization iteration ...
[09/05 00:20:26    545s] #   number of violations = 34
[09/05 00:20:26    545s] #
[09/05 00:20:26    545s] #    By Layer and Type :
[09/05 00:20:26    545s] #	          Short   Totals
[09/05 00:20:26    545s] #	metal1       34       34
[09/05 00:20:26    545s] #	Totals       34       34
[09/05 00:20:26    545s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.23 (MB), peak = 1156.72 (MB)
[09/05 00:20:26    545s] #start 33th optimization iteration ...
[09/05 00:20:27    547s] #   number of violations = 35
[09/05 00:20:27    547s] #
[09/05 00:20:27    547s] #    By Layer and Type :
[09/05 00:20:27    547s] #	          Short   Totals
[09/05 00:20:27    547s] #	metal1       35       35
[09/05 00:20:27    547s] #	Totals       35       35
[09/05 00:20:27    547s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.05 (MB), peak = 1156.72 (MB)
[09/05 00:20:27    547s] #start 34th optimization iteration ...
[09/05 00:20:29    549s] #   number of violations = 36
[09/05 00:20:29    549s] #
[09/05 00:20:29    549s] #    By Layer and Type :
[09/05 00:20:29    549s] #	         MetSpc    Short   Totals
[09/05 00:20:29    549s] #	metal1        0       35       35
[09/05 00:20:29    549s] #	metal2        1        0        1
[09/05 00:20:29    549s] #	Totals        1       35       36
[09/05 00:20:29    549s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1093.06 (MB), peak = 1156.72 (MB)
[09/05 00:20:29    549s] #start 35th optimization iteration ...
[09/05 00:20:30    550s] #   number of violations = 29
[09/05 00:20:30    550s] #
[09/05 00:20:30    550s] #    By Layer and Type :
[09/05 00:20:30    550s] #	          Short   Totals
[09/05 00:20:30    550s] #	metal1       29       29
[09/05 00:20:30    550s] #	Totals       29       29
[09/05 00:20:30    550s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.06 (MB), peak = 1156.72 (MB)
[09/05 00:20:30    550s] #start 36th optimization iteration ...
[09/05 00:20:32    551s] #   number of violations = 34
[09/05 00:20:32    551s] #
[09/05 00:20:32    551s] #    By Layer and Type :
[09/05 00:20:32    551s] #	          Short   Totals
[09/05 00:20:32    551s] #	metal1       34       34
[09/05 00:20:32    551s] #	Totals       34       34
[09/05 00:20:32    551s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1090.90 (MB), peak = 1166.89 (MB)
[09/05 00:20:32    551s] #start 37th optimization iteration ...
[09/05 00:20:33    553s] #   number of violations = 33
[09/05 00:20:33    553s] #
[09/05 00:20:33    553s] #    By Layer and Type :
[09/05 00:20:33    553s] #	          Short   Totals
[09/05 00:20:33    553s] #	metal1       33       33
[09/05 00:20:33    553s] #	Totals       33       33
[09/05 00:20:33    553s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.12 (MB), peak = 1168.36 (MB)
[09/05 00:20:33    553s] #start 38th optimization iteration ...
[09/05 00:20:35    555s] #   number of violations = 35
[09/05 00:20:35    555s] #
[09/05 00:20:35    555s] #    By Layer and Type :
[09/05 00:20:35    555s] #	          Short   Totals
[09/05 00:20:35    555s] #	metal1       35       35
[09/05 00:20:35    555s] #	Totals       35       35
[09/05 00:20:35    555s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.16 (MB), peak = 1168.77 (MB)
[09/05 00:20:35    555s] #start 39th optimization iteration ...
[09/05 00:20:37    557s] #   number of violations = 35
[09/05 00:20:37    557s] #
[09/05 00:20:37    557s] #    By Layer and Type :
[09/05 00:20:37    557s] #	          Short   Totals
[09/05 00:20:37    557s] #	metal1       35       35
[09/05 00:20:37    557s] #	Totals       35       35
[09/05 00:20:37    557s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1091.79 (MB), peak = 1187.70 (MB)
[09/05 00:20:37    557s] #start 40th optimization iteration ...
[09/05 00:20:39    559s] #   number of violations = 36
[09/05 00:20:39    559s] #
[09/05 00:20:39    559s] #    By Layer and Type :
[09/05 00:20:39    559s] #	          Short   Totals
[09/05 00:20:39    559s] #	metal1       36       36
[09/05 00:20:39    559s] #	Totals       36       36
[09/05 00:20:39    559s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.83 (MB), peak = 1187.70 (MB)
[09/05 00:20:39    559s] #start 41th optimization iteration ...
[09/05 00:20:41    560s] #   number of violations = 36
[09/05 00:20:41    560s] #
[09/05 00:20:41    560s] #    By Layer and Type :
[09/05 00:20:41    560s] #	         MetSpc    Short   Totals
[09/05 00:20:41    560s] #	metal1        0       35       35
[09/05 00:20:41    560s] #	metal2        1        0        1
[09/05 00:20:41    560s] #	Totals        1       35       36
[09/05 00:20:41    560s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.93 (MB), peak = 1187.70 (MB)
[09/05 00:20:41    560s] #start 42th optimization iteration ...
[09/05 00:20:43    562s] #   number of violations = 35
[09/05 00:20:43    562s] #
[09/05 00:20:43    562s] #    By Layer and Type :
[09/05 00:20:43    562s] #	          Short   Totals
[09/05 00:20:43    562s] #	metal1       35       35
[09/05 00:20:43    562s] #	Totals       35       35
[09/05 00:20:43    562s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1090.88 (MB), peak = 1187.70 (MB)
[09/05 00:20:43    562s] #start 43th optimization iteration ...
[09/05 00:20:44    564s] #   number of violations = 37
[09/05 00:20:44    564s] #
[09/05 00:20:44    564s] #    By Layer and Type :
[09/05 00:20:44    564s] #	          Short   Totals
[09/05 00:20:44    564s] #	metal1       37       37
[09/05 00:20:44    564s] #	Totals       37       37
[09/05 00:20:44    564s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.22 (MB), peak = 1187.70 (MB)
[09/05 00:20:44    564s] #start 44th optimization iteration ...
[09/05 00:20:45    565s] #   number of violations = 36
[09/05 00:20:45    565s] #
[09/05 00:20:45    565s] #    By Layer and Type :
[09/05 00:20:45    565s] #	          Short   Totals
[09/05 00:20:45    565s] #	metal1       36       36
[09/05 00:20:45    565s] #	Totals       36       36
[09/05 00:20:45    565s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.22 (MB), peak = 1187.70 (MB)
[09/05 00:20:45    565s] #start 45th optimization iteration ...
[09/05 00:20:47    566s] #   number of violations = 24
[09/05 00:20:47    566s] #
[09/05 00:20:47    566s] #    By Layer and Type :
[09/05 00:20:47    566s] #	          Short   Totals
[09/05 00:20:47    566s] #	metal1       24       24
[09/05 00:20:47    566s] #	Totals       24       24
[09/05 00:20:47    566s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.23 (MB), peak = 1187.70 (MB)
[09/05 00:20:47    566s] #start 46th optimization iteration ...
[09/05 00:20:48    567s] #   number of violations = 33
[09/05 00:20:48    567s] #
[09/05 00:20:48    567s] #    By Layer and Type :
[09/05 00:20:48    567s] #	          Short   Totals
[09/05 00:20:48    567s] #	metal1       33       33
[09/05 00:20:48    567s] #	Totals       33       33
[09/05 00:20:48    567s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.28 (MB), peak = 1187.70 (MB)
[09/05 00:20:48    567s] #start 47th optimization iteration ...
[09/05 00:20:49    569s] #   number of violations = 36
[09/05 00:20:49    569s] #
[09/05 00:20:49    569s] #    By Layer and Type :
[09/05 00:20:49    569s] #	          Short   Totals
[09/05 00:20:49    569s] #	metal1       36       36
[09/05 00:20:49    569s] #	Totals       36       36
[09/05 00:20:49    569s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.30 (MB), peak = 1187.70 (MB)
[09/05 00:20:49    569s] #start 48th optimization iteration ...
[09/05 00:20:51    571s] #   number of violations = 32
[09/05 00:20:51    571s] #
[09/05 00:20:51    571s] #    By Layer and Type :
[09/05 00:20:51    571s] #	          Short   Totals
[09/05 00:20:51    571s] #	metal1       32       32
[09/05 00:20:51    571s] #	Totals       32       32
[09/05 00:20:51    571s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:20:51    571s] #start 49th optimization iteration ...
[09/05 00:20:52    572s] #   number of violations = 36
[09/05 00:20:52    572s] #
[09/05 00:20:52    572s] #    By Layer and Type :
[09/05 00:20:52    572s] #	          Short   Totals
[09/05 00:20:52    572s] #	metal1       36       36
[09/05 00:20:52    572s] #	Totals       36       36
[09/05 00:20:52    572s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:20:52    572s] #start 50th optimization iteration ...
[09/05 00:20:53    573s] #   number of violations = 34
[09/05 00:20:53    573s] #
[09/05 00:20:53    573s] #    By Layer and Type :
[09/05 00:20:53    573s] #	         MetSpc    Short   Totals
[09/05 00:20:53    573s] #	metal1        0       33       33
[09/05 00:20:53    573s] #	metal2        1        0        1
[09/05 00:20:53    573s] #	Totals        1       33       34
[09/05 00:20:53    573s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:20:53    573s] #start 51th optimization iteration ...
[09/05 00:20:54    574s] #   number of violations = 32
[09/05 00:20:54    574s] #
[09/05 00:20:54    574s] #    By Layer and Type :
[09/05 00:20:54    574s] #	          Short   Totals
[09/05 00:20:54    574s] #	metal1       32       32
[09/05 00:20:54    574s] #	Totals       32       32
[09/05 00:20:54    574s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:20:54    574s] #start 52th optimization iteration ...
[09/05 00:20:55    575s] #   number of violations = 33
[09/05 00:20:55    575s] #
[09/05 00:20:55    575s] #    By Layer and Type :
[09/05 00:20:55    575s] #	          Short   Totals
[09/05 00:20:55    575s] #	metal1       33       33
[09/05 00:20:55    575s] #	Totals       33       33
[09/05 00:20:55    575s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:20:55    575s] #start 53th optimization iteration ...
[09/05 00:20:57    577s] #   number of violations = 33
[09/05 00:20:57    577s] #
[09/05 00:20:57    577s] #    By Layer and Type :
[09/05 00:20:57    577s] #	         MetSpc    Short   Totals
[09/05 00:20:57    577s] #	metal1        0       32       32
[09/05 00:20:57    577s] #	metal2        1        0        1
[09/05 00:20:57    577s] #	Totals        1       32       33
[09/05 00:20:57    577s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:20:57    577s] #start 54th optimization iteration ...
[09/05 00:20:58    578s] #   number of violations = 32
[09/05 00:20:58    578s] #
[09/05 00:20:58    578s] #    By Layer and Type :
[09/05 00:20:58    578s] #	          Short   Totals
[09/05 00:20:58    578s] #	metal1       32       32
[09/05 00:20:58    578s] #	Totals       32       32
[09/05 00:20:58    578s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:20:58    578s] #start 55th optimization iteration ...
[09/05 00:20:59    579s] #   number of violations = 27
[09/05 00:20:59    579s] #
[09/05 00:20:59    579s] #    By Layer and Type :
[09/05 00:20:59    579s] #	          Short   Totals
[09/05 00:20:59    579s] #	metal1       27       27
[09/05 00:20:59    579s] #	Totals       27       27
[09/05 00:20:59    579s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:20:59    579s] #start 56th optimization iteration ...
[09/05 00:21:00    580s] #   number of violations = 31
[09/05 00:21:00    580s] #
[09/05 00:21:00    580s] #    By Layer and Type :
[09/05 00:21:00    580s] #	          Short   Totals
[09/05 00:21:00    580s] #	metal1       31       31
[09/05 00:21:00    580s] #	Totals       31       31
[09/05 00:21:00    580s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:00    580s] #start 57th optimization iteration ...
[09/05 00:21:01    581s] #   number of violations = 30
[09/05 00:21:01    581s] #
[09/05 00:21:01    581s] #    By Layer and Type :
[09/05 00:21:01    581s] #	          Short   Totals
[09/05 00:21:01    581s] #	metal1       30       30
[09/05 00:21:01    581s] #	Totals       30       30
[09/05 00:21:01    581s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:01    581s] #start 58th optimization iteration ...
[09/05 00:21:03    582s] #   number of violations = 33
[09/05 00:21:03    582s] #
[09/05 00:21:03    582s] #    By Layer and Type :
[09/05 00:21:03    582s] #	          Short   Totals
[09/05 00:21:03    582s] #	metal1       33       33
[09/05 00:21:03    582s] #	Totals       33       33
[09/05 00:21:03    582s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:03    582s] #start 59th optimization iteration ...
[09/05 00:21:04    584s] #   number of violations = 35
[09/05 00:21:04    584s] #
[09/05 00:21:04    584s] #    By Layer and Type :
[09/05 00:21:04    584s] #	         MetSpc    Short   Totals
[09/05 00:21:04    584s] #	metal1        0       34       34
[09/05 00:21:04    584s] #	metal2        1        0        1
[09/05 00:21:04    584s] #	Totals        1       34       35
[09/05 00:21:04    584s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:04    584s] #start 60th optimization iteration ...
[09/05 00:21:05    585s] #   number of violations = 36
[09/05 00:21:05    585s] #
[09/05 00:21:05    585s] #    By Layer and Type :
[09/05 00:21:05    585s] #	          Short     Loop   Totals
[09/05 00:21:05    585s] #	metal1       35        0       35
[09/05 00:21:05    585s] #	metal2        0        1        1
[09/05 00:21:05    585s] #	Totals       35        1       36
[09/05 00:21:05    585s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:05    585s] #start 61th optimization iteration ...
[09/05 00:21:06    586s] #   number of violations = 31
[09/05 00:21:06    586s] #
[09/05 00:21:06    586s] #    By Layer and Type :
[09/05 00:21:06    586s] #	          Short   Totals
[09/05 00:21:06    586s] #	metal1       31       31
[09/05 00:21:06    586s] #	Totals       31       31
[09/05 00:21:06    586s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:06    586s] #start 62th optimization iteration ...
[09/05 00:21:07    587s] #   number of violations = 34
[09/05 00:21:07    587s] #
[09/05 00:21:07    587s] #    By Layer and Type :
[09/05 00:21:07    587s] #	          Short   Totals
[09/05 00:21:07    587s] #	metal1       34       34
[09/05 00:21:07    587s] #	Totals       34       34
[09/05 00:21:07    587s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:07    587s] #start 63th optimization iteration ...
[09/05 00:21:08    588s] #   number of violations = 34
[09/05 00:21:08    588s] #
[09/05 00:21:08    588s] #    By Layer and Type :
[09/05 00:21:08    588s] #	          Short   Totals
[09/05 00:21:08    588s] #	metal1       34       34
[09/05 00:21:08    588s] #	Totals       34       34
[09/05 00:21:08    588s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:08    588s] #start 64th optimization iteration ...
[09/05 00:21:10    590s] #   number of violations = 33
[09/05 00:21:10    590s] #
[09/05 00:21:10    590s] #    By Layer and Type :
[09/05 00:21:10    590s] #	          Short   Totals
[09/05 00:21:10    590s] #	metal1       33       33
[09/05 00:21:10    590s] #	Totals       33       33
[09/05 00:21:10    590s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:10    590s] #start 65th optimization iteration ...
[09/05 00:21:11    591s] #   number of violations = 34
[09/05 00:21:11    591s] #
[09/05 00:21:11    591s] #    By Layer and Type :
[09/05 00:21:11    591s] #	          Short   Totals
[09/05 00:21:11    591s] #	metal1       34       34
[09/05 00:21:11    591s] #	Totals       34       34
[09/05 00:21:11    591s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:11    591s] #start 66th optimization iteration ...
[09/05 00:21:12    592s] #   number of violations = 35
[09/05 00:21:12    592s] #
[09/05 00:21:12    592s] #    By Layer and Type :
[09/05 00:21:12    592s] #	          Short   Totals
[09/05 00:21:12    592s] #	metal1       35       35
[09/05 00:21:12    592s] #	Totals       35       35
[09/05 00:21:12    592s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:12    592s] #start 67th optimization iteration ...
[09/05 00:21:14    593s] #   number of violations = 37
[09/05 00:21:14    593s] #
[09/05 00:21:14    593s] #    By Layer and Type :
[09/05 00:21:14    593s] #	          Short   Totals
[09/05 00:21:14    593s] #	metal1       37       37
[09/05 00:21:14    593s] #	Totals       37       37
[09/05 00:21:14    593s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:14    593s] #start 68th optimization iteration ...
[09/05 00:21:15    595s] #   number of violations = 38
[09/05 00:21:15    595s] #
[09/05 00:21:15    595s] #    By Layer and Type :
[09/05 00:21:15    595s] #	          Short   Totals
[09/05 00:21:15    595s] #	metal1       38       38
[09/05 00:21:15    595s] #	Totals       38       38
[09/05 00:21:15    595s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:15    595s] #start 69th optimization iteration ...
[09/05 00:21:16    596s] #   number of violations = 37
[09/05 00:21:16    596s] #
[09/05 00:21:16    596s] #    By Layer and Type :
[09/05 00:21:16    596s] #	          Short   Totals
[09/05 00:21:16    596s] #	metal1       37       37
[09/05 00:21:16    596s] #	Totals       37       37
[09/05 00:21:16    596s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:16    596s] #start 70th optimization iteration ...
[09/05 00:21:17    597s] #   number of violations = 35
[09/05 00:21:17    597s] #
[09/05 00:21:17    597s] #    By Layer and Type :
[09/05 00:21:17    597s] #	          Short   Totals
[09/05 00:21:17    597s] #	metal1       35       35
[09/05 00:21:17    597s] #	Totals       35       35
[09/05 00:21:17    597s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:17    597s] #start 71th optimization iteration ...
[09/05 00:21:19    598s] #   number of violations = 33
[09/05 00:21:19    598s] #
[09/05 00:21:19    598s] #    By Layer and Type :
[09/05 00:21:19    598s] #	          Short   Totals
[09/05 00:21:19    598s] #	metal1       33       33
[09/05 00:21:19    598s] #	Totals       33       33
[09/05 00:21:19    598s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:19    598s] #start 72th optimization iteration ...
[09/05 00:21:20    600s] #   number of violations = 31
[09/05 00:21:20    600s] #
[09/05 00:21:20    600s] #    By Layer and Type :
[09/05 00:21:20    600s] #	          Short   Totals
[09/05 00:21:20    600s] #	metal1       31       31
[09/05 00:21:20    600s] #	Totals       31       31
[09/05 00:21:20    600s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:20    600s] #start 73th optimization iteration ...
[09/05 00:21:21    601s] #   number of violations = 31
[09/05 00:21:21    601s] #
[09/05 00:21:21    601s] #    By Layer and Type :
[09/05 00:21:21    601s] #	          Short   Totals
[09/05 00:21:21    601s] #	metal1       31       31
[09/05 00:21:21    601s] #	Totals       31       31
[09/05 00:21:21    601s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:21    601s] #start 74th optimization iteration ...
[09/05 00:21:22    602s] #   number of violations = 34
[09/05 00:21:22    602s] #
[09/05 00:21:22    602s] #    By Layer and Type :
[09/05 00:21:22    602s] #	         MetSpc    Short   Totals
[09/05 00:21:22    602s] #	metal1        0       33       33
[09/05 00:21:22    602s] #	metal2        1        0        1
[09/05 00:21:22    602s] #	Totals        1       33       34
[09/05 00:21:22    602s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:22    602s] #start 75th optimization iteration ...
[09/05 00:21:23    602s] #   number of violations = 30
[09/05 00:21:23    602s] #
[09/05 00:21:23    602s] #    By Layer and Type :
[09/05 00:21:23    602s] #	          Short   Totals
[09/05 00:21:23    602s] #	metal1       30       30
[09/05 00:21:23    602s] #	Totals       30       30
[09/05 00:21:23    602s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:23    602s] #start 76th optimization iteration ...
[09/05 00:21:24    604s] #   number of violations = 30
[09/05 00:21:24    604s] #
[09/05 00:21:24    604s] #    By Layer and Type :
[09/05 00:21:24    604s] #	          Short   Totals
[09/05 00:21:24    604s] #	metal1       30       30
[09/05 00:21:24    604s] #	Totals       30       30
[09/05 00:21:24    604s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
[09/05 00:21:24    604s] #Complete Detail Routing.
[09/05 00:21:24    604s] #Total wire length = 15596 um.
[09/05 00:21:24    604s] #Total half perimeter of net bounding box = 14150 um.
[09/05 00:21:24    604s] #Total wire length on LAYER metal1 = 2122 um.
[09/05 00:21:24    604s] #Total wire length on LAYER metal2 = 7100 um.
[09/05 00:21:24    604s] #Total wire length on LAYER metal3 = 4832 um.
[09/05 00:21:24    604s] #Total wire length on LAYER metal4 = 1527 um.
[09/05 00:21:24    604s] #Total wire length on LAYER metal5 = 9 um.
[09/05 00:21:24    604s] #Total wire length on LAYER metal6 = 6 um.
[09/05 00:21:24    604s] #Total number of vias = 1311
[09/05 00:21:24    604s] #Up-Via Summary (total 1311):
[09/05 00:21:24    604s] #           
[09/05 00:21:24    604s] #-----------------------
[09/05 00:21:24    604s] # metal1            755
[09/05 00:21:24    604s] # metal2            445
[09/05 00:21:24    604s] # metal3            105
[09/05 00:21:24    604s] # metal4              4
[09/05 00:21:24    604s] # metal5              2
[09/05 00:21:24    604s] #-----------------------
[09/05 00:21:24    604s] #                  1311 
[09/05 00:21:24    604s] #
[09/05 00:21:24    604s] #Total number of DRC violations = 30
[09/05 00:21:24    604s] #Total number of violations on LAYER metal1 = 30
[09/05 00:21:24    604s] #Total number of violations on LAYER metal2 = 0
[09/05 00:21:24    604s] #Total number of violations on LAYER metal3 = 0
[09/05 00:21:24    604s] #Total number of violations on LAYER metal4 = 0
[09/05 00:21:24    604s] #Total number of violations on LAYER metal5 = 0
[09/05 00:21:24    604s] #Total number of violations on LAYER metal6 = 0
[09/05 00:21:24    604s] ### Time Record (Detail Routing) is uninstalled.
[09/05 00:21:24    604s] #Cpu time = 00:01:32
[09/05 00:21:24    604s] #Elapsed time = 00:01:32
[09/05 00:21:24    604s] #Increased memory = 7.55 (MB)
[09/05 00:21:24    604s] #Total memory = 1090.68 (MB)
[09/05 00:21:24    604s] #Peak memory = 1187.70 (MB)
[09/05 00:21:24    604s] ### Time Record (Antenna Fixing) is installed.
[09/05 00:21:24    604s] #
[09/05 00:21:24    604s] #start routing for process antenna violation fix ...
[09/05 00:21:24    604s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:21:25    604s] #
[09/05 00:21:25    604s] #    By Layer and Type :
[09/05 00:21:25    604s] #	          Short   Totals
[09/05 00:21:25    604s] #	metal1       30       30
[09/05 00:21:25    604s] #	Totals       30       30
[09/05 00:21:25    604s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.10 (MB), peak = 1187.70 (MB)
[09/05 00:21:25    604s] #
[09/05 00:21:25    604s] #Total wire length = 15596 um.
[09/05 00:21:25    604s] #Total half perimeter of net bounding box = 14150 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal1 = 2122 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal2 = 7100 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal3 = 4832 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal4 = 1527 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal5 = 9 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal6 = 6 um.
[09/05 00:21:25    604s] #Total number of vias = 1311
[09/05 00:21:25    604s] #Up-Via Summary (total 1311):
[09/05 00:21:25    604s] #           
[09/05 00:21:25    604s] #-----------------------
[09/05 00:21:25    604s] # metal1            755
[09/05 00:21:25    604s] # metal2            445
[09/05 00:21:25    604s] # metal3            105
[09/05 00:21:25    604s] # metal4              4
[09/05 00:21:25    604s] # metal5              2
[09/05 00:21:25    604s] #-----------------------
[09/05 00:21:25    604s] #                  1311 
[09/05 00:21:25    604s] #
[09/05 00:21:25    604s] #Total number of DRC violations = 30
[09/05 00:21:25    604s] #Total number of process antenna violations = 0
[09/05 00:21:25    604s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:21:25    604s] #Total number of violations on LAYER metal1 = 30
[09/05 00:21:25    604s] #Total number of violations on LAYER metal2 = 0
[09/05 00:21:25    604s] #Total number of violations on LAYER metal3 = 0
[09/05 00:21:25    604s] #Total number of violations on LAYER metal4 = 0
[09/05 00:21:25    604s] #Total number of violations on LAYER metal5 = 0
[09/05 00:21:25    604s] #Total number of violations on LAYER metal6 = 0
[09/05 00:21:25    604s] #
[09/05 00:21:25    604s] #
[09/05 00:21:25    604s] #Total wire length = 15596 um.
[09/05 00:21:25    604s] #Total half perimeter of net bounding box = 14150 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal1 = 2122 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal2 = 7100 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal3 = 4832 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal4 = 1527 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal5 = 9 um.
[09/05 00:21:25    604s] #Total wire length on LAYER metal6 = 6 um.
[09/05 00:21:25    604s] #Total number of vias = 1311
[09/05 00:21:25    604s] #Up-Via Summary (total 1311):
[09/05 00:21:25    604s] #           
[09/05 00:21:25    604s] #-----------------------
[09/05 00:21:25    604s] # metal1            755
[09/05 00:21:25    604s] # metal2            445
[09/05 00:21:25    604s] # metal3            105
[09/05 00:21:25    604s] # metal4              4
[09/05 00:21:25    604s] # metal5              2
[09/05 00:21:25    604s] #-----------------------
[09/05 00:21:25    604s] #                  1311 
[09/05 00:21:25    604s] #
[09/05 00:21:25    604s] #Total number of DRC violations = 30
[09/05 00:21:25    604s] #Total number of process antenna violations = 0
[09/05 00:21:25    604s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:21:25    604s] #Total number of violations on LAYER metal1 = 30
[09/05 00:21:25    604s] #Total number of violations on LAYER metal2 = 0
[09/05 00:21:25    604s] #Total number of violations on LAYER metal3 = 0
[09/05 00:21:25    604s] #Total number of violations on LAYER metal4 = 0
[09/05 00:21:25    604s] #Total number of violations on LAYER metal5 = 0
[09/05 00:21:25    604s] #Total number of violations on LAYER metal6 = 0
[09/05 00:21:25    604s] #
[09/05 00:21:25    604s] ### Time Record (Antenna Fixing) is uninstalled.
[09/05 00:21:25    604s] ### Time Record (Post Route Wire Spreading) is installed.
[09/05 00:21:25    604s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:21:25    605s] #
[09/05 00:21:25    605s] #Start Post Route wire spreading..
[09/05 00:21:25    605s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:21:25    605s] #
[09/05 00:21:25    605s] #Start DRC checking..
[09/05 00:21:26    605s] #   number of violations = 30
[09/05 00:21:26    605s] #
[09/05 00:21:26    605s] #    By Layer and Type :
[09/05 00:21:26    605s] #	          Short   Totals
[09/05 00:21:26    605s] #	metal1       30       30
[09/05 00:21:26    605s] #	Totals       30       30
[09/05 00:21:26    605s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.06 (MB), peak = 1187.70 (MB)
[09/05 00:21:26    605s] #CELL_VIEW alu_top_module,init has 30 DRC violations
[09/05 00:21:26    605s] #Total number of DRC violations = 30
[09/05 00:21:26    605s] #Total number of process antenna violations = 0
[09/05 00:21:26    605s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:21:26    605s] #Total number of violations on LAYER metal1 = 30
[09/05 00:21:26    605s] #Total number of violations on LAYER metal2 = 0
[09/05 00:21:26    605s] #Total number of violations on LAYER metal3 = 0
[09/05 00:21:26    605s] #Total number of violations on LAYER metal4 = 0
[09/05 00:21:26    605s] #Total number of violations on LAYER metal5 = 0
[09/05 00:21:26    605s] #Total number of violations on LAYER metal6 = 0
[09/05 00:21:26    605s] #
[09/05 00:21:26    605s] #Start data preparation for wire spreading...
[09/05 00:21:26    605s] #
[09/05 00:21:26    605s] #Data preparation is done on Tue Sep  5 00:21:26 2023
[09/05 00:21:26    605s] #
[09/05 00:21:26    605s] ### track-assign engine-init starts on Tue Sep  5 00:21:26 2023 with memory = 1091.06 (MB), peak = 1187.70 (MB)
[09/05 00:21:26    605s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:21:26    605s] #
[09/05 00:21:26    605s] #Start Post Route Wire Spread.
[09/05 00:21:26    605s] #Done with 92 horizontal wires in 7 hboxes and 113 vertical wires in 6 hboxes.
[09/05 00:21:26    605s] #Complete Post Route Wire Spread.
[09/05 00:21:26    605s] #
[09/05 00:21:26    605s] #Total wire length = 15822 um.
[09/05 00:21:26    605s] #Total half perimeter of net bounding box = 14150 um.
[09/05 00:21:26    605s] #Total wire length on LAYER metal1 = 2155 um.
[09/05 00:21:26    605s] #Total wire length on LAYER metal2 = 7191 um.
[09/05 00:21:26    605s] #Total wire length on LAYER metal3 = 4898 um.
[09/05 00:21:26    605s] #Total wire length on LAYER metal4 = 1561 um.
[09/05 00:21:26    605s] #Total wire length on LAYER metal5 = 10 um.
[09/05 00:21:26    605s] #Total wire length on LAYER metal6 = 6 um.
[09/05 00:21:26    605s] #Total number of vias = 1311
[09/05 00:21:26    605s] #Up-Via Summary (total 1311):
[09/05 00:21:26    605s] #           
[09/05 00:21:26    605s] #-----------------------
[09/05 00:21:26    605s] # metal1            755
[09/05 00:21:26    605s] # metal2            445
[09/05 00:21:26    605s] # metal3            105
[09/05 00:21:26    605s] # metal4              4
[09/05 00:21:26    605s] # metal5              2
[09/05 00:21:26    605s] #-----------------------
[09/05 00:21:26    605s] #                  1311 
[09/05 00:21:26    605s] #
[09/05 00:21:26    605s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:21:26    605s] #
[09/05 00:21:26    605s] #Start DRC checking..
[09/05 00:21:26    606s] #   number of violations = 30
[09/05 00:21:26    606s] #
[09/05 00:21:26    606s] #    By Layer and Type :
[09/05 00:21:26    606s] #	          Short   Totals
[09/05 00:21:26    606s] #	metal1       30       30
[09/05 00:21:26    606s] #	Totals       30       30
[09/05 00:21:26    606s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.31 (MB), peak = 1187.70 (MB)
[09/05 00:21:26    606s] #CELL_VIEW alu_top_module,init has 30 DRC violations
[09/05 00:21:26    606s] #Total number of DRC violations = 30
[09/05 00:21:26    606s] #Total number of process antenna violations = 0
[09/05 00:21:26    606s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:21:26    606s] #Total number of violations on LAYER metal1 = 30
[09/05 00:21:26    606s] #Total number of violations on LAYER metal2 = 0
[09/05 00:21:26    606s] #Total number of violations on LAYER metal3 = 0
[09/05 00:21:26    606s] #Total number of violations on LAYER metal4 = 0
[09/05 00:21:26    606s] #Total number of violations on LAYER metal5 = 0
[09/05 00:21:26    606s] #Total number of violations on LAYER metal6 = 0
[09/05 00:21:26    606s] #   number of violations = 30
[09/05 00:21:26    606s] #
[09/05 00:21:26    606s] #    By Layer and Type :
[09/05 00:21:26    606s] #	          Short   Totals
[09/05 00:21:26    606s] #	metal1       30       30
[09/05 00:21:26    606s] #	Totals       30       30
[09/05 00:21:26    606s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.31 (MB), peak = 1187.70 (MB)
[09/05 00:21:26    606s] #CELL_VIEW alu_top_module,init has 30 DRC violations
[09/05 00:21:26    606s] #Total number of DRC violations = 30
[09/05 00:21:26    606s] #Total number of process antenna violations = 0
[09/05 00:21:26    606s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:21:26    606s] #Total number of violations on LAYER metal1 = 30
[09/05 00:21:26    606s] #Total number of violations on LAYER metal2 = 0
[09/05 00:21:26    606s] #Total number of violations on LAYER metal3 = 0
[09/05 00:21:26    606s] #Total number of violations on LAYER metal4 = 0
[09/05 00:21:26    606s] #Total number of violations on LAYER metal5 = 0
[09/05 00:21:26    606s] #Total number of violations on LAYER metal6 = 0
[09/05 00:21:26    606s] #Post Route wire spread is done.
[09/05 00:21:26    606s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/05 00:21:26    606s] #Total wire length = 15822 um.
[09/05 00:21:26    606s] #Total half perimeter of net bounding box = 14150 um.
[09/05 00:21:26    606s] #Total wire length on LAYER metal1 = 2155 um.
[09/05 00:21:26    606s] #Total wire length on LAYER metal2 = 7191 um.
[09/05 00:21:26    606s] #Total wire length on LAYER metal3 = 4898 um.
[09/05 00:21:26    606s] #Total wire length on LAYER metal4 = 1561 um.
[09/05 00:21:26    606s] #Total wire length on LAYER metal5 = 10 um.
[09/05 00:21:26    606s] #Total wire length on LAYER metal6 = 6 um.
[09/05 00:21:26    606s] #Total number of vias = 1311
[09/05 00:21:26    606s] #Up-Via Summary (total 1311):
[09/05 00:21:26    606s] #           
[09/05 00:21:26    606s] #-----------------------
[09/05 00:21:26    606s] # metal1            755
[09/05 00:21:26    606s] # metal2            445
[09/05 00:21:26    606s] # metal3            105
[09/05 00:21:26    606s] # metal4              4
[09/05 00:21:26    606s] # metal5              2
[09/05 00:21:26    606s] #-----------------------
[09/05 00:21:26    606s] #                  1311 
[09/05 00:21:26    606s] #
[09/05 00:21:26    606s] #detailRoute Statistics:
[09/05 00:21:26    606s] #Cpu time = 00:01:34
[09/05 00:21:26    606s] #Elapsed time = 00:01:34
[09/05 00:21:26    606s] #Increased memory = 7.84 (MB)
[09/05 00:21:26    606s] #Total memory = 1090.96 (MB)
[09/05 00:21:26    606s] #Peak memory = 1187.70 (MB)
[09/05 00:21:26    606s] ### global_detail_route design signature (184): route=679273547 flt_obj=0 vio=2065195372 shield_wire=1
[09/05 00:21:26    606s] ### Time Record (DB Export) is installed.
[09/05 00:21:26    606s] ### export design design signature (185): route=679273547 flt_obj=0 vio=2065195372 swire=1886711071 shield_wire=1 net_attr=1775574553 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=54896613 pin_access=1530266095
[09/05 00:21:26    606s] ### Time Record (DB Export) is uninstalled.
[09/05 00:21:26    606s] ### Time Record (Post Callback) is installed.
[09/05 00:21:26    606s] ### Time Record (Post Callback) is uninstalled.
[09/05 00:21:26    606s] #
[09/05 00:21:26    606s] #globalDetailRoute statistics:
[09/05 00:21:26    606s] #Cpu time = 00:01:35
[09/05 00:21:26    606s] #Elapsed time = 00:01:35
[09/05 00:21:26    606s] #Increased memory = -3.33 (MB)
[09/05 00:21:26    606s] #Total memory = 1064.58 (MB)
[09/05 00:21:26    606s] #Peak memory = 1187.70 (MB)
[09/05 00:21:26    606s] #Number of warnings = 53
[09/05 00:21:26    606s] #Total number of warnings = 76
[09/05 00:21:26    606s] #Number of fails = 0
[09/05 00:21:26    606s] #Total number of fails = 0
[09/05 00:21:26    606s] #Complete globalDetailRoute on Tue Sep  5 00:21:26 2023
[09/05 00:21:26    606s] #
[09/05 00:21:26    606s] ### import design signature (186): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1530266095
[09/05 00:21:26    606s] ### Time Record (globalDetailRoute) is uninstalled.
[09/05 00:21:26    606s] #Default setup view is reset to setup.
[09/05 00:21:26    606s] #Default setup view is reset to setup.
[09/05 00:21:26    606s] #routeDesign: cpu time = 00:01:35, elapsed time = 00:01:36, memory = 1041.76 (MB), peak = 1187.70 (MB)
[09/05 00:21:26    606s] 
[09/05 00:21:26    606s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:21:26    606s] Severity  ID               Count  Summary                                  
[09/05 00:21:26    606s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/05 00:21:26    606s] *** Message Summary: 1 warning(s), 0 error(s)
[09/05 00:21:26    606s] 
[09/05 00:21:26    606s] ### Time Record (routeDesign) is uninstalled.
[09/05 00:21:26    606s] ### 
[09/05 00:21:26    606s] ###   Scalability Statistics
[09/05 00:21:26    606s] ### 
[09/05 00:21:26    606s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:21:26    606s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/05 00:21:26    606s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:21:26    606s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/05 00:21:26    606s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/05 00:21:26    606s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/05 00:21:26    606s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:21:26    606s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:21:26    606s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[09/05 00:21:26    606s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/05 00:21:26    606s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/05 00:21:26    606s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/05 00:21:26    606s] ###   Detail Routing                |        00:01:32|        00:01:32|             1.0|
[09/05 00:21:26    606s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/05 00:21:26    606s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[09/05 00:21:26    606s] ###   Entire Command                |        00:01:35|        00:01:36|             1.0|
[09/05 00:21:26    606s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:21:26    606s] ### 
[09/05 00:21:56    611s] <CMD> zoomBox -1002.30800 -94.84200 1002.30700 853.57800
[09/05 00:21:57    611s] <CMD> zoomBox -1929.97700 -477.03400 1910.23700 1339.84100
[09/05 00:21:58    611s] <CMD> zoomBox -611.38700 66.21400 619.70100 648.66400
[09/05 00:21:59    612s] <CMD> zoomBox -265.28100 208.80500 280.96000 467.24200
[09/05 00:22:00    612s] <CMD> panPage 0 -1
[09/05 00:22:00    612s] <CMD> panPage 0 -1
[09/05 00:22:01    612s] <CMD> panPage 0 -1
[09/05 00:22:01    612s] <CMD> panPage 0 -1
[09/05 00:22:01    612s] <CMD> panPage 0 -1
[09/05 00:22:01    612s] <CMD> panPage 0 -1
[09/05 00:22:01    612s] <CMD> panPage 0 -1
[09/05 00:22:02    612s] <CMD> panPage 0 1
[09/05 00:22:02    612s] <CMD> panPage 0 1
[09/05 00:22:13    614s] <CMD> uiSetTool select
[09/05 00:22:17    615s] <CMD> selectWire -136.2300 -57.8900 136.0700 -54.8900 5 GND
[09/05 00:22:18    615s] <CMD> deleteSelectedFromFPlan
[09/05 00:22:19    615s] <CMD> selectWire -136.2300 -57.8900 136.0700 -54.8900 3 GND
[09/05 00:22:19    615s] <CMD> deleteSelectedFromFPlan
[09/05 00:22:20    615s] <CMD> selectWire -136.2300 -57.8900 136.0700 -54.8900 1 GND
[09/05 00:22:21    615s] <CMD> deleteSelectedFromFPlan
[09/05 00:22:24    616s] <CMD> selectWire -151.2300 -49.8900 151.0700 -46.8900 5 VDD
[09/05 00:22:25    616s] <CMD> deleteSelectedFromFPlan
[09/05 00:22:26    616s] <CMD> selectWire -151.2300 -49.8900 151.0700 -46.8900 3 VDD
[09/05 00:22:27    616s] <CMD> deleteSelectedFromFPlan
[09/05 00:22:27    616s] <CMD> selectWire -151.2300 -49.8900 151.0700 -46.8900 1 VDD
[09/05 00:22:28    616s] <CMD> deleteSelectedFromFPlan
[09/05 00:22:32    617s] <CMD> zoomBox -265.28200 -230.53800 280.96000 27.89900
[09/05 00:22:33    617s] <CMD> zoomBox -210.60600 -194.53300 184.05600 -7.81100
[09/05 00:22:58    622s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/05 00:22:58    622s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND GNDO VDD VDDO } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[09/05 00:22:58    622s] *** Begin SPECIAL ROUTE on Tue Sep  5 00:22:58 2023 ***
[09/05 00:22:58    622s] SPECIAL ROUTE ran on directory: /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/innovus_new
[09/05 00:22:58    622s] SPECIAL ROUTE ran on machine: AVLSI-PC22 (Linux 2.6.32-431.el6.x86_64 Xeon 2.80Ghz)
[09/05 00:22:58    622s] 
[09/05 00:22:58    622s] Begin option processing ...
[09/05 00:22:58    622s] srouteConnectPowerBump set to false
[09/05 00:22:58    622s] routeSelectNet set to "GND GNDO VDD VDDO"
[09/05 00:22:58    622s] routeSpecial set to true
[09/05 00:22:58    622s] srouteBlockPin set to "useLef"
[09/05 00:22:58    622s] srouteBottomLayerLimit set to 1
[09/05 00:22:58    622s] srouteBottomTargetLayerLimit set to 1
[09/05 00:22:58    622s] srouteConnectConverterPin set to false
[09/05 00:22:58    622s] srouteCrossoverViaBottomLayer set to 1
[09/05 00:22:58    622s] srouteCrossoverViaTopLayer set to 6
[09/05 00:22:58    622s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/05 00:22:58    622s] srouteFollowCorePinEnd set to 3
[09/05 00:22:58    622s] srouteJogControl set to "preferWithChanges differentLayer"
[09/05 00:22:58    622s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/05 00:22:58    622s] sroutePadPinAllPorts set to true
[09/05 00:22:58    622s] sroutePreserveExistingRoutes set to true
[09/05 00:22:58    622s] srouteRoutePowerBarPortOnBothDir set to true
[09/05 00:22:58    622s] srouteStopBlockPin set to "nearestTarget"
[09/05 00:22:58    622s] srouteTopLayerLimit set to 6
[09/05 00:22:58    622s] srouteTopTargetLayerLimit set to 6
[09/05 00:22:58    622s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2440.00 megs.
[09/05 00:22:58    622s] 
[09/05 00:22:58    622s] Reading DB technology information...
[09/05 00:22:58    622s] Finished reading DB technology information.
[09/05 00:22:58    622s] Reading floorplan and netlist information...
[09/05 00:22:58    622s] Finished reading floorplan and netlist information.
[09/05 00:22:58    622s] Read in 12 layers, 6 routing layers, 1 overlap layer
[09/05 00:22:58    622s] Read in 402 macros, 32 used
[09/05 00:22:58    622s] Read in 247 components
[09/05 00:22:58    622s]   207 core components: 0 unplaced, 207 placed, 0 fixed
[09/05 00:22:58    622s]   40 pad components: 0 unplaced, 0 placed, 40 fixed
[09/05 00:22:58    622s] Read in 31 logical pins
[09/05 00:22:58    622s] Read in 1 blockages
[09/05 00:22:58    622s] Read in 31 nets
[09/05 00:22:58    622s] Read in 5 special nets, 4 routed
[09/05 00:22:58    622s] Read in 416 terminals
[09/05 00:22:58    622s] 4 nets selected.
[09/05 00:22:58    622s] 
[09/05 00:22:58    622s] Begin power routing ...
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.77 97.12) (155.77 99.08) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.77 78.64) (155.77 82.28) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.77 70.24) (155.77 72.20) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.77 -19.92) (155.77 -17.96) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.77 -40.64) (155.77 -34.76) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.15 82.00) (155.15 97.40) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.15 71.92) (155.15 78.92) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.15 -35.04) (155.15 -19.64) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.15 -47.36) (155.15 -45.40) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.01 97.26) (155.91 97.26) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.01 82.14) (155.91 82.14) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.01 78.78) (155.91 78.78) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.01 72.06) (155.91 72.06) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.01 -19.78) (155.91 -19.78) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (155.01 -34.90) (155.91 -34.90) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (154.53 -45.68) (154.53 -40.36) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (154.53 -59.12) (154.53 -57.16) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (154.53 -86.00) (154.53 -84.04) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (154.39 -40.50) (155.91 -40.50) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1239):	Wire segment (154.39 -45.54) (155.29 -45.54) on layer metal4 has no shape definition.
[09/05 00:22:58    622s] **WARN: (IMPSR-1973):	Same Warning messages will be suppressed after 20 warnings
[09/05 00:22:58    622s] **WARN: (IMPSR-1242):	Before power routing: 377 wire segments without shape definitions are set to BLOCKRING inside core area and CORERING outside core area.
[09/05 00:22:58    622s] **WARN: (EMS-27):	Message (IMPSR-1239) has exceeded the current message display limit of 20.
[09/05 00:22:58    622s] To increase the message display limit, refer to the product command reference manual.
[09/05 00:22:58    622s] **WARN: (IMPSR-1973):	Same Warning messages will be suppressed after 20 warnings
[09/05 00:22:58    622s] **WARN: (IMPSR-1242):	Before power routing: 65 wire segments without shape definitions are set to BLOCKRING inside core area and CORERING outside core area.
[09/05 00:22:58    622s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/05 00:22:58    622s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDDO.
[09/05 00:22:58    622s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/05 00:22:58    622s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDDO. Check netlist, or change option to include the pin.
[09/05 00:22:58    622s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/05 00:22:58    622s] Type 'man IMPSR-1256' for more detail.
[09/05 00:22:58    622s] Cannot find any AREAIO class pad pin of net VDDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/05 00:22:58    622s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[09/05 00:22:58    622s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net GNDO.
[09/05 00:22:58    622s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/05 00:22:58    622s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GNDO. Check netlist, or change option to include the pin.
[09/05 00:22:58    622s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GNDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/05 00:22:58    622s] Type 'man IMPSR-1256' for more detail.
[09/05 00:22:58    622s] Cannot find any AREAIO class pad pin of net GNDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/05 00:22:58    622s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[09/05 00:22:58    622s] CPU time for FollowPin 0 seconds
[09/05 00:22:58    622s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net GND. Use 'CLASS CORE' pad pins of net GND to create pad ring.
[09/05 00:22:58    622s] CPU time for FollowPin 0 seconds
[09/05 00:22:58    622s]   Number of IO ports routed: 2
[09/05 00:22:58    622s]   Number of Block ports routed: 0
[09/05 00:22:58    622s]   Number of Stripe ports routed: 0
[09/05 00:22:58    622s]   Number of Core ports routed: 118
[09/05 00:22:58    622s]   Number of Pad ports routed: 0
[09/05 00:22:58    622s]   Number of Power Bump ports routed: 0
[09/05 00:22:58    622s]   Number of Pad Ring connections: 4
[09/05 00:22:58    622s]   Number of Followpin connections: 62
[09/05 00:22:58    622s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2443.00 megs.
[09/05 00:22:58    622s] 
[09/05 00:22:58    622s] 
[09/05 00:22:58    622s] 
[09/05 00:22:58    622s]  Begin updating DB with routing results ...
[09/05 00:22:58    622s]  Updating DB with 0 via definition ...
[09/05 00:22:58    622s] sroute created 167 wires.
[09/05 00:22:58    622s] ViaGen created 102 vias, deleted 0 via to avoid violation.
[09/05 00:22:58    622s] +--------+----------------+----------------+
[09/05 00:22:58    622s] |  Layer |     Created    |     Deleted    |
[09/05 00:22:58    622s] +--------+----------------+----------------+
[09/05 00:22:58    622s] | metal1 |       160      |       NA       |
[09/05 00:22:58    622s] |   via  |       96       |        0       |
[09/05 00:22:58    622s] |  via2  |        6       |        0       |
[09/05 00:22:58    622s] | metal3 |        3       |       NA       |
[09/05 00:22:58    622s] | metal6 |        4       |       NA       |
[09/05 00:22:58    622s] +--------+----------------+----------------+
[09/05 00:23:01    622s] <CMD> zoomBox -210.60600 -213.20500 184.05600 -26.48300
[09/05 00:23:02    623s] <CMD> zoomBox -134.81700 -167.28800 71.20000 -69.81800
[09/05 00:23:03    623s] <CMD> zoomBox -186.82300 -198.79600 148.64100 -40.08200
[09/05 00:23:04    623s] <CMD> zoomBox -210.60700 -213.20600 184.05700 -26.48300
[09/05 00:23:18    625s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/05 00:23:18    625s] <CMD> optDesign -postRoute
[09/05 00:23:18    625s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1044.8M, totSessionCpu=0:10:26 **
[09/05 00:23:18    625s] **INFO: User settings:
[09/05 00:23:18    625s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/05 00:23:18    625s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[09/05 00:23:18    625s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/05 00:23:18    625s] setNanoRouteMode -routeWithSiDriven                             false
[09/05 00:23:18    625s] setNanoRouteMode -routeWithTimingDriven                         false
[09/05 00:23:18    625s] setNanoRouteMode -timingEngine                                  {}
[09/05 00:23:18    625s] setExtractRCMode -engine                                        preRoute
[09/05 00:23:18    625s] setUsefulSkewMode -ecoRoute                                     false
[09/05 00:23:18    625s] setDelayCalMode -enable_high_fanout                             true
[09/05 00:23:18    625s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/05 00:23:18    625s] setDelayCalMode -engine                                         aae
[09/05 00:23:18    625s] setDelayCalMode -ignoreNetLoad                                  false
[09/05 00:23:18    625s] setOptMode -activeHoldViews                                     { hold }
[09/05 00:23:18    625s] setOptMode -activeSetupViews                                    { setup }
[09/05 00:23:18    625s] setOptMode -autoHoldViews                                       { hold}
[09/05 00:23:18    625s] setOptMode -autoSetupViews                                      { setup}
[09/05 00:23:18    625s] setOptMode -autoTDGRSetupViews                                  { setup}
[09/05 00:23:18    625s] setOptMode -autoViewHoldTargetSlack                             0
[09/05 00:23:18    625s] setOptMode -drcMargin                                           0
[09/05 00:23:18    625s] setOptMode -fixCap                                              true
[09/05 00:23:18    625s] setOptMode -fixDrc                                              true
[09/05 00:23:18    625s] setOptMode -fixFanoutLoad                                       false
[09/05 00:23:18    625s] setOptMode -fixTran                                             true
[09/05 00:23:18    625s] setOptMode -optimizeFF                                          true
[09/05 00:23:18    625s] setOptMode -setupTargetSlack                                    0
[09/05 00:23:18    625s] setSIMode -separate_delta_delay_on_data                         true
[09/05 00:23:18    625s] setPlaceMode -place_design_floorplan_mode                       false
[09/05 00:23:18    625s] setAnalysisMode -checkType                                      setup
[09/05 00:23:18    625s] setAnalysisMode -clkSrcPath                                     true
[09/05 00:23:18    625s] setAnalysisMode -clockPropagation                               sdcControl
[09/05 00:23:18    625s] setAnalysisMode -usefulSkew                                     true
[09/05 00:23:18    625s] setAnalysisMode -virtualIPO                                     false
[09/05 00:23:18    625s] 
[09/05 00:23:18    625s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:23:18    625s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/05 00:23:18    625s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:23:18    625s] Summary for sequential cells identification: 
[09/05 00:23:18    625s]   Identified SBFF number: 42
[09/05 00:23:18    625s]   Identified MBFF number: 0
[09/05 00:23:18    625s]   Identified SB Latch number: 0
[09/05 00:23:18    625s]   Identified MB Latch number: 0
[09/05 00:23:18    625s]   Not identified SBFF number: 10
[09/05 00:23:18    625s]   Not identified MBFF number: 0
[09/05 00:23:18    625s]   Not identified SB Latch number: 0
[09/05 00:23:18    625s]   Not identified MB Latch number: 0
[09/05 00:23:18    625s]   Number of sequential cells which are not FFs: 27
[09/05 00:23:18    625s]  Visiting view : setup
[09/05 00:23:18    625s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:23:18    625s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:23:18    625s]  Visiting view : hold
[09/05 00:23:18    625s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:23:18    625s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:23:18    625s]  Setting StdDelay to 53.60
[09/05 00:23:18    625s] Creating Cell Server, finished. 
[09/05 00:23:18    625s] 
[09/05 00:23:18    625s] Need call spDPlaceInit before registerPrioInstLoc.
[09/05 00:23:18    625s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:18    625s] Switching SI Aware to true by default in postroute mode   
[09/05 00:23:18    625s] GigaOpt running with 1 threads.
[09/05 00:23:18    625s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:23:18    625s] OPERPROF: Starting DPlace-Init at level 1, MEM:1318.9M
[09/05 00:23:18    625s] All LLGs are deleted
[09/05 00:23:18    625s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1318.9M
[09/05 00:23:18    625s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1318.9M
[09/05 00:23:18    625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1318.9M
[09/05 00:23:18    625s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1318.9M
[09/05 00:23:18    625s] Core basic site is core_5040
[09/05 00:23:18    625s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:23:18    625s] SiteArray: use 131,072 bytes
[09/05 00:23:18    625s] SiteArray: current memory after site array memory allocation 1318.9M
[09/05 00:23:18    625s] SiteArray: FP blocked sites are writable
[09/05 00:23:18    625s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:23:18    625s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1318.9M
[09/05 00:23:18    625s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1318.9M
[09/05 00:23:18    625s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1318.9M
[09/05 00:23:18    625s] OPERPROF:     Starting CMU at level 3, MEM:1318.9M
[09/05 00:23:18    625s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1318.9M
[09/05 00:23:18    625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1318.9M
[09/05 00:23:18    625s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1318.9MB).
[09/05 00:23:18    625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1318.9M
[09/05 00:23:18    625s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:18    625s] LayerId::1 widthSet size::1
[09/05 00:23:18    625s] LayerId::2 widthSet size::1
[09/05 00:23:18    625s] LayerId::3 widthSet size::1
[09/05 00:23:18    625s] LayerId::4 widthSet size::1
[09/05 00:23:18    625s] LayerId::5 widthSet size::1
[09/05 00:23:18    625s] LayerId::6 widthSet size::1
[09/05 00:23:18    625s] Updating RC grid for preRoute extraction ...
[09/05 00:23:18    625s] Initializing multi-corner resistance tables ...
[09/05 00:23:18    625s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:18    625s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:23:18    625s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.094770 ; aWlH: 0.000000 ; Pmax: 0.815600 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:23:18    625s] 
[09/05 00:23:18    625s] Creating Lib Analyzer ...
[09/05 00:23:18    625s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:18    625s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[09/05 00:23:18    625s] Type 'man IMPOPT-7077' for more detail.
[09/05 00:23:18    626s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:23:18    626s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:23:18    626s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:23:18    626s] 
[09/05 00:23:18    626s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:23:20    628s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:29 mem=1318.9M
[09/05 00:23:20    628s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:29 mem=1318.9M
[09/05 00:23:20    628s] Creating Lib Analyzer, finished. 
[09/05 00:23:20    628s] Effort level <high> specified for reg2reg path_group
[09/05 00:23:20    628s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:23:20    628s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:23:20    628s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:23:20    628s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:23:20    628s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:23:20    628s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:23:20    628s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:23:20    628s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:23:20    628s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:23:20    628s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:23:20    628s] 	...
[09/05 00:23:20    628s] 	Reporting only the 20 first cells found...
[09/05 00:23:20    628s] 
[09/05 00:23:20    628s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1020.4M, totSessionCpu=0:10:29 **
[09/05 00:23:20    628s] Existing Dirty Nets : 0
[09/05 00:23:20    628s] New Signature Flow (optDesignCheckOptions) ....
[09/05 00:23:20    628s] #Taking db snapshot
[09/05 00:23:20    628s] #Taking db snapshot ... done
[09/05 00:23:20    628s] OPERPROF: Starting checkPlace at level 1, MEM:1285.9M
[09/05 00:23:20    628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1285.9M
[09/05 00:23:20    628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:1285.9M
[09/05 00:23:20    628s] Begin checking placement ... (start mem=1285.9M, init mem=1285.9M)
[09/05 00:23:20    628s] 
[09/05 00:23:20    628s] Running CheckPlace using 1 thread in normal mode...
[09/05 00:23:21    628s] 
[09/05 00:23:21    628s] ...checkPlace normal is done!
[09/05 00:23:21    628s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1285.9M
[09/05 00:23:21    628s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1285.9M
[09/05 00:23:21    628s] Pre-route DRC Violation:	1
[09/05 00:23:21    628s] *info: Placed = 207           
[09/05 00:23:21    628s] *info: Unplaced = 0           
[09/05 00:23:21    628s] Placement Density:5.18%(3381/65308)
[09/05 00:23:21    628s] Placement Density (including fixed std cells):5.18%(3381/65308)
[09/05 00:23:21    628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1285.9M
[09/05 00:23:21    628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1285.9M
[09/05 00:23:21    628s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1285.9M)
[09/05 00:23:21    628s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.018, MEM:1285.9M
[09/05 00:23:21    628s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/05 00:23:21    628s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/05 00:23:21    628s] **INFO: Command refinePlace may be used to fix the placement violations
[09/05 00:23:21    628s] 
[09/05 00:23:21    628s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[09/05 00:23:21    628s] 
[09/05 00:23:21    628s] 
[09/05 00:23:21    628s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.7 real=0:00:02.7)
[09/05 00:23:21    628s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:23:21    628s] Deleting Lib Analyzer.
[09/05 00:23:21    628s] Info: Destroy the CCOpt slew target map.
[09/05 00:23:21    628s] clean pInstBBox. size 0
[09/05 00:23:21    628s] All LLGs are deleted
[09/05 00:23:21    628s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1285.9M
[09/05 00:23:21    628s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1285.9M
[09/05 00:23:21    628s] 
[09/05 00:23:21    628s] =============================================================================================
[09/05 00:23:21    628s]  Final TAT Report for optDesign
[09/05 00:23:21    628s] =============================================================================================
[09/05 00:23:21    628s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:23:21    628s] ---------------------------------------------------------------------------------------------
[09/05 00:23:21    628s] [ CheckPlace             ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[09/05 00:23:21    628s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  94.4 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:23:21    628s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:23:21    628s] [ MISC                   ]          0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/05 00:23:21    628s] ---------------------------------------------------------------------------------------------
[09/05 00:23:21    628s]  optDesign TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[09/05 00:23:21    628s] ---------------------------------------------------------------------------------------------
[09/05 00:23:21    628s] 
[09/05 00:23:21    628s] Deleting Cell Server ...
[09/05 00:23:38    631s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/05 00:23:38    631s] <CMD> optDesign -postCTS
[09/05 00:23:38    631s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1012.4M, totSessionCpu=0:10:32 **
[09/05 00:23:38    631s] **INFO: User settings:
[09/05 00:23:38    631s] setExtractRCMode -basic                    true
[09/05 00:23:38    631s] setExtractRCMode -coupled                  true
[09/05 00:23:38    631s] setExtractRCMode -engine                   postRoute
[09/05 00:23:38    631s] setExtractRCMode -extended                 false
[09/05 00:23:38    631s] setUsefulSkewMode -ecoRoute                false
[09/05 00:23:38    631s] setDelayCalMode -enable_high_fanout        true
[09/05 00:23:38    631s] setDelayCalMode -eng_copyNetPropToNewNet   true
[09/05 00:23:38    631s] setDelayCalMode -engine                    aae
[09/05 00:23:38    631s] setDelayCalMode -ignoreNetLoad             false
[09/05 00:23:38    631s] setDelayCalMode -SIAware                   true
[09/05 00:23:38    631s] setOptMode -activeHoldViews                { hold }
[09/05 00:23:38    631s] setOptMode -activeSetupViews               { setup }
[09/05 00:23:38    631s] setOptMode -autoHoldViews                  { hold}
[09/05 00:23:38    631s] setOptMode -autoSetupViews                 { setup}
[09/05 00:23:38    631s] setOptMode -autoTDGRSetupViews             { setup}
[09/05 00:23:38    631s] setOptMode -autoViewHoldTargetSlack        0
[09/05 00:23:38    631s] setOptMode -drcMargin                      0
[09/05 00:23:38    631s] setOptMode -fixCap                         true
[09/05 00:23:38    631s] setOptMode -fixDrc                         true
[09/05 00:23:38    631s] setOptMode -fixFanoutLoad                  false
[09/05 00:23:38    631s] setOptMode -fixTran                        true
[09/05 00:23:38    631s] setOptMode -optimizeFF                     true
[09/05 00:23:38    631s] setOptMode -setupTargetSlack               0
[09/05 00:23:38    631s] setPlaceMode -place_design_floorplan_mode  false
[09/05 00:23:38    631s] setAnalysisMode -checkType                 setup
[09/05 00:23:38    631s] setAnalysisMode -clkSrcPath                true
[09/05 00:23:38    631s] setAnalysisMode -clockPropagation          sdcControl
[09/05 00:23:38    631s] setAnalysisMode -usefulSkew                true
[09/05 00:23:38    631s] setAnalysisMode -virtualIPO                false
[09/05 00:23:38    631s] 
[09/05 00:23:38    631s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:23:38    631s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:23:38    631s] Summary for sequential cells identification: 
[09/05 00:23:38    631s]   Identified SBFF number: 42
[09/05 00:23:38    631s]   Identified MBFF number: 0
[09/05 00:23:38    631s]   Identified SB Latch number: 0
[09/05 00:23:38    631s]   Identified MB Latch number: 0
[09/05 00:23:38    631s]   Not identified SBFF number: 10
[09/05 00:23:38    631s]   Not identified MBFF number: 0
[09/05 00:23:38    631s]   Not identified SB Latch number: 0
[09/05 00:23:38    631s]   Not identified MB Latch number: 0
[09/05 00:23:38    631s]   Number of sequential cells which are not FFs: 27
[09/05 00:23:38    631s]  Visiting view : setup
[09/05 00:23:38    631s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:23:38    631s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:23:38    631s]  Visiting view : hold
[09/05 00:23:38    631s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:23:38    631s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:23:38    631s]  Setting StdDelay to 53.60
[09/05 00:23:38    631s] Creating Cell Server, finished. 
[09/05 00:23:38    631s] 
[09/05 00:23:38    631s] Need call spDPlaceInit before registerPrioInstLoc.
[09/05 00:23:38    631s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:38    631s] GigaOpt running with 1 threads.
[09/05 00:23:38    631s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:23:38    631s] OPERPROF: Starting DPlace-Init at level 1, MEM:1282.9M
[09/05 00:23:38    631s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1282.9M
[09/05 00:23:38    631s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1282.9M
[09/05 00:23:38    631s] Core basic site is core_5040
[09/05 00:23:38    631s] Fast DP-INIT is on for default
[09/05 00:23:38    631s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:23:38    631s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:1282.9M
[09/05 00:23:38    631s] OPERPROF:     Starting CMU at level 3, MEM:1282.9M
[09/05 00:23:38    631s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1282.9M
[09/05 00:23:38    631s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1282.9M
[09/05 00:23:38    631s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1282.9MB).
[09/05 00:23:38    631s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1282.9M
[09/05 00:23:38    631s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:38    631s] 
[09/05 00:23:38    631s] Creating Lib Analyzer ...
[09/05 00:23:38    631s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:38    631s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:23:38    631s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:23:38    631s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:23:38    631s] 
[09/05 00:23:38    631s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:23:40    634s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:34 mem=1286.9M
[09/05 00:23:40    634s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:34 mem=1286.9M
[09/05 00:23:40    634s] Creating Lib Analyzer, finished. 
[09/05 00:23:40    634s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[09/05 00:23:41    634s] Effort level <high> specified for reg2reg path_group
[09/05 00:23:41    634s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:23:41    634s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:23:41    634s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:23:41    634s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:23:41    634s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:23:41    634s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:23:41    634s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:23:41    634s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:23:41    634s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:23:41    634s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:23:41    634s] 	...
[09/05 00:23:41    634s] 	Reporting only the 20 first cells found...
[09/05 00:23:41    634s] 
[09/05 00:23:41    634s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1017.1M, totSessionCpu=0:10:34 **
[09/05 00:23:41    634s] setExtractRCMode -engine preRoute
[09/05 00:23:41    634s] *** optDesign -postCTS ***
[09/05 00:23:41    634s] DRC Margin: user margin 0.0; extra margin 0.2
[09/05 00:23:41    634s] Hold Target Slack: user slack 0
[09/05 00:23:41    634s] Setup Target Slack: user slack 0; extra slack 0.0
[09/05 00:23:41    634s] setUsefulSkewMode -ecoRoute false
[09/05 00:23:41    634s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1286.9M
[09/05 00:23:41    634s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:1286.9M
[09/05 00:23:41    634s] Deleting Cell Server ...
[09/05 00:23:41    634s] Deleting Lib Analyzer.
[09/05 00:23:41    634s] Multi-VT timing optimization disabled based on library information.
[09/05 00:23:41    634s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:23:41    634s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:23:41    634s] Summary for sequential cells identification: 
[09/05 00:23:41    634s]   Identified SBFF number: 42
[09/05 00:23:41    634s]   Identified MBFF number: 0
[09/05 00:23:41    634s]   Identified SB Latch number: 0
[09/05 00:23:41    634s]   Identified MB Latch number: 0
[09/05 00:23:41    634s]   Not identified SBFF number: 10
[09/05 00:23:41    634s]   Not identified MBFF number: 0
[09/05 00:23:41    634s]   Not identified SB Latch number: 0
[09/05 00:23:41    634s]   Not identified MB Latch number: 0
[09/05 00:23:41    634s]   Number of sequential cells which are not FFs: 27
[09/05 00:23:41    634s]  Visiting view : setup
[09/05 00:23:41    634s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:23:41    634s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:23:41    634s]  Visiting view : hold
[09/05 00:23:41    634s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:23:41    634s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:23:41    634s]  Setting StdDelay to 53.60
[09/05 00:23:41    634s] Creating Cell Server, finished. 
[09/05 00:23:41    634s] 
[09/05 00:23:41    634s] Deleting Cell Server ...
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] All LLGs are deleted
[09/05 00:23:41    634s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1286.9M
[09/05 00:23:41    634s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1286.9M
[09/05 00:23:41    634s] Start to check current routing status for nets...
[09/05 00:23:41    634s] All nets are already routed correctly.
[09/05 00:23:41    634s] End to check current routing status for nets (mem=1286.9M)
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:23:41    634s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:23:41    634s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:23:41    634s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:23:41    634s] RC Extraction called in multi-corner(1) mode.
[09/05 00:23:41    634s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:23:41    634s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:23:41    634s] RCMode: PreRoute
[09/05 00:23:41    634s]       RC Corner Indexes            0   
[09/05 00:23:41    634s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:23:41    634s] Resistance Scaling Factor    : 1.00000 
[09/05 00:23:41    634s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:23:41    634s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:23:41    634s] Shrink Factor                : 1.00000
[09/05 00:23:41    634s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:23:41    634s] LayerId::1 widthSet size::1
[09/05 00:23:41    634s] LayerId::2 widthSet size::1
[09/05 00:23:41    634s] LayerId::3 widthSet size::1
[09/05 00:23:41    634s] LayerId::4 widthSet size::1
[09/05 00:23:41    634s] LayerId::5 widthSet size::1
[09/05 00:23:41    634s] LayerId::6 widthSet size::1
[09/05 00:23:41    634s] Updating RC grid for preRoute extraction ...
[09/05 00:23:41    634s] Initializing multi-corner resistance tables ...
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:23:41    634s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.094770 ; aWlH: 0.000000 ; Pmax: 0.815600 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:23:41    634s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1286.867M)
[09/05 00:23:41    634s] AAE DB initialization (MEM=1315.48 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    634s] Compute RC Scale Done ...
[09/05 00:23:41    634s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1407.5M
[09/05 00:23:41    634s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1407.5M
[09/05 00:23:41    634s] Fast DP-INIT is on for default
[09/05 00:23:41    634s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1407.5M
[09/05 00:23:41    634s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1407.5M
[09/05 00:23:41    634s] Starting delay calculation for Setup views
[09/05 00:23:41    634s] #################################################################################
[09/05 00:23:41    634s] # Design Stage: PostRoute
[09/05 00:23:41    634s] # Design Name: alu_top_module
[09/05 00:23:41    634s] # Design Mode: 90nm
[09/05 00:23:41    634s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:23:41    634s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:23:41    634s] # Signoff Settings: SI Off 
[09/05 00:23:41    634s] #################################################################################
[09/05 00:23:41    634s] Calculate delays in BcWc mode...
[09/05 00:23:41    634s] Topological Sorting (REAL = 0:00:00.0, MEM = 1405.5M, InitMEM = 1405.5M)
[09/05 00:23:41    634s] Start delay calculation (fullDC) (1 T). (MEM=1405.51)
[09/05 00:23:41    634s] *** Calculating scaling factor for worst_case libraries using the default operating condition of each library.
[09/05 00:23:41    634s] Start AAE Lib Loading. (MEM=1421.71)
[09/05 00:23:41    634s] End AAE Lib Loading. (MEM=1431.25 CPU=0:00:00.0 Real=0:00:00.0)
[09/05 00:23:41    634s] End AAE Lib Interpolated Model. (MEM=1431.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:23:41    634s] First Iteration Infinite Tw... 
[09/05 00:23:41    635s] Total number of fetched objects 259
[09/05 00:23:41    635s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:23:41    635s] End delay calculation. (MEM=1416.78 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:23:41    635s] End delay calculation (fullDC). (MEM=1389.7 CPU=0:00:00.2 REAL=0:00:00.0)
[09/05 00:23:41    635s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1389.7M) ***
[09/05 00:23:41    635s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:10:35 mem=1389.7M)
[09/05 00:23:41    635s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1089.3M, totSessionCpu=0:10:35 **
[09/05 00:23:41    635s] ** INFO : this run is activating low effort ccoptDesign flow
[09/05 00:23:41    635s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:23:41    635s] ### Creating PhyDesignMc. totSessionCpu=0:10:35 mem=1350.0M
[09/05 00:23:41    635s] OPERPROF: Starting DPlace-Init at level 1, MEM:1350.0M
[09/05 00:23:41    635s] #spOpts: mergeVia=F 
[09/05 00:23:41    635s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1350.0M
[09/05 00:23:41    635s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1350.0M
[09/05 00:23:41    635s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1350.0MB).
[09/05 00:23:41    635s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:1350.0M
[09/05 00:23:41    635s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:23:41    635s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:35 mem=1350.0M
[09/05 00:23:41    635s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:23:41    635s] #optDebug: fT-E <X 2 0 0 1>
[09/05 00:23:41    635s] *** Starting optimizing excluded clock nets MEM= 1350.0M) ***
[09/05 00:23:41    635s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1350.0M) ***
[09/05 00:23:41    635s] *** Starting optimizing excluded clock nets MEM= 1350.0M) ***
[09/05 00:23:41    635s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1350.0M) ***
[09/05 00:23:41    635s] Info: Done creating the CCOpt slew target map.
[09/05 00:23:41    635s] Begin: GigaOpt high fanout net optimization
[09/05 00:23:41    635s] GigaOpt HFN: use maxLocalDensity 1.2
[09/05 00:23:41    635s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/05 00:23:41    635s] Info: 31 io nets excluded
[09/05 00:23:41    635s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:23:41    635s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:35.2/0:37:55.1 (0.3), mem = 1350.0M
[09/05 00:23:41    635s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.16
[09/05 00:23:41    635s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:23:41    635s] ### Creating PhyDesignMc. totSessionCpu=0:10:35 mem=1358.0M
[09/05 00:23:41    635s] OPERPROF: Starting DPlace-Init at level 1, MEM:1358.0M
[09/05 00:23:41    635s] #spOpts: mergeVia=F 
[09/05 00:23:41    635s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1358.0M
[09/05 00:23:41    635s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1358.0M
[09/05 00:23:41    635s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1358.0MB).
[09/05 00:23:41    635s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1358.0M
[09/05 00:23:41    635s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:23:41    635s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:35 mem=1358.0M
[09/05 00:23:41    635s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    635s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:41    635s] ### Creating LA Mngr. totSessionCpu=0:10:35 mem=1358.0M
[09/05 00:23:42    635s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:23:44    637s] ### Creating LA Mngr, finished. totSessionCpu=0:10:38 mem=1374.0M
[09/05 00:23:44    637s] 
[09/05 00:23:44    637s] Creating Lib Analyzer ...
[09/05 00:23:44    637s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:44    637s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:23:44    637s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:23:44    637s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:23:44    637s] 
[09/05 00:23:44    637s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:23:47    640s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:40 mem=1374.0M
[09/05 00:23:47    640s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:40 mem=1374.0M
[09/05 00:23:47    640s] Creating Lib Analyzer, finished. 
[09/05 00:23:47    640s] 
[09/05 00:23:47    640s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.4377} {6, 0.137, 0.4377} 
[09/05 00:23:47    640s] ### Creating LA Mngr. totSessionCpu=0:10:40 mem=1374.0M
[09/05 00:23:47    640s] ### Creating LA Mngr, finished. totSessionCpu=0:10:40 mem=1374.0M
[09/05 00:23:49    643s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:23:49    643s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:23:49    643s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.16
[09/05 00:23:49    643s] *** DrvOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:10:43.2/0:38:03.1 (0.3), mem = 1374.0M
[09/05 00:23:49    643s] 
[09/05 00:23:49    643s] =============================================================================================
[09/05 00:23:49    643s]  Step TAT Report for DrvOpt #4
[09/05 00:23:49    643s] =============================================================================================
[09/05 00:23:49    643s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:23:49    643s] ---------------------------------------------------------------------------------------------
[09/05 00:23:49    643s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/05 00:23:49    643s] [ LibAnalyzerInit        ]      2   0:00:05.2  (  64.8 % )     0:00:05.2 /  0:00:05.2    1.0
[09/05 00:23:49    643s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:23:49    643s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:23:49    643s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:05.2 /  0:00:05.2    1.0
[09/05 00:23:49    643s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:23:49    643s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:23:49    643s] [ MISC                   ]          0:00:02.8  (  34.6 % )     0:00:02.8 /  0:00:02.7    1.0
[09/05 00:23:49    643s] ---------------------------------------------------------------------------------------------
[09/05 00:23:49    643s]  DrvOpt #4 TOTAL                    0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:08.0    1.0
[09/05 00:23:49    643s] ---------------------------------------------------------------------------------------------
[09/05 00:23:49    643s] 
[09/05 00:23:49    643s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/05 00:23:49    643s] End: GigaOpt high fanout net optimization
[09/05 00:23:49    643s] Deleting Lib Analyzer.
[09/05 00:23:49    643s] Begin: GigaOpt Global Optimization
[09/05 00:23:49    643s] *info: use new DP (enabled)
[09/05 00:23:49    643s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/05 00:23:49    643s] Info: 31 io nets excluded
[09/05 00:23:49    643s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:23:49    643s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:43.2/0:38:03.1 (0.3), mem = 1374.0M
[09/05 00:23:49    643s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.17
[09/05 00:23:49    643s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:23:49    643s] ### Creating PhyDesignMc. totSessionCpu=0:10:43 mem=1374.0M
[09/05 00:23:49    643s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:23:49    643s] OPERPROF: Starting DPlace-Init at level 1, MEM:1374.0M
[09/05 00:23:49    643s] #spOpts: mergeVia=F 
[09/05 00:23:49    643s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1374.0M
[09/05 00:23:49    643s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1374.0M
[09/05 00:23:49    643s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1374.0MB).
[09/05 00:23:49    643s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1374.0M
[09/05 00:23:49    643s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:23:49    643s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:43 mem=1374.0M
[09/05 00:23:49    643s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:50    643s] 
[09/05 00:23:50    643s] Creating Lib Analyzer ...
[09/05 00:23:50    643s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:23:50    643s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:23:50    643s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:23:50    643s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:23:50    643s] 
[09/05 00:23:50    643s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:23:52    645s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:46 mem=1374.0M
[09/05 00:23:52    645s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:46 mem=1374.0M
[09/05 00:23:52    645s] Creating Lib Analyzer, finished. 
[09/05 00:23:52    645s] 
[09/05 00:23:52    645s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:23:52    645s] ### Creating LA Mngr. totSessionCpu=0:10:46 mem=1374.0M
[09/05 00:23:52    645s] ### Creating LA Mngr, finished. totSessionCpu=0:10:46 mem=1374.0M
[09/05 00:23:59    652s] *info: 31 io nets excluded
[09/05 00:23:59    652s] *info: 1 clock net excluded
[09/05 00:23:59    652s] *info: 5 special nets excluded.
[09/05 00:23:59    652s] *info: 7 no-driver nets excluded.
[09/05 00:24:01    654s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1393.0M
[09/05 00:24:01    654s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1393.0M
[09/05 00:24:01    654s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:24:01    654s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:24:01    654s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
[09/05 00:24:01    654s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:24:01    654s] |   0.000|   0.000|     5.18%|   0:00:00.0| 1393.0M|     setup|       NA| NA                |
[09/05 00:24:01    654s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:24:01    654s] 
[09/05 00:24:01    654s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1393.0M) ***
[09/05 00:24:01    654s] 
[09/05 00:24:01    654s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1393.0M) ***
[09/05 00:24:01    654s] Bottom Preferred Layer:
[09/05 00:24:01    654s]     None
[09/05 00:24:01    654s] Via Pillar Rule:
[09/05 00:24:01    654s]     None
[09/05 00:24:01    654s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:24:01    654s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:24:01    654s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.17
[09/05 00:24:01    654s] *** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:11.7 (1.0), totSession cpu/real = 0:10:54.9/0:38:14.8 (0.3), mem = 1374.0M
[09/05 00:24:01    654s] 
[09/05 00:24:01    654s] =============================================================================================
[09/05 00:24:01    654s]  Step TAT Report for GlobalOpt #3
[09/05 00:24:01    654s] =============================================================================================
[09/05 00:24:01    654s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:24:01    654s] ---------------------------------------------------------------------------------------------
[09/05 00:24:01    654s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:01    654s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  22.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:24:01    654s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:01    654s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:24:01    654s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:24:01    654s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:01    654s] [ TransformInit          ]      1   0:00:08.8  (  75.2 % )     0:00:08.8 /  0:00:08.8    1.0
[09/05 00:24:01    654s] [ MISC                   ]          0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:24:01    654s] ---------------------------------------------------------------------------------------------
[09/05 00:24:01    654s]  GlobalOpt #3 TOTAL                 0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:11.7    1.0
[09/05 00:24:01    654s] ---------------------------------------------------------------------------------------------
[09/05 00:24:01    654s] 
[09/05 00:24:01    654s] End: GigaOpt Global Optimization
[09/05 00:24:01    654s] *** Check timing (0:00:00.0)
[09/05 00:24:01    654s] Deleting Lib Analyzer.
[09/05 00:24:01    654s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[09/05 00:24:01    654s] Info: 31 io nets excluded
[09/05 00:24:01    654s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:24:01    654s] ### Creating LA Mngr. totSessionCpu=0:10:55 mem=1372.0M
[09/05 00:24:01    654s] ### Creating LA Mngr, finished. totSessionCpu=0:10:55 mem=1372.0M
[09/05 00:24:01    654s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/05 00:24:01    654s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1372.0M
[09/05 00:24:01    654s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1372.0M
[09/05 00:24:01    654s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:01    654s] Begin: GigaOpt Optimization in WNS mode
[09/05 00:24:01    654s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[09/05 00:24:01    654s] Info: 31 io nets excluded
[09/05 00:24:01    654s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:24:01    654s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:55.0/0:38:14.9 (0.3), mem = 1370.0M
[09/05 00:24:01    654s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.18
[09/05 00:24:01    654s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:24:01    654s] ### Creating PhyDesignMc. totSessionCpu=0:10:55 mem=1370.0M
[09/05 00:24:01    654s] OPERPROF: Starting DPlace-Init at level 1, MEM:1370.0M
[09/05 00:24:01    654s] #spOpts: mergeVia=F 
[09/05 00:24:01    654s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1370.0M
[09/05 00:24:01    655s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1370.0M
[09/05 00:24:01    655s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1370.0MB).
[09/05 00:24:01    655s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1370.0M
[09/05 00:24:01    655s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:24:01    655s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:55 mem=1370.0M
[09/05 00:24:01    655s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:01    655s] 
[09/05 00:24:01    655s] Creating Lib Analyzer ...
[09/05 00:24:01    655s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:01    655s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:24:01    655s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:24:01    655s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:24:01    655s] 
[09/05 00:24:01    655s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:24:04    657s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:58 mem=1374.0M
[09/05 00:24:04    657s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:58 mem=1374.0M
[09/05 00:24:04    657s] Creating Lib Analyzer, finished. 
[09/05 00:24:04    657s] 
[09/05 00:24:04    657s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:24:04    657s] ### Creating LA Mngr. totSessionCpu=0:10:58 mem=1374.0M
[09/05 00:24:04    657s] ### Creating LA Mngr, finished. totSessionCpu=0:10:58 mem=1374.0M
[09/05 00:24:11    664s] *info: 31 io nets excluded
[09/05 00:24:11    664s] *info: 1 clock net excluded
[09/05 00:24:11    664s] *info: 5 special nets excluded.
[09/05 00:24:11    664s] *info: 7 no-driver nets excluded.
[09/05 00:24:13    666s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.6
[09/05 00:24:13    666s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:24:13    666s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
[09/05 00:24:13    666s] Bottom Preferred Layer:
[09/05 00:24:13    666s]     None
[09/05 00:24:13    666s] Via Pillar Rule:
[09/05 00:24:13    666s]     None
[09/05 00:24:13    666s] 
[09/05 00:24:13    666s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1393.1M) ***
[09/05 00:24:13    666s] 
[09/05 00:24:13    666s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.6
[09/05 00:24:13    666s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:24:13    666s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.18
[09/05 00:24:13    666s] *** SetupOpt [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:11:06.4/0:38:26.3 (0.3), mem = 1374.0M
[09/05 00:24:13    666s] 
[09/05 00:24:13    666s] =============================================================================================
[09/05 00:24:13    666s]  Step TAT Report for WnsOpt #3
[09/05 00:24:13    666s] =============================================================================================
[09/05 00:24:13    666s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:24:13    666s] ---------------------------------------------------------------------------------------------
[09/05 00:24:13    666s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:13    666s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  22.9 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:24:13    666s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:13    666s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:24:13    666s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:24:13    666s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:13    666s] [ TransformInit          ]      1   0:00:08.8  (  76.8 % )     0:00:08.8 /  0:00:08.8    1.0
[09/05 00:24:13    666s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[09/05 00:24:13    666s] ---------------------------------------------------------------------------------------------
[09/05 00:24:13    666s]  WnsOpt #3 TOTAL                    0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:11.4    1.0
[09/05 00:24:13    666s] ---------------------------------------------------------------------------------------------
[09/05 00:24:13    666s] 
[09/05 00:24:13    666s] End: GigaOpt Optimization in WNS mode
[09/05 00:24:13    666s] Deleting Lib Analyzer.
[09/05 00:24:13    666s] Begin: GigaOpt Optimization in TNS mode
[09/05 00:24:13    666s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[09/05 00:24:13    666s] Info: 31 io nets excluded
[09/05 00:24:13    666s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:24:13    666s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:06.4/0:38:26.4 (0.3), mem = 1372.0M
[09/05 00:24:13    666s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.19
[09/05 00:24:13    666s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:24:13    666s] ### Creating PhyDesignMc. totSessionCpu=0:11:06 mem=1372.0M
[09/05 00:24:13    666s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:24:13    666s] OPERPROF: Starting DPlace-Init at level 1, MEM:1372.0M
[09/05 00:24:13    666s] #spOpts: mergeVia=F 
[09/05 00:24:13    666s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1372.0M
[09/05 00:24:13    666s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1372.0M
[09/05 00:24:13    666s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1372.0MB).
[09/05 00:24:13    666s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1372.0M
[09/05 00:24:13    666s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:24:13    666s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:06 mem=1372.0M
[09/05 00:24:13    666s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:13    666s] 
[09/05 00:24:13    666s] Creating Lib Analyzer ...
[09/05 00:24:13    666s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:13    666s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:24:13    666s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:24:13    666s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:24:13    666s] 
[09/05 00:24:13    666s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:24:15    668s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:09 mem=1374.0M
[09/05 00:24:15    668s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:09 mem=1374.0M
[09/05 00:24:15    668s] Creating Lib Analyzer, finished. 
[09/05 00:24:15    668s] 
[09/05 00:24:15    668s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:24:15    668s] ### Creating LA Mngr. totSessionCpu=0:11:09 mem=1374.0M
[09/05 00:24:15    668s] ### Creating LA Mngr, finished. totSessionCpu=0:11:09 mem=1374.0M
[09/05 00:24:22    675s] *info: 31 io nets excluded
[09/05 00:24:22    675s] *info: 1 clock net excluded
[09/05 00:24:22    675s] *info: 5 special nets excluded.
[09/05 00:24:22    675s] *info: 7 no-driver nets excluded.
[09/05 00:24:24    677s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.7
[09/05 00:24:24    677s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:24:24    677s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
[09/05 00:24:24    677s] Optimizer TNS Opt
[09/05 00:24:24    677s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:24:24    677s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1393.1M
[09/05 00:24:24    677s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1393.1M
[09/05 00:24:24    677s] 
[09/05 00:24:24    677s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1393.1M) ***
[09/05 00:24:24    677s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:24:24    677s] Bottom Preferred Layer:
[09/05 00:24:24    677s]     None
[09/05 00:24:24    677s] Via Pillar Rule:
[09/05 00:24:24    677s]     None
[09/05 00:24:24    677s] 
[09/05 00:24:24    677s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1393.1M) ***
[09/05 00:24:24    677s] 
[09/05 00:24:24    677s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.7
[09/05 00:24:24    677s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:24:24    677s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.19
[09/05 00:24:24    677s] *** SetupOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:11:17.7/0:38:37.6 (0.3), mem = 1374.0M
[09/05 00:24:24    677s] 
[09/05 00:24:24    677s] =============================================================================================
[09/05 00:24:24    677s]  Step TAT Report for TnsOpt #4
[09/05 00:24:24    677s] =============================================================================================
[09/05 00:24:24    677s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:24:24    677s] ---------------------------------------------------------------------------------------------
[09/05 00:24:24    677s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:24    677s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  19.5 % )     0:00:02.2 /  0:00:02.2    1.0
[09/05 00:24:24    677s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:24    677s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:24:24    677s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.2 /  0:00:02.2    1.0
[09/05 00:24:24    677s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:24    677s] [ TransformInit          ]      1   0:00:08.7  (  78.0 % )     0:00:08.7 /  0:00:08.8    1.0
[09/05 00:24:24    677s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:24    677s] [ MISC                   ]          0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:24:24    677s] ---------------------------------------------------------------------------------------------
[09/05 00:24:24    677s]  TnsOpt #4 TOTAL                    0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:11.2    1.0
[09/05 00:24:24    677s] ---------------------------------------------------------------------------------------------
[09/05 00:24:24    677s] 
[09/05 00:24:24    677s] End: GigaOpt Optimization in TNS mode
[09/05 00:24:24    677s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/05 00:24:24    677s] Info: 31 io nets excluded
[09/05 00:24:24    677s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:24:24    677s] ### Creating LA Mngr. totSessionCpu=0:11:18 mem=1372.0M
[09/05 00:24:24    677s] ### Creating LA Mngr, finished. totSessionCpu=0:11:18 mem=1372.0M
[09/05 00:24:24    677s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:24:24    677s] ### Creating PhyDesignMc. totSessionCpu=0:11:18 mem=1391.1M
[09/05 00:24:24    677s] OPERPROF: Starting DPlace-Init at level 1, MEM:1391.1M
[09/05 00:24:24    677s] #spOpts: mergeVia=F 
[09/05 00:24:24    677s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1391.1M
[09/05 00:24:24    677s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1391.1M
[09/05 00:24:24    677s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1391.1MB).
[09/05 00:24:24    677s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1391.1M
[09/05 00:24:24    677s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:24:24    677s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:18 mem=1391.1M
[09/05 00:24:24    677s] Begin: Area Reclaim Optimization
[09/05 00:24:24    677s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:17.7/0:38:37.6 (0.3), mem = 1391.1M
[09/05 00:24:24    677s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.20
[09/05 00:24:24    677s] 
[09/05 00:24:24    677s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:24:24    677s] ### Creating LA Mngr. totSessionCpu=0:11:18 mem=1391.1M
[09/05 00:24:24    677s] ### Creating LA Mngr, finished. totSessionCpu=0:11:18 mem=1391.1M
[09/05 00:24:24    677s] Usable buffer cells for single buffer setup transform:
[09/05 00:24:24    677s] BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
[09/05 00:24:24    677s] Number of usable buffer cells above: 14
[09/05 00:24:25    678s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1391.1M
[09/05 00:24:25    678s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1391.1M
[09/05 00:24:25    678s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.18
[09/05 00:24:25    678s] +----------+---------+--------+--------+------------+--------+
[09/05 00:24:25    678s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/05 00:24:25    678s] +----------+---------+--------+--------+------------+--------+
[09/05 00:24:25    678s] |     5.18%|        -|   0.100|   0.000|   0:00:00.0| 1391.1M|
[09/05 00:24:25    678s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
[09/05 00:24:25    678s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:24:25    678s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
[09/05 00:24:25    678s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
[09/05 00:24:25    678s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
[09/05 00:24:25    678s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:24:25    678s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
[09/05 00:24:25    678s] +----------+---------+--------+--------+------------+--------+
[09/05 00:24:25    678s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 5.18
[09/05 00:24:25    678s] 
[09/05 00:24:25    678s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/05 00:24:25    678s] --------------------------------------------------------------
[09/05 00:24:25    678s] |                                   | Total     | Sequential |
[09/05 00:24:25    678s] --------------------------------------------------------------
[09/05 00:24:25    678s] | Num insts resized                 |       0  |       0    |
[09/05 00:24:25    678s] | Num insts undone                  |       0  |       0    |
[09/05 00:24:25    678s] | Num insts Downsized               |       0  |       0    |
[09/05 00:24:25    678s] | Num insts Samesized               |       0  |       0    |
[09/05 00:24:25    678s] | Num insts Upsized                 |       0  |       0    |
[09/05 00:24:25    678s] | Num multiple commits+uncommits    |       0  |       -    |
[09/05 00:24:25    678s] --------------------------------------------------------------
[09/05 00:24:25    678s] Bottom Preferred Layer:
[09/05 00:24:25    678s]     None
[09/05 00:24:25    678s] Via Pillar Rule:
[09/05 00:24:25    678s]     None
[09/05 00:24:25    678s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[09/05 00:24:25    678s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1411.6M
[09/05 00:24:25    678s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1411.6M
[09/05 00:24:25    678s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1411.6M
[09/05 00:24:25    678s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1411.6M
[09/05 00:24:25    678s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1411.6M
[09/05 00:24:25    678s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1411.6M
[09/05 00:24:25    678s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1411.6M
[09/05 00:24:25    678s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:1411.6M
[09/05 00:24:25    678s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20244.6
[09/05 00:24:25    678s] OPERPROF: Starting RefinePlace at level 1, MEM:1411.6M
[09/05 00:24:25    678s] *** Starting refinePlace (0:11:19 mem=1411.6M) ***
[09/05 00:24:25    678s] Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:24:25    678s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:24:25    678s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1411.6M
[09/05 00:24:25    678s] Starting refinePlace ...
[09/05 00:24:25    678s] 
[09/05 00:24:25    678s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:24:25    678s] Move report: legalization moves 1 insts, mean move: 0.62 um, max move: 0.62 um
[09/05 00:24:25    678s] 	Max move on inst (top1/g3150): (81.68, -49.18) --> (81.06, -49.18)
[09/05 00:24:25    678s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1411.6MB) @(0:11:19 - 0:11:19).
[09/05 00:24:25    678s] Move report: Detail placement moves 1 insts, mean move: 0.62 um, max move: 0.62 um
[09/05 00:24:25    678s] 	Max move on inst (top1/g3150): (81.68, -49.18) --> (81.06, -49.18)
[09/05 00:24:25    678s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.6MB
[09/05 00:24:25    678s] Statistics of distance of Instance movement in refine placement:
[09/05 00:24:25    678s]   maximum (X+Y) =         0.62 um
[09/05 00:24:25    678s]   inst (top1/g3150) with max move: (81.68, -49.18) -> (81.06, -49.18)
[09/05 00:24:25    678s]   mean    (X+Y) =         0.62 um
[09/05 00:24:25    678s] Total instances flipped for legalization: 3
[09/05 00:24:25    678s] Summary Report:
[09/05 00:24:25    678s] Instances move: 1 (out of 207 movable)
[09/05 00:24:25    678s] Instances flipped: 3
[09/05 00:24:25    678s] Mean displacement: 0.62 um
[09/05 00:24:25    678s] Max displacement: 0.62 um (Instance: top1/g3150) (81.68, -49.18) -> (81.06, -49.18)
[09/05 00:24:25    678s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: MOAI1S
[09/05 00:24:25    678s] Total instances moved : 1
[09/05 00:24:25    678s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.005, MEM:1411.6M
[09/05 00:24:25    678s] Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:24:25    678s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.6MB
[09/05 00:24:25    678s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1411.6MB) @(0:11:19 - 0:11:19).
[09/05 00:24:25    678s] *** Finished refinePlace (0:11:19 mem=1411.6M) ***
[09/05 00:24:25    678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20244.6
[09/05 00:24:25    678s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.009, MEM:1411.6M
[09/05 00:24:25    678s] *** maximum move = 0.62 um ***
[09/05 00:24:25    678s] *** Finished re-routing un-routed nets (1411.6M) ***
[09/05 00:24:25    678s] OPERPROF: Starting DPlace-Init at level 1, MEM:1430.7M
[09/05 00:24:25    678s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1430.7M
[09/05 00:24:25    678s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1430.7M
[09/05 00:24:25    678s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1430.7M
[09/05 00:24:25    678s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1430.7M
[09/05 00:24:25    678s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1430.7M
[09/05 00:24:25    678s] 
[09/05 00:24:25    678s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1430.7M) ***
[09/05 00:24:25    678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.20
[09/05 00:24:25    678s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:11:18.9/0:38:38.8 (0.3), mem = 1430.7M
[09/05 00:24:25    678s] 
[09/05 00:24:25    678s] =============================================================================================
[09/05 00:24:25    678s]  Step TAT Report for AreaOpt #4
[09/05 00:24:25    678s] =============================================================================================
[09/05 00:24:25    678s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:24:25    678s] ---------------------------------------------------------------------------------------------
[09/05 00:24:25    678s] [ RefinePlace            ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    0.9
[09/05 00:24:25    678s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:25    678s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:25    678s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:25    678s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:25    678s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.1
[09/05 00:24:25    678s] [ OptGetWeight           ]     48   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:25    678s] [ OptEval                ]     48   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/05 00:24:25    678s] [ OptCommit              ]     48   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.7
[09/05 00:24:25    678s] [ PostCommitDelayCalc    ]     49   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/05 00:24:25    678s] [ MISC                   ]          0:00:01.0  (  81.0 % )     0:00:01.0 /  0:00:01.0    1.0
[09/05 00:24:25    678s] ---------------------------------------------------------------------------------------------
[09/05 00:24:25    678s]  AreaOpt #4 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[09/05 00:24:25    678s] ---------------------------------------------------------------------------------------------
[09/05 00:24:25    678s] 
[09/05 00:24:25    678s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:24:25    678s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1373.65M, totSessionCpu=0:11:19).
[09/05 00:24:25    678s] All LLGs are deleted
[09/05 00:24:25    678s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1373.6M
[09/05 00:24:25    678s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1373.6M
[09/05 00:24:25    678s] ### Creating LA Mngr. totSessionCpu=0:11:19 mem=1373.6M
[09/05 00:24:25    678s] ### Creating LA Mngr, finished. totSessionCpu=0:11:19 mem=1373.6M
[09/05 00:24:25    678s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Started Loading and Dumping File ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Reading DB...
[09/05 00:24:25    678s] (I)       Read data from FE... (mem=1373.6M)
[09/05 00:24:25    678s] (I)       Read nodes and places... (mem=1373.6M)
[09/05 00:24:25    678s] (I)       Done Read nodes and places (cpu=0.000s, mem=1373.6M)
[09/05 00:24:25    678s] (I)       Read nets... (mem=1373.6M)
[09/05 00:24:25    678s] (I)       Done Read nets (cpu=0.000s, mem=1373.6M)
[09/05 00:24:25    678s] (I)       Done Read data from FE (cpu=0.000s, mem=1373.6M)
[09/05 00:24:25    678s] (I)       before initializing RouteDB syMemory usage = 1373.6 MB
[09/05 00:24:25    678s] (I)       == Non-default Options ==
[09/05 00:24:25    678s] (I)       Maximum routing layer                              : 6
[09/05 00:24:25    678s] (I)       Counted 941 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:24:25    678s] (I)       Use row-based GCell size
[09/05 00:24:25    678s] (I)       GCell unit size  : 5040
[09/05 00:24:25    678s] (I)       GCell multiplier : 1
[09/05 00:24:25    678s] (I)       build grid graph
[09/05 00:24:25    678s] (I)       build grid graph start
[09/05 00:24:25    678s] [NR-eGR] Track table information for default rule: 
[09/05 00:24:25    678s] [NR-eGR] metal1 has no routable track
[09/05 00:24:25    678s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:24:25    678s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:24:25    678s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:24:25    678s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:24:25    678s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:24:25    678s] (I)       build grid graph end
[09/05 00:24:25    678s] (I)       ===========================================================================
[09/05 00:24:25    678s] (I)       == Report All Rule Vias ==
[09/05 00:24:25    678s] (I)       ===========================================================================
[09/05 00:24:25    678s] (I)        Via Rule : (Default)
[09/05 00:24:25    678s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:24:25    678s] (I)       ---------------------------------------------------------------------------
[09/05 00:24:25    678s] (I)        1    4 : VIA12_VV                   33 : VIA12_HH_2cut_E          
[09/05 00:24:25    678s] (I)        2    7 : VIA23_VH                   43 : VIA23_HH_2cut_E          
[09/05 00:24:25    678s] (I)        3   11 : VIA34_VH                   53 : VIA34_HH_2cut_E          
[09/05 00:24:25    678s] (I)        4   15 : VIA45_VH                   63 : VIA45_HH_2cut_E          
[09/05 00:24:25    678s] (I)        5   17 : VIA56_HH                   73 : VIA56_HH_2cut_E          
[09/05 00:24:25    678s] (I)       ===========================================================================
[09/05 00:24:25    678s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Num PG vias on layer 2 : 0
[09/05 00:24:25    678s] (I)       Num PG vias on layer 3 : 0
[09/05 00:24:25    678s] (I)       Num PG vias on layer 4 : 0
[09/05 00:24:25    678s] (I)       Num PG vias on layer 5 : 0
[09/05 00:24:25    678s] (I)       Num PG vias on layer 6 : 0
[09/05 00:24:25    678s] [NR-eGR] Read 1257 PG shapes
[09/05 00:24:25    678s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:24:25    678s] [NR-eGR] #Instance Blockages : 624
[09/05 00:24:25    678s] [NR-eGR] #PG Blockages       : 1257
[09/05 00:24:25    678s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:24:25    678s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:24:25    678s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:24:25    678s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:24:25    678s] (I)       readDataFromPlaceDB
[09/05 00:24:25    678s] (I)       Read net information..
[09/05 00:24:25    678s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:24:25    678s] (I)       Read testcase time = 0.000 seconds
[09/05 00:24:25    678s] 
[09/05 00:24:25    678s] (I)       early_global_route_priority property id does not exist.
[09/05 00:24:25    678s] (I)       Start initializing grid graph
[09/05 00:24:25    678s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:24:25    678s] (I)       End initializing grid graph
[09/05 00:24:25    678s] (I)       Model blockages into capacity
[09/05 00:24:25    678s] (I)       Read Num Blocks=2723  Num Prerouted Wires=0  Num CS=0
[09/05 00:24:25    678s] (I)       Started Modeling ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Layer 1 (V) : #blockages 946 : #preroutes 0
[09/05 00:24:25    678s] (I)       Layer 2 (H) : #blockages 861 : #preroutes 0
[09/05 00:24:25    678s] (I)       Layer 3 (V) : #blockages 418 : #preroutes 0
[09/05 00:24:25    678s] (I)       Layer 4 (H) : #blockages 302 : #preroutes 0
[09/05 00:24:25    678s] (I)       Layer 5 (V) : #blockages 196 : #preroutes 0
[09/05 00:24:25    678s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       -- layer congestion ratio --
[09/05 00:24:25    678s] (I)       Layer 1 : 0.100000
[09/05 00:24:25    678s] (I)       Layer 2 : 0.700000
[09/05 00:24:25    678s] (I)       Layer 3 : 0.700000
[09/05 00:24:25    678s] (I)       Layer 4 : 0.700000
[09/05 00:24:25    678s] (I)       Layer 5 : 0.700000
[09/05 00:24:25    678s] (I)       Layer 6 : 0.700000
[09/05 00:24:25    678s] (I)       ----------------------------
[09/05 00:24:25    678s] (I)       Number of ignored nets = 0
[09/05 00:24:25    678s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:24:25    678s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:24:25    678s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:24:25    678s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:24:25    678s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:24:25    678s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:24:25    678s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:24:25    678s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:24:25    678s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:24:25    678s] (I)       Before initializing Early Global Route syMemory usage = 1373.6 MB
[09/05 00:24:25    678s] (I)       Ndr track 0 does not exist
[09/05 00:24:25    678s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:24:25    678s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:24:25    678s] (I)       Core area           : (-121060, -160060) - (121060, 157460)
[09/05 00:24:25    678s] (I)       Site width          :   620  (dbu)
[09/05 00:24:25    678s] (I)       Row height          :  5040  (dbu)
[09/05 00:24:25    678s] (I)       GCell width         :  5040  (dbu)
[09/05 00:24:25    678s] (I)       GCell height        :  5040  (dbu)
[09/05 00:24:25    678s] (I)       Grid                :   155   171     6
[09/05 00:24:25    678s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:24:25    678s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:24:25    678s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:24:25    678s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:24:25    678s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:24:25    678s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:24:25    678s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:24:25    678s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:24:25    678s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:24:25    678s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:24:25    678s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:24:25    678s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:24:25    678s] (I)       --------------------------------------------------------
[09/05 00:24:25    678s] 
[09/05 00:24:25    678s] [NR-eGR] ============ Routing rule table ============
[09/05 00:24:25    678s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:24:25    678s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:24:25    678s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:24:25    678s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:24:25    678s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:24:25    678s] [NR-eGR] ========================================
[09/05 00:24:25    678s] [NR-eGR] 
[09/05 00:24:25    678s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:24:25    678s] (I)       blocked tracks on layer2 : = 184928 / 216144 (85.56%)
[09/05 00:24:25    678s] (I)       blocked tracks on layer3 : = 196531 / 238545 (82.39%)
[09/05 00:24:25    678s] (I)       blocked tracks on layer4 : = 184918 / 216144 (85.55%)
[09/05 00:24:25    678s] (I)       blocked tracks on layer5 : = 57544 / 238545 (24.12%)
[09/05 00:24:25    678s] (I)       blocked tracks on layer6 : = 40009 / 144153 (27.75%)
[09/05 00:24:25    678s] (I)       After initializing Early Global Route syMemory usage = 1373.6 MB
[09/05 00:24:25    678s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Reset routing kernel
[09/05 00:24:25    678s] (I)       Started Global Routing ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       ============= Initialization =============
[09/05 00:24:25    678s] (I)       totalPins=789  totalGlobalPin=747 (94.68%)
[09/05 00:24:25    678s] (I)       Started Net group 1 ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Started Build MST ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Generate topology with single threads
[09/05 00:24:25    678s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       total 2D Cap : 395294 = (225654 H, 169640 V)
[09/05 00:24:25    678s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:24:25    678s] (I)       
[09/05 00:24:25    678s] (I)       ============  Phase 1a Route ============
[09/05 00:24:25    678s] (I)       Started Phase 1a ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Started Pattern routing ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:24:25    678s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.84% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:24:25    678s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       
[09/05 00:24:25    678s] (I)       ============  Phase 1b Route ============
[09/05 00:24:25    678s] (I)       Started Phase 1b ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Started Monotonic routing ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.84% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:24:25    678s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310904e+04um
[09/05 00:24:25    678s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       
[09/05 00:24:25    678s] (I)       ============  Phase 1c Route ============
[09/05 00:24:25    678s] (I)       Started Phase 1c ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.84% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:24:25    678s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       
[09/05 00:24:25    678s] (I)       ============  Phase 1d Route ============
[09/05 00:24:25    678s] (I)       Started Phase 1d ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.84% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:24:25    678s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       
[09/05 00:24:25    678s] (I)       ============  Phase 1e Route ============
[09/05 00:24:25    678s] (I)       Started Phase 1e ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Started Route legalization ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.84% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:24:25    678s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310904e+04um
[09/05 00:24:25    678s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    678s] (I)       Started Layer assignment ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       Running layer assignment with 1 threads
[09/05 00:24:25    679s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       
[09/05 00:24:25    679s] (I)       ============  Phase 1l Route ============
[09/05 00:24:25    679s] (I)       Started Phase 1l ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       
[09/05 00:24:25    679s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:24:25    679s] [NR-eGR]                        OverCon            
[09/05 00:24:25    679s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:24:25    679s] [NR-eGR]       Layer                (2)    OverCon 
[09/05 00:24:25    679s] [NR-eGR] ----------------------------------------------
[09/05 00:24:25    679s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:24:25    679s] [NR-eGR]  metal2  (2)         8( 0.14%)   ( 0.14%) 
[09/05 00:24:25    679s] [NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[09/05 00:24:25    679s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:24:25    679s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:24:25    679s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:24:25    679s] [NR-eGR] ----------------------------------------------
[09/05 00:24:25    679s] [NR-eGR] Total                9( 0.02%)   ( 0.02%) 
[09/05 00:24:25    679s] [NR-eGR] 
[09/05 00:24:25    679s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       total 2D Cap : 396146 = (226111 H, 170035 V)
[09/05 00:24:25    679s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:24:25    679s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:24:25    679s] (I)       ============= track Assignment ============
[09/05 00:24:25    679s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       Started Track Assignment ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[09/05 00:24:25    679s] (I)       Running track assignment with 1 threads
[09/05 00:24:25    679s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] (I)       Run Multi-thread track assignment
[09/05 00:24:25    679s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] [NR-eGR] Started Export DB wires ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] [NR-eGR] Started Export all nets ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] [NR-eGR] Started Set wire vias ( Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[09/05 00:24:25    679s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:24:25    679s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[09/05 00:24:25    679s] [NR-eGR] metal2  (2V) length: 5.283608e+03um, number of vias: 1079
[09/05 00:24:25    679s] [NR-eGR] metal3  (3H) length: 5.914158e+03um, number of vias: 132
[09/05 00:24:25    679s] [NR-eGR] metal4  (4V) length: 2.055223e+03um, number of vias: 53
[09/05 00:24:25    679s] [NR-eGR] metal5  (5H) length: 1.416930e+02um, number of vias: 3
[09/05 00:24:25    679s] [NR-eGR] metal6  (6V) length: 4.592000e+01um, number of vias: 0
[09/05 00:24:25    679s] [NR-eGR] Total length: 1.344060e+04um, number of vias: 2025
[09/05 00:24:25    679s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:24:25    679s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/05 00:24:25    679s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:24:25    679s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1359.45 MB )
[09/05 00:24:25    679s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:24:25    679s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:24:25    679s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:24:25    679s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:24:25    679s] RC Extraction called in multi-corner(1) mode.
[09/05 00:24:25    679s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:24:25    679s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:24:25    679s] RCMode: PreRoute
[09/05 00:24:25    679s]       RC Corner Indexes            0   
[09/05 00:24:25    679s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:24:25    679s] Resistance Scaling Factor    : 1.00000 
[09/05 00:24:25    679s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:24:25    679s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:24:25    679s] Shrink Factor                : 1.00000
[09/05 00:24:25    679s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:24:25    679s] LayerId::1 widthSet size::1
[09/05 00:24:25    679s] LayerId::2 widthSet size::1
[09/05 00:24:25    679s] LayerId::3 widthSet size::1
[09/05 00:24:25    679s] LayerId::4 widthSet size::1
[09/05 00:24:25    679s] LayerId::5 widthSet size::1
[09/05 00:24:25    679s] LayerId::6 widthSet size::1
[09/05 00:24:25    679s] Updating RC grid for preRoute extraction ...
[09/05 00:24:25    679s] Initializing multi-corner resistance tables ...
[09/05 00:24:25    679s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:24:25    679s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.166870 ; aWlH: 0.000000 ; Pmax: 0.824100 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:24:25    679s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1359.445M)
[09/05 00:24:25    679s] Compute RC Scale Done ...
[09/05 00:24:25    679s] OPERPROF: Starting HotSpotCal at level 1, MEM:1359.4M
[09/05 00:24:25    679s] [hotspot] +------------+---------------+---------------+
[09/05 00:24:25    679s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:24:25    679s] [hotspot] +------------+---------------+---------------+
[09/05 00:24:25    679s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:24:25    679s] [hotspot] +------------+---------------+---------------+
[09/05 00:24:25    679s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:24:25    679s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:24:25    679s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1359.4M
[09/05 00:24:25    679s] #################################################################################
[09/05 00:24:25    679s] # Design Stage: PreRoute
[09/05 00:24:25    679s] # Design Name: alu_top_module
[09/05 00:24:25    679s] # Design Mode: 90nm
[09/05 00:24:25    679s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:24:25    679s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:24:25    679s] # Signoff Settings: SI Off 
[09/05 00:24:25    679s] #################################################################################
[09/05 00:24:25    679s] Calculate delays in BcWc mode...
[09/05 00:24:25    679s] Topological Sorting (REAL = 0:00:00.0, MEM = 1357.4M, InitMEM = 1357.4M)
[09/05 00:24:25    679s] Start delay calculation (fullDC) (1 T). (MEM=1357.45)
[09/05 00:24:25    679s] End AAE Lib Interpolated Model. (MEM=1373.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:24:26    679s] Total number of fetched objects 259
[09/05 00:24:26    679s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:24:26    679s] End delay calculation. (MEM=1390.08 CPU=0:00:00.1 REAL=0:00:01.0)
[09/05 00:24:26    679s] End delay calculation (fullDC). (MEM=1390.08 CPU=0:00:00.1 REAL=0:00:01.0)
[09/05 00:24:26    679s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1390.1M) ***
[09/05 00:24:26    679s] Begin: GigaOpt postEco DRV Optimization
[09/05 00:24:26    679s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[09/05 00:24:26    679s] Info: 31 io nets excluded
[09/05 00:24:26    679s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:24:26    679s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:19.3/0:38:39.2 (0.3), mem = 1390.1M
[09/05 00:24:26    679s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.21
[09/05 00:24:26    679s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:24:26    679s] ### Creating PhyDesignMc. totSessionCpu=0:11:19 mem=1390.1M
[09/05 00:24:26    679s] OPERPROF: Starting DPlace-Init at level 1, MEM:1390.1M
[09/05 00:24:26    679s] #spOpts: mergeVia=F 
[09/05 00:24:26    679s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1390.1M
[09/05 00:24:26    679s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1390.1M
[09/05 00:24:26    679s] Core basic site is core_5040
[09/05 00:24:26    679s] Fast DP-INIT is on for default
[09/05 00:24:26    679s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:24:26    679s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1422.1M
[09/05 00:24:26    679s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1422.1M
[09/05 00:24:26    679s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1422.1MB).
[09/05 00:24:26    679s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1422.1M
[09/05 00:24:26    679s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:24:26    679s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:19 mem=1422.1M
[09/05 00:24:26    679s] 
[09/05 00:24:26    679s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.4377} {6, 0.137, 0.4377} 
[09/05 00:24:26    679s] ### Creating LA Mngr. totSessionCpu=0:11:19 mem=1422.1M
[09/05 00:24:26    679s] ### Creating LA Mngr, finished. totSessionCpu=0:11:19 mem=1422.1M
[09/05 00:24:28    682s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1441.2M
[09/05 00:24:28    682s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1441.2M
[09/05 00:24:28    682s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:24:28    682s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/05 00:24:28    682s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:24:28    682s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/05 00:24:28    682s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:24:28    682s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:24:28    682s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18|          |         |
[09/05 00:24:28    682s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:24:28    682s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18| 0:00:00.0|  1441.2M|
[09/05 00:24:28    682s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:24:28    682s] Bottom Preferred Layer:
[09/05 00:24:28    682s]     None
[09/05 00:24:28    682s] Via Pillar Rule:
[09/05 00:24:28    682s]     None
[09/05 00:24:28    682s] 
[09/05 00:24:28    682s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1441.2M) ***
[09/05 00:24:28    682s] 
[09/05 00:24:28    682s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:24:28    682s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.21
[09/05 00:24:28    682s] *** DrvOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:11:22.0/0:38:41.9 (0.3), mem = 1422.1M
[09/05 00:24:28    682s] 
[09/05 00:24:28    682s] =============================================================================================
[09/05 00:24:28    682s]  Step TAT Report for DrvOpt #5
[09/05 00:24:28    682s] =============================================================================================
[09/05 00:24:28    682s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:24:28    682s] ---------------------------------------------------------------------------------------------
[09/05 00:24:28    682s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:28    682s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:28    682s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[09/05 00:24:28    682s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[09/05 00:24:28    682s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:28    682s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.1
[09/05 00:24:28    682s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:28    682s] [ MISC                   ]          0:00:02.7  (  98.9 % )     0:00:02.7 /  0:00:02.7    1.0
[09/05 00:24:28    682s] ---------------------------------------------------------------------------------------------
[09/05 00:24:28    682s]  DrvOpt #5 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[09/05 00:24:28    682s] ---------------------------------------------------------------------------------------------
[09/05 00:24:28    682s] 
[09/05 00:24:28    682s] End: GigaOpt postEco DRV Optimization
[09/05 00:24:28    682s] Running refinePlace -preserveRouting true -hardFence false
[09/05 00:24:28    682s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1422.1M
[09/05 00:24:28    682s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1422.1MB).
[09/05 00:24:28    682s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.013, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.013, MEM:1422.1M
[09/05 00:24:28    682s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20244.7
[09/05 00:24:28    682s] OPERPROF:   Starting RefinePlace at level 2, MEM:1422.1M
[09/05 00:24:28    682s] *** Starting refinePlace (0:11:22 mem=1422.1M) ***
[09/05 00:24:28    682s] Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:24:28    682s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:1422.1M
[09/05 00:24:28    682s] default core: bins with density > 0.750 =  0.00 % ( 0 / 35 )
[09/05 00:24:28    682s] Density distribution unevenness ratio = 67.572%
[09/05 00:24:28    682s] RPlace IncrNP Skipped
[09/05 00:24:28    682s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1422.1MB) @(0:11:22 - 0:11:22).
[09/05 00:24:28    682s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.000, REAL:0.001, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1422.1M
[09/05 00:24:28    682s] Starting refinePlace ...
[09/05 00:24:28    682s] ** Cut row section cpu time 0:00:00.0.
[09/05 00:24:28    682s]    Spread Effort: high, pre-route mode, useDDP on.
[09/05 00:24:28    682s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1422.1MB) @(0:11:22 - 0:11:22).
[09/05 00:24:28    682s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:24:28    682s] wireLenOptFixPriorityInst 0 inst fixed
[09/05 00:24:28    682s] 
[09/05 00:24:28    682s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:24:28    682s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:24:28    682s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1422.1MB) @(0:11:22 - 0:11:22).
[09/05 00:24:28    682s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:24:28    682s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.1MB
[09/05 00:24:28    682s] Statistics of distance of Instance movement in refine placement:
[09/05 00:24:28    682s]   maximum (X+Y) =         0.00 um
[09/05 00:24:28    682s]   mean    (X+Y) =         0.00 um
[09/05 00:24:28    682s] Summary Report:
[09/05 00:24:28    682s] Instances move: 0 (out of 207 movable)
[09/05 00:24:28    682s] Instances flipped: 0
[09/05 00:24:28    682s] Mean displacement: 0.00 um
[09/05 00:24:28    682s] Max displacement: 0.00 um 
[09/05 00:24:28    682s] Total instances moved : 0
[09/05 00:24:28    682s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.010, MEM:1422.1M
[09/05 00:24:28    682s] Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:24:28    682s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.1MB
[09/05 00:24:28    682s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1422.1MB) @(0:11:22 - 0:11:22).
[09/05 00:24:28    682s] *** Finished refinePlace (0:11:22 mem=1422.1M) ***
[09/05 00:24:28    682s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20244.7
[09/05 00:24:28    682s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.014, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.030, MEM:1422.1M
[09/05 00:24:28    682s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[09/05 00:24:28    682s] GigaOpt: Skipping nonLegal postEco optimization
[09/05 00:24:28    682s] Begin: GigaOpt Optimization in post-eco TNS mode
[09/05 00:24:28    682s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[09/05 00:24:28    682s] Info: 31 io nets excluded
[09/05 00:24:28    682s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:24:28    682s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:22.1/0:38:42.0 (0.3), mem = 1422.1M
[09/05 00:24:28    682s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.22
[09/05 00:24:28    682s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:24:28    682s] ### Creating PhyDesignMc. totSessionCpu=0:11:22 mem=1422.1M
[09/05 00:24:28    682s] OPERPROF: Starting DPlace-Init at level 1, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1422.1M
[09/05 00:24:28    682s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1422.1M
[09/05 00:24:28    682s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1422.1MB).
[09/05 00:24:28    682s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1422.1M
[09/05 00:24:28    682s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:24:28    682s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:22 mem=1422.1M
[09/05 00:24:28    682s] 
[09/05 00:24:28    682s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:24:28    682s] ### Creating LA Mngr. totSessionCpu=0:11:22 mem=1422.1M
[09/05 00:24:28    682s] ### Creating LA Mngr, finished. totSessionCpu=0:11:22 mem=1422.1M
[09/05 00:24:35    688s] *info: 31 io nets excluded
[09/05 00:24:35    688s] *info: 1 clock net excluded
[09/05 00:24:35    688s] *info: 5 special nets excluded.
[09/05 00:24:35    688s] *info: 7 no-driver nets excluded.
[09/05 00:24:37    690s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.8
[09/05 00:24:37    690s] PathGroup :  reg2reg  TargetSlack : 0 
[09/05 00:24:37    690s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.18
[09/05 00:24:37    690s] Optimizer TNS Opt
[09/05 00:24:37    690s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
[09/05 00:24:37    690s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1441.2M
[09/05 00:24:37    690s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1441.2M
[09/05 00:24:38    691s] 
[09/05 00:24:38    691s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1441.2M) ***
[09/05 00:24:38    691s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
[09/05 00:24:38    691s] Bottom Preferred Layer:
[09/05 00:24:38    691s]     None
[09/05 00:24:38    691s] Via Pillar Rule:
[09/05 00:24:38    691s]     None
[09/05 00:24:38    691s] 
[09/05 00:24:38    691s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1441.2M) ***
[09/05 00:24:38    691s] 
[09/05 00:24:38    691s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.8
[09/05 00:24:38    691s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:24:38    691s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.22
[09/05 00:24:38    691s] *** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:11:31.2/0:38:51.2 (0.3), mem = 1422.1M
[09/05 00:24:38    691s] 
[09/05 00:24:38    691s] =============================================================================================
[09/05 00:24:38    691s]  Step TAT Report for TnsOpt #5
[09/05 00:24:38    691s] =============================================================================================
[09/05 00:24:38    691s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:24:38    691s] ---------------------------------------------------------------------------------------------
[09/05 00:24:38    691s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:38    691s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:38    691s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:24:38    691s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[09/05 00:24:38    691s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:38    691s] [ TransformInit          ]      1   0:00:08.9  (  97.0 % )     0:00:08.9 /  0:00:08.9    1.0
[09/05 00:24:38    691s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:38    691s] [ MISC                   ]          0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:24:38    691s] ---------------------------------------------------------------------------------------------
[09/05 00:24:38    691s]  TnsOpt #5 TOTAL                    0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:09.2    1.0
[09/05 00:24:38    691s] ---------------------------------------------------------------------------------------------
[09/05 00:24:38    691s] 
[09/05 00:24:38    691s] End: GigaOpt Optimization in post-eco TNS mode
[09/05 00:24:38    691s] #optDebug: fT-D <X 1 0 0 0>
[09/05 00:24:38    691s] 
[09/05 00:24:38    691s] Active setup views:
[09/05 00:24:38    691s]  setup
[09/05 00:24:38    691s]   Dominating endpoints: 0
[09/05 00:24:38    691s]   Dominating TNS: -0.000
[09/05 00:24:38    691s] 
[09/05 00:24:38    691s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:24:38    691s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:24:38    691s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:24:38    691s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:24:38    691s] RC Extraction called in multi-corner(1) mode.
[09/05 00:24:38    691s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:24:38    691s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:24:38    691s] RCMode: PreRoute
[09/05 00:24:38    691s]       RC Corner Indexes            0   
[09/05 00:24:38    691s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:24:38    691s] Resistance Scaling Factor    : 1.00000 
[09/05 00:24:38    691s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:24:38    691s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:24:38    691s] Shrink Factor                : 1.00000
[09/05 00:24:38    691s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:24:38    691s] LayerId::1 widthSet size::1
[09/05 00:24:38    691s] LayerId::2 widthSet size::1
[09/05 00:24:38    691s] LayerId::3 widthSet size::1
[09/05 00:24:38    691s] LayerId::4 widthSet size::1
[09/05 00:24:38    691s] LayerId::5 widthSet size::1
[09/05 00:24:38    691s] LayerId::6 widthSet size::1
[09/05 00:24:38    691s] Updating RC grid for preRoute extraction ...
[09/05 00:24:38    691s] Initializing multi-corner resistance tables ...
[09/05 00:24:38    691s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:24:38    691s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.166870 ; aWlH: 0.000000 ; Pmax: 0.824100 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:24:38    691s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1407.883M)
[09/05 00:24:38    691s] Starting delay calculation for Setup views
[09/05 00:24:38    691s] #################################################################################
[09/05 00:24:38    691s] # Design Stage: PreRoute
[09/05 00:24:38    691s] # Design Name: alu_top_module
[09/05 00:24:38    691s] # Design Mode: 90nm
[09/05 00:24:38    691s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:24:38    691s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:24:38    691s] # Signoff Settings: SI Off 
[09/05 00:24:38    691s] #################################################################################
[09/05 00:24:38    691s] Calculate delays in BcWc mode...
[09/05 00:24:38    691s] Topological Sorting (REAL = 0:00:00.0, MEM = 1405.9M, InitMEM = 1405.9M)
[09/05 00:24:38    691s] Start delay calculation (fullDC) (1 T). (MEM=1405.88)
[09/05 00:24:38    691s] End AAE Lib Interpolated Model. (MEM=1422.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:24:38    691s] Total number of fetched objects 259
[09/05 00:24:38    691s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:24:38    691s] End delay calculation. (MEM=1390.08 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:24:38    691s] End delay calculation (fullDC). (MEM=1390.08 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:24:38    691s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1390.1M) ***
[09/05 00:24:38    691s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:11:31 mem=1390.1M)
[09/05 00:24:38    691s] Reported timing to dir ./timingReports
[09/05 00:24:38    691s] **optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1108.3M, totSessionCpu=0:11:31 **
[09/05 00:24:38    691s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1346.1M
[09/05 00:24:38    691s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:1346.1M
[09/05 00:24:39    691s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 1109.1M, totSessionCpu=0:11:32 **
[09/05 00:24:39    691s] Deleting Cell Server ...
[09/05 00:24:39    691s] Deleting Lib Analyzer.
[09/05 00:24:39    691s] *** Finished optDesign ***
[09/05 00:24:39    691s] 
[09/05 00:24:39    691s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:09 real=  0:01:10)
[09/05 00:24:39    691s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.7 real=0:00:11.7)
[09/05 00:24:39    691s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.3 real=0:00:01.3)
[09/05 00:24:39    691s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:11.4 real=0:00:11.4)
[09/05 00:24:39    691s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:11.2 real=0:00:11.2)
[09/05 00:24:39    691s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:12.1 real=0:00:12.2)
[09/05 00:24:39    691s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:24:39    691s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:24:39    691s] Info: Destroy the CCOpt slew target map.
[09/05 00:24:39    691s] clean pInstBBox. size 0
[09/05 00:24:39    691s] All LLGs are deleted
[09/05 00:24:39    691s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1360.3M
[09/05 00:24:39    691s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1360.3M
[09/05 00:24:39    691s] 
[09/05 00:24:39    691s] =============================================================================================
[09/05 00:24:39    691s]  Final TAT Report for optDesign
[09/05 00:24:39    691s] =============================================================================================
[09/05 00:24:39    691s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:24:39    691s] ---------------------------------------------------------------------------------------------
[09/05 00:24:39    691s] [ WnsOpt                 ]      1   0:00:11.4  (  18.6 % )     0:00:11.4 /  0:00:11.4    1.0
[09/05 00:24:39    691s] [ TnsOpt                 ]      2   0:00:20.4  (  33.2 % )     0:00:20.4 /  0:00:20.4    1.0
[09/05 00:24:39    691s] [ GlobalOpt              ]      1   0:00:11.7  (  19.1 % )     0:00:11.7 /  0:00:11.7    1.0
[09/05 00:24:39    691s] [ DrvOpt                 ]      2   0:00:10.7  (  17.5 % )     0:00:10.7 /  0:00:10.7    1.0
[09/05 00:24:39    691s] [ AreaOpt                ]      1   0:00:01.2  (   1.9 % )     0:00:01.2 /  0:00:01.2    1.0
[09/05 00:24:39    691s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:39    691s] [ RefinePlace            ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/05 00:24:39    691s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.4    0.8
[09/05 00:24:39    691s] [ FullDelayCalc          ]      2   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.4    0.8
[09/05 00:24:39    691s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.8 /  0:00:00.4    0.2
[09/05 00:24:39    691s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[09/05 00:24:39    691s] [ DrvReport              ]      2   0:00:01.4  (   2.3 % )     0:00:01.4 /  0:00:00.0    0.0
[09/05 00:24:39    691s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.3
[09/05 00:24:39    691s] [ MISC                   ]          0:00:03.9  (   6.3 % )     0:00:03.9 /  0:00:03.9    1.0
[09/05 00:24:39    691s] ---------------------------------------------------------------------------------------------
[09/05 00:24:39    691s]  optDesign TOTAL                    0:01:01.4  ( 100.0 % )     0:01:01.4 /  0:00:59.9    1.0
[09/05 00:24:39    691s] ---------------------------------------------------------------------------------------------
[09/05 00:24:39    691s] 
[09/05 00:24:39    691s] <CMD> optDesign -postCTS -hold
[09/05 00:24:39    691s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1052.9M, totSessionCpu=0:11:32 **
[09/05 00:24:39    691s] **INFO: User settings:
[09/05 00:24:39    691s] setExtractRCMode -basic                    true
[09/05 00:24:39    691s] setExtractRCMode -coupled                  true
[09/05 00:24:39    691s] setExtractRCMode -engine                   preRoute
[09/05 00:24:39    691s] setExtractRCMode -extended                 false
[09/05 00:24:39    691s] setUsefulSkewMode -ecoRoute                false
[09/05 00:24:39    691s] setDelayCalMode -enable_high_fanout        true
[09/05 00:24:39    691s] setDelayCalMode -eng_copyNetPropToNewNet   true
[09/05 00:24:39    691s] setDelayCalMode -engine                    aae
[09/05 00:24:39    691s] setDelayCalMode -ignoreNetLoad             false
[09/05 00:24:39    691s] setOptMode -activeSetupViews               { setup }
[09/05 00:24:39    691s] setOptMode -autoSetupViews                 { setup}
[09/05 00:24:39    691s] setOptMode -autoTDGRSetupViews             { setup}
[09/05 00:24:39    691s] setOptMode -drcMargin                      0
[09/05 00:24:39    691s] setOptMode -fixCap                         true
[09/05 00:24:39    691s] setOptMode -fixDrc                         true
[09/05 00:24:39    691s] setOptMode -fixFanoutLoad                  false
[09/05 00:24:39    691s] setOptMode -fixTran                        true
[09/05 00:24:39    691s] setOptMode -optimizeFF                     true
[09/05 00:24:39    691s] setOptMode -setupTargetSlack               0
[09/05 00:24:39    691s] setPlaceMode -place_design_floorplan_mode  false
[09/05 00:24:39    691s] setAnalysisMode -checkType                 setup
[09/05 00:24:39    691s] setAnalysisMode -clkSrcPath                true
[09/05 00:24:39    691s] setAnalysisMode -clockPropagation          sdcControl
[09/05 00:24:39    691s] setAnalysisMode -usefulSkew                true
[09/05 00:24:39    691s] setAnalysisMode -virtualIPO                false
[09/05 00:24:39    691s] 
[09/05 00:24:39    691s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:24:39    691s] GigaOpt running with 1 threads.
[09/05 00:24:39    691s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:24:39    691s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:24:39    691s] Summary for sequential cells identification: 
[09/05 00:24:39    691s]   Identified SBFF number: 42
[09/05 00:24:39    691s]   Identified MBFF number: 0
[09/05 00:24:39    691s]   Identified SB Latch number: 0
[09/05 00:24:39    691s]   Identified MB Latch number: 0
[09/05 00:24:39    691s]   Not identified SBFF number: 10
[09/05 00:24:39    691s]   Not identified MBFF number: 0
[09/05 00:24:39    691s]   Not identified SB Latch number: 0
[09/05 00:24:39    691s]   Not identified MB Latch number: 0
[09/05 00:24:39    691s]   Number of sequential cells which are not FFs: 27
[09/05 00:24:39    691s]  Visiting view : setup
[09/05 00:24:39    691s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:24:39    691s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:24:39    691s]  Visiting view : hold
[09/05 00:24:39    691s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:24:39    691s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:24:39    691s]  Setting StdDelay to 53.60
[09/05 00:24:39    691s] Creating Cell Server, finished. 
[09/05 00:24:39    691s] 
[09/05 00:24:39    691s] Need call spDPlaceInit before registerPrioInstLoc.
[09/05 00:24:39    691s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:39    691s] OPERPROF: Starting DPlace-Init at level 1, MEM:1309.3M
[09/05 00:24:39    691s] #spOpts: mergeVia=F 
[09/05 00:24:39    691s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1309.3M
[09/05 00:24:39    691s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1309.3M
[09/05 00:24:39    691s] Core basic site is core_5040
[09/05 00:24:39    691s] Fast DP-INIT is on for default
[09/05 00:24:39    691s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:24:39    691s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1326.1M
[09/05 00:24:39    691s] OPERPROF:     Starting CMU at level 3, MEM:1326.1M
[09/05 00:24:39    691s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1326.1M
[09/05 00:24:39    691s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1326.1M
[09/05 00:24:39    691s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1326.1MB).
[09/05 00:24:39    691s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1326.1M
[09/05 00:24:39    691s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:39    691s] 
[09/05 00:24:39    691s] Creating Lib Analyzer ...
[09/05 00:24:39    691s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:39    691s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:24:39    691s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:24:39    691s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:24:39    691s] 
[09/05 00:24:39    691s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:24:42    694s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:34 mem=1330.1M
[09/05 00:24:42    694s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:34 mem=1330.1M
[09/05 00:24:42    694s] Creating Lib Analyzer, finished. 
[09/05 00:24:42    694s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:24:42    694s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:24:42    694s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:24:42    694s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:24:42    694s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:24:42    694s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:24:42    694s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:24:42    694s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:24:42    694s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:24:42    694s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:24:42    694s] 	...
[09/05 00:24:42    694s] 	Reporting only the 20 first cells found...
[09/05 00:24:42    694s] 
[09/05 00:24:42    694s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1057.6M, totSessionCpu=0:11:34 **
[09/05 00:24:42    694s] *** optDesign -postCTS ***
[09/05 00:24:42    694s] DRC Margin: user margin 0.0
[09/05 00:24:42    694s] Hold Target Slack: user slack 0
[09/05 00:24:42    694s] Setup Target Slack: user slack 0;
[09/05 00:24:42    694s] setUsefulSkewMode -ecoRoute false
[09/05 00:24:42    694s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1330.1M
[09/05 00:24:42    694s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1330.1M
[09/05 00:24:42    694s] Deleting Cell Server ...
[09/05 00:24:42    694s] Deleting Lib Analyzer.
[09/05 00:24:42    694s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:24:42    694s] Summary for sequential cells identification: 
[09/05 00:24:42    694s]   Identified SBFF number: 42
[09/05 00:24:42    694s]   Identified MBFF number: 0
[09/05 00:24:42    694s]   Identified SB Latch number: 0
[09/05 00:24:42    694s]   Identified MB Latch number: 0
[09/05 00:24:42    694s]   Not identified SBFF number: 10
[09/05 00:24:42    694s]   Not identified MBFF number: 0
[09/05 00:24:42    694s]   Not identified SB Latch number: 0
[09/05 00:24:42    694s]   Not identified MB Latch number: 0
[09/05 00:24:42    694s]   Number of sequential cells which are not FFs: 27
[09/05 00:24:42    694s]  Visiting view : setup
[09/05 00:24:42    694s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:24:42    694s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:24:42    694s]  Visiting view : hold
[09/05 00:24:42    694s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:24:42    694s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:24:42    694s]  Setting StdDelay to 53.60
[09/05 00:24:42    694s] Creating Cell Server, finished. 
[09/05 00:24:42    694s] 
[09/05 00:24:42    694s] Deleting Cell Server ...
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] All LLGs are deleted
[09/05 00:24:42    694s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1330.1M
[09/05 00:24:42    694s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1330.1M
[09/05 00:24:42    694s] Start to check current routing status for nets...
[09/05 00:24:42    694s] All nets are already routed correctly.
[09/05 00:24:42    694s] End to check current routing status for nets (mem=1330.1M)
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] Compute RC Scale Done ...
[09/05 00:24:42    694s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:24:42    694s] ### Creating PhyDesignMc. totSessionCpu=0:11:34 mem=1431.7M
[09/05 00:24:42    694s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:24:42    694s] OPERPROF: Starting DPlace-Init at level 1, MEM:1431.7M
[09/05 00:24:42    694s] #spOpts: mergeVia=F 
[09/05 00:24:42    694s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1431.7M
[09/05 00:24:42    694s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1431.7M
[09/05 00:24:42    694s] Core basic site is core_5040
[09/05 00:24:42    694s] Fast DP-INIT is on for default
[09/05 00:24:42    694s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:24:42    694s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1431.7M
[09/05 00:24:42    694s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1431.7M
[09/05 00:24:42    694s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1431.7MB).
[09/05 00:24:42    694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1431.7M
[09/05 00:24:42    694s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:24:42    694s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:34 mem=1431.7M
[09/05 00:24:42    694s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:24:42    694s] GigaOpt Hold Optimizer is used
[09/05 00:24:42    694s] End AAE Lib Interpolated Model. (MEM=1431.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:24:42    694s] 
[09/05 00:24:42    694s] Creating Lib Analyzer ...
[09/05 00:24:42    694s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:24:42    694s] Summary for sequential cells identification: 
[09/05 00:24:42    694s]   Identified SBFF number: 42
[09/05 00:24:42    694s]   Identified MBFF number: 0
[09/05 00:24:42    694s]   Identified SB Latch number: 0
[09/05 00:24:42    694s]   Identified MB Latch number: 0
[09/05 00:24:42    694s]   Not identified SBFF number: 10
[09/05 00:24:42    694s]   Not identified MBFF number: 0
[09/05 00:24:42    694s]   Not identified SB Latch number: 0
[09/05 00:24:42    694s]   Not identified MB Latch number: 0
[09/05 00:24:42    694s]   Number of sequential cells which are not FFs: 27
[09/05 00:24:42    694s]  Visiting view : setup
[09/05 00:24:42    694s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:24:42    694s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:24:42    694s]  Visiting view : hold
[09/05 00:24:42    694s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:24:42    694s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:24:42    694s]  Setting StdDelay to 53.60
[09/05 00:24:42    694s] Creating Cell Server, finished. 
[09/05 00:24:42    694s] 
[09/05 00:24:42    694s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:42    694s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:24:42    694s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:24:42    694s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:24:42    694s] 
[09/05 00:24:42    694s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:24:45    696s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:37 mem=1431.7M
[09/05 00:24:45    696s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:37 mem=1431.7M
[09/05 00:24:45    696s] Creating Lib Analyzer, finished. 
[09/05 00:24:45    696s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:37 mem=1431.7M ***
[09/05 00:24:45    696s] Effort level <high> specified for reg2reg path_group
[09/05 00:24:45    697s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_sAjHpa/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_sAjHpa -prefix timingGraph'
[09/05 00:24:45    697s] Done saveTimingGraph
[09/05 00:24:45    697s] Starting delay calculation for Hold views
[09/05 00:24:45    697s] #################################################################################
[09/05 00:24:45    697s] # Design Stage: PreRoute
[09/05 00:24:45    697s] # Design Name: alu_top_module
[09/05 00:24:45    697s] # Design Mode: 90nm
[09/05 00:24:45    697s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:24:45    697s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:24:45    697s] # Signoff Settings: SI Off 
[09/05 00:24:45    697s] #################################################################################
[09/05 00:24:45    697s] Calculate delays in BcWc mode...
[09/05 00:24:45    697s] Topological Sorting (REAL = 0:00:00.0, MEM = 1415.5M, InitMEM = 1415.5M)
[09/05 00:24:45    697s] Start delay calculation (fullDC) (1 T). (MEM=1415.47)
[09/05 00:24:45    697s] *** Calculating scaling factor for best_case libraries using the default operating condition of each library.
[09/05 00:24:45    697s] End AAE Lib Interpolated Model. (MEM=1431.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:24:45    697s] Total number of fetched objects 259
[09/05 00:24:45    697s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:24:45    697s] End delay calculation. (MEM=1399.66 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:24:45    697s] End delay calculation (fullDC). (MEM=1399.66 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:24:45    697s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1399.7M) ***
[09/05 00:24:45    697s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:11:37 mem=1399.7M)
[09/05 00:24:45    697s] 
[09/05 00:24:45    697s] Active hold views:
[09/05 00:24:45    697s]  hold
[09/05 00:24:45    697s]   Dominating endpoints: 0
[09/05 00:24:45    697s]   Dominating TNS: -0.000
[09/05 00:24:45    697s] 
[09/05 00:24:45    697s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:11:38 mem=1414.9M ***
[09/05 00:24:45    697s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:11:38 mem=1414.9M ***
[09/05 00:24:45    697s] Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_sAjHpa/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_sAjHpa -prefix timingGraph'
[09/05 00:24:46    697s] Done restoreTimingGraph
[09/05 00:24:46    697s] Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:11:38 mem=1446.0M ***
[09/05 00:24:46    697s] *info: category slack lower bound [L 0.0] default
[09/05 00:24:46    697s] *info: category slack lower bound [H 0.0] reg2reg 
[09/05 00:24:46    697s] --------------------------------------------------- 
[09/05 00:24:46    697s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/05 00:24:46    697s] --------------------------------------------------- 
[09/05 00:24:46    697s]          WNS    reg2regWNS
[09/05 00:24:46    697s]  -922337203685477.625 ns   -922337203685477.625 ns
[09/05 00:24:46    697s] --------------------------------------------------- 
[09/05 00:24:46    697s] 
[09/05 00:24:46    697s] *Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
[09/05 00:24:46    697s] *Info: worst delay setup view: setup
[09/05 00:24:46    697s] Footprint list for hold buffering (delay unit: ps)
[09/05 00:24:46    697s] =================================================================
[09/05 00:24:46    697s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[09/05 00:24:46    697s] ------------------------------------------------------------------
[09/05 00:24:46    697s] *Info:       58.6       2.42    4.0  24.89 BUF1 (I,O)
[09/05 00:24:46    697s] *Info:       64.0       2.28    4.0  30.23 BUF1CK (I,O)
[09/05 00:24:46    697s] *Info:       64.1       2.32    4.0  66.26 BUF1S (I,O)
[09/05 00:24:46    697s] *Info:       56.4       2.29    5.0  12.54 BUF2 (I,O)
[09/05 00:24:46    697s] *Info:       64.4       2.21    5.0  15.23 BUF2CK (I,O)
[09/05 00:24:46    697s] *Info:       62.0       2.26    6.0   8.89 BUF3 (I,O)
[09/05 00:24:46    697s] *Info:       61.5       2.26    7.0   6.88 BUF4 (I,O)
[09/05 00:24:46    697s] *Info:       62.9       2.22    7.0  10.14 BUF3CK (I,O)
[09/05 00:24:46    697s] *Info:       61.9       2.19    8.0   7.64 BUF4CK (I,O)
[09/05 00:24:46    697s] *Info:      111.6       2.42    8.0  26.13 DELA (I,O)
[09/05 00:24:46    697s] *Info:      210.7       2.50    8.0  26.97 DELB (I,O)
[09/05 00:24:46    697s] *Info:      331.8       2.52    8.0  28.03 DELC (I,O)
[09/05 00:24:46    697s] *Info:       56.8       2.27   12.0   4.14 BUF6 (I,O)
[09/05 00:24:46    697s] *Info:       61.1       2.19   12.0   5.08 BUF6CK (I,O)
[09/05 00:24:46    697s] *Info:       57.0       2.23   13.0   3.39 BUF8 (I,O)
[09/05 00:24:46    697s] *Info:       60.2       2.21   14.0   3.79 BUF8CK (I,O)
[09/05 00:24:46    697s] *Info:       60.7       2.19   20.0   2.54 BUF12CK (I,O)
[09/05 00:24:46    697s] =================================================================
[09/05 00:24:46    697s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1446.0M
[09/05 00:24:46    697s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1446.0M
[09/05 00:24:46    697s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
Deleting Cell Server ...
[09/05 00:24:46    697s] Deleting Lib Analyzer.
[09/05 00:24:46    697s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:24:46    697s] Summary for sequential cells identification: 
[09/05 00:24:46    697s]   Identified SBFF number: 42
[09/05 00:24:46    697s]   Identified MBFF number: 0
[09/05 00:24:46    697s]   Identified SB Latch number: 0
[09/05 00:24:46    697s]   Identified MB Latch number: 0
[09/05 00:24:46    697s]   Not identified SBFF number: 10
[09/05 00:24:46    697s]   Not identified MBFF number: 0
[09/05 00:24:46    697s]   Not identified SB Latch number: 0
[09/05 00:24:46    697s]   Not identified MB Latch number: 0
[09/05 00:24:46    697s]   Number of sequential cells which are not FFs: 27
[09/05 00:24:46    697s]  Visiting view : setup
[09/05 00:24:46    697s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:24:46    697s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:24:46    697s]  Visiting view : hold
[09/05 00:24:46    697s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:24:46    697s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:24:46    697s]  Setting StdDelay to 53.60
[09/05 00:24:46    697s] Creating Cell Server, finished. 
[09/05 00:24:46    697s] 
[09/05 00:24:46    697s] Deleting Cell Server ...
[09/05 00:24:46    697s] 
[09/05 00:24:46    697s] Creating Lib Analyzer ...
[09/05 00:24:46    697s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:24:46    697s] Summary for sequential cells identification: 
[09/05 00:24:46    697s]   Identified SBFF number: 42
[09/05 00:24:46    697s]   Identified MBFF number: 0
[09/05 00:24:46    697s]   Identified SB Latch number: 0
[09/05 00:24:46    697s]   Identified MB Latch number: 0
[09/05 00:24:46    697s]   Not identified SBFF number: 10
[09/05 00:24:46    697s]   Not identified MBFF number: 0
[09/05 00:24:46    697s]   Not identified SB Latch number: 0
[09/05 00:24:46    697s]   Not identified MB Latch number: 0
[09/05 00:24:46    697s]   Number of sequential cells which are not FFs: 27
[09/05 00:24:46    697s]  Visiting view : setup
[09/05 00:24:46    697s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:24:46    697s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:24:46    697s]  Visiting view : hold
[09/05 00:24:46    697s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:24:46    697s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:24:46    697s]  Setting StdDelay to 53.60
[09/05 00:24:46    697s] Creating Cell Server, finished. 
[09/05 00:24:46    697s] 
[09/05 00:24:46    697s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:24:46    698s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:24:46    698s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:24:46    698s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:24:46    698s] 
[09/05 00:24:46    698s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:24:48    700s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:40 mem=1462.0M
[09/05 00:24:48    700s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:40 mem=1462.0M
[09/05 00:24:48    700s] Creating Lib Analyzer, finished. 
[09/05 00:24:48    700s] Hold Timer stdDelay = 53.6ps
[09/05 00:24:48    700s]  Visiting view : hold
[09/05 00:24:48    700s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:24:48    700s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:24:48    700s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1157.3M, totSessionCpu=0:11:40 **
[09/05 00:24:48    700s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:40.4/0:39:01.8 (0.3), mem = 1432.0M
[09/05 00:24:48    700s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.23
[09/05 00:24:48    700s] ### Creating LA Mngr. totSessionCpu=0:11:40 mem=1432.0M
[09/05 00:24:48    700s] ### Creating LA Mngr, finished. totSessionCpu=0:11:40 mem=1432.0M
[09/05 00:24:48    700s] gigaOpt Hold fixing search radius: 201.600000 Microns (40 stdCellHgt)
[09/05 00:24:48    700s] gigaOpt Hold fixing search radius on new term: 25.200000 Microns (5 stdCellHgt)
[09/05 00:24:48    700s] gigaOpt Hold fixing search radius: 201.600000 Microns (40 stdCellHgt)
[09/05 00:24:48    700s] gigaOpt Hold fixing search radius on new term: 25.200000 Microns (5 stdCellHgt)
[09/05 00:24:48    700s] *info: Run optDesign holdfix with 1 thread.
[09/05 00:24:48    700s] Info: 31 io nets excluded
[09/05 00:24:48    700s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:24:48    700s] --------------------------------------------------- 
[09/05 00:24:48    700s]    Hold Timing Summary  - Initial 
[09/05 00:24:48    700s] --------------------------------------------------- 
[09/05 00:24:48    700s]  Target slack:       0.0000 ns
[09/05 00:24:48    700s]  View: hold 
[09/05 00:24:48    700s]    WNS:          inf
[09/05 00:24:48    700s]    TNS:       0.0000
[09/05 00:24:48    700s]    VP :            0
[09/05 00:24:48    700s]    Worst hold path end point: [NULL] 
[09/05 00:24:48    700s] --------------------------------------------------- 
[09/05 00:24:48    700s] *** Hold timing is met. Hold fixing is not needed 
[09/05 00:24:48    700s] **INFO: total 0 insts, 0 nets marked don't touch
[09/05 00:24:48    700s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[09/05 00:24:48    700s] **INFO: total 0 insts, 0 nets unmarked don't touch

[09/05 00:24:48    700s] 
[09/05 00:24:48    700s] Capturing REF for hold ...
[09/05 00:24:48    700s]    Hold Timing Snapshot: (REF)
[09/05 00:24:48    700s]              All PG WNS: 0.000
[09/05 00:24:48    700s]              All PG TNS: 0.000
[09/05 00:24:48    700s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.23
[09/05 00:24:48    700s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (2.3), totSession cpu/real = 0:11:40.4/0:39:01.8 (0.3), mem = 1433.0M
[09/05 00:24:48    700s] 
[09/05 00:24:48    700s] =============================================================================================
[09/05 00:24:48    700s]  Step TAT Report for HoldOpt #2
[09/05 00:24:48    700s] =============================================================================================
[09/05 00:24:48    700s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:24:48    700s] ---------------------------------------------------------------------------------------------
[09/05 00:24:48    700s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[09/05 00:24:48    700s] [ TimingUpdate           ]      5   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/05 00:24:48    700s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/05 00:24:48    700s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[09/05 00:24:48    700s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[09/05 00:24:48    700s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[09/05 00:24:48    700s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[09/05 00:24:48    700s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:24:48    700s] [ LibAnalyzerInit        ]      2   0:00:04.9  (  82.0 % )     0:00:04.9 /  0:00:04.9    1.0
[09/05 00:24:48    700s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:48    700s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:48    700s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:48    700s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:48    700s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:48    700s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   13.7
[09/05 00:24:48    700s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:48    700s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:24:48    700s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[09/05 00:24:48    700s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[09/05 00:24:48    700s] [ MISC                   ]          0:00:00.9  (  14.3 % )     0:00:00.9 /  0:00:00.8    0.9
[09/05 00:24:48    700s] ---------------------------------------------------------------------------------------------
[09/05 00:24:48    700s]  HoldOpt #2 TOTAL                   0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.0    1.0
[09/05 00:24:48    700s] ---------------------------------------------------------------------------------------------
[09/05 00:24:48    700s] 
[09/05 00:24:48    700s] 
[09/05 00:24:48    700s] Active setup views:
[09/05 00:24:48    700s]  setup
[09/05 00:24:48    700s]   Dominating endpoints: 0
[09/05 00:24:48    700s]   Dominating TNS: -0.000
[09/05 00:24:48    700s] 
[09/05 00:24:48    700s] Reported timing to dir ./timingReports
[09/05 00:24:48    700s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1159.1M, totSessionCpu=0:11:40 **
[09/05 00:24:48    700s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1435.0M
[09/05 00:24:48    700s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1435.0M
[09/05 00:24:48    700s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_UBSnPP/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_UBSnPP -prefix timingGraph'
[09/05 00:24:48    700s] Done saveTimingGraph
[09/05 00:24:49    700s] Starting delay calculation for Hold views
[09/05 00:24:49    700s] #################################################################################
[09/05 00:24:49    700s] # Design Stage: PreRoute
[09/05 00:24:49    700s] # Design Name: alu_top_module
[09/05 00:24:49    700s] # Design Mode: 90nm
[09/05 00:24:49    700s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:24:49    700s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:24:49    700s] # Signoff Settings: SI Off 
[09/05 00:24:49    700s] #################################################################################
[09/05 00:24:49    700s] Calculate delays in BcWc mode...
[09/05 00:24:49    700s] Topological Sorting (REAL = 0:00:00.0, MEM = 1449.3M, InitMEM = 1449.3M)
[09/05 00:24:49    700s] Start delay calculation (fullDC) (1 T). (MEM=1449.3)
[09/05 00:24:49    700s] *** Calculating scaling factor for best_case libraries using the default operating condition of each library.
[09/05 00:24:49    700s] End AAE Lib Interpolated Model. (MEM=1465.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:24:49    700s] Total number of fetched objects 259
[09/05 00:24:49    700s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:24:49    700s] End delay calculation. (MEM=1453.32 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:24:49    700s] End delay calculation (fullDC). (MEM=1453.32 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:24:49    700s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1453.3M) ***
[09/05 00:24:49    700s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:11:41 mem=1453.3M)
[09/05 00:24:49    701s] Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_UBSnPP/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_UBSnPP -prefix timingGraph'
[09/05 00:24:49    701s] Done restoreTimingGraph
[09/05 00:24:51    701s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.1, REAL=0:00:03.0, MEM=1424.7M
[09/05 00:24:51    701s] **optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1158.2M, totSessionCpu=0:11:42 **
[09/05 00:24:51    701s] *** Finished optDesign ***
[09/05 00:24:51    701s] 
[09/05 00:24:51    701s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:09.9 real=0:00:11.6)
[09/05 00:24:51    701s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:24:51    701s] Deleting Lib Analyzer.
[09/05 00:24:51    701s] Info: Destroy the CCOpt slew target map.
[09/05 00:24:51    701s] clean pInstBBox. size 0
[09/05 00:24:51    701s] All LLGs are deleted
[09/05 00:24:51    701s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1422.7M
[09/05 00:24:51    701s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1422.7M
[09/05 00:24:51    701s] 
[09/05 00:24:51    701s] =============================================================================================
[09/05 00:24:51    701s]  Final TAT Report for optDesign
[09/05 00:24:51    701s] =============================================================================================
[09/05 00:24:51    701s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:24:51    701s] ---------------------------------------------------------------------------------------------
[09/05 00:24:51    701s] [ HoldOpt                ]      1   0:00:05.8  (  49.8 % )     0:00:06.0 /  0:00:06.0    1.0
[09/05 00:24:51    701s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[09/05 00:24:51    701s] [ TimingUpdate           ]      9   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:24:51    701s] [ FullDelayCalc          ]      2   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:24:51    701s] [ OptSummaryReport       ]      2   0:00:00.9  (   7.6 % )     0:00:02.8 /  0:00:01.1    0.4
[09/05 00:24:51    701s] [ TimingReport           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[09/05 00:24:51    701s] [ DrvReport              ]      2   0:00:01.6  (  13.5 % )     0:00:01.6 /  0:00:00.0    0.0
[09/05 00:24:51    701s] [ GenerateReports        ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.2
[09/05 00:24:51    701s] [ MISC                   ]          0:00:02.9  (  25.3 % )     0:00:02.9 /  0:00:02.9    1.0
[09/05 00:24:51    701s] ---------------------------------------------------------------------------------------------
[09/05 00:24:51    701s]  optDesign TOTAL                    0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:10.0    0.9
[09/05 00:24:51    701s] ---------------------------------------------------------------------------------------------
[09/05 00:24:51    701s] 
[09/05 00:24:51    701s] Deleting Cell Server ...
[09/05 00:24:51    701s] <CMD> fit
[09/05 00:24:52    701s] <CMD> zoomBox -770.17400 -272.32100 460.91100 310.12800
[09/05 00:24:56    702s] <CMD> zoomBox -521.38400 -187.49900 368.07400 233.32000
[09/05 00:24:58    702s] <CMD> panPage 0 -1
[09/05 00:24:59    702s] <CMD> panPage 0 1
[09/05 00:25:06    704s] <CMD> pan 0.86900 306.93200
[09/05 00:25:09    704s] <CMD> zoomBox -520.51500 -151.32900 235.52400 206.36700
[09/05 00:25:13    705s] <CMD> zoomBox -533.94800 -185.10800 355.51000 235.71100
[09/05 00:25:17    706s] <CMD> pan 0.00000 338.40600
[09/05 00:25:20    706s] <CMD> pan -0.86900 329.71200
[09/05 00:25:21    706s] <CMD> panCenter -443.52400 43.56000
[09/05 00:25:27    707s] <CMD> panPage 1 0
[09/05 00:25:29    707s] <CMD> panPage 0 -1
[09/05 00:25:29    707s] <CMD> panPage 0 1
[09/05 00:25:32    708s] <CMD> zoomBox -510.42900 -143.89500 245.61000 213.80100
[09/05 00:25:33    708s] <CMD> zoomBox -416.09000 -124.38400 226.54300 179.65700
[09/05 00:25:45    710s] <CMD> zoomBox -559.40800 -186.39300 330.05000 234.42600
[09/05 00:25:46    710s] <CMD> zoomBox -650.54900 -225.82600 395.87400 269.25600
[09/05 00:26:28    718s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/05 00:26:28    718s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/05 00:26:28    718s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/05 00:26:28    718s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/05 00:26:28    718s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/05 00:26:28    718s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/05 00:26:28    718s] Running Native NanoRoute ...
[09/05 00:26:28    718s] <CMD> routeDesign -globalDetail
[09/05 00:26:28    718s] ### Time Record (routeDesign) is installed.
[09/05 00:26:28    718s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.55 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/05 00:26:28    718s] **INFO: User settings:
[09/05 00:26:28    718s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/05 00:26:28    718s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[09/05 00:26:28    718s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/05 00:26:28    718s] setNanoRouteMode -routeExpDirtyAreaEco                          false
[09/05 00:26:28    718s] setNanoRouteMode -routeExpSignatureEco                          false
[09/05 00:26:28    718s] setNanoRouteMode -routeWithSiDriven                             false
[09/05 00:26:28    718s] setNanoRouteMode -routeWithTimingDriven                         false
[09/05 00:26:28    718s] setNanoRouteMode -timingEngine                                  {}
[09/05 00:26:28    718s] setExtractRCMode -basic                                         true
[09/05 00:26:28    718s] setExtractRCMode -coupled                                       true
[09/05 00:26:28    718s] setExtractRCMode -engine                                        preRoute
[09/05 00:26:28    718s] setExtractRCMode -extended                                      false
[09/05 00:26:28    718s] setDelayCalMode -enable_high_fanout                             true
[09/05 00:26:28    718s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/05 00:26:28    718s] setDelayCalMode -engine                                         aae
[09/05 00:26:28    718s] setDelayCalMode -ignoreNetLoad                                  false
[09/05 00:26:28    718s] setSIMode -separate_delta_delay_on_data                         true
[09/05 00:26:28    718s] 
[09/05 00:26:28    718s] #**INFO: setDesignMode -flowEffort standard
[09/05 00:26:28    718s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/05 00:26:28    718s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/05 00:26:28    718s] OPERPROF: Starting checkPlace at level 1, MEM:1367.7M
[09/05 00:26:28    718s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1367.7M
[09/05 00:26:28    718s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1367.7M
[09/05 00:26:28    718s] Core basic site is core_5040
[09/05 00:26:28    718s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:26:28    718s] SiteArray: use 131,072 bytes
[09/05 00:26:28    718s] SiteArray: current memory after site array memory allocation 1384.4M
[09/05 00:26:28    718s] SiteArray: FP blocked sites are writable
[09/05 00:26:28    718s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1384.4M
[09/05 00:26:28    718s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1384.4M
[09/05 00:26:28    718s] Begin checking placement ... (start mem=1367.7M, init mem=1384.4M)
[09/05 00:26:28    718s] 
[09/05 00:26:28    718s] Running CheckPlace using 1 thread in normal mode...
[09/05 00:26:28    718s] 
[09/05 00:26:28    718s] ...checkPlace normal is done!
[09/05 00:26:28    718s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1384.4M
[09/05 00:26:28    718s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1384.4M
[09/05 00:26:28    718s] *info: Placed = 207           
[09/05 00:26:28    718s] *info: Unplaced = 0           
[09/05 00:26:28    718s] Placement Density:5.18%(3381/65308)
[09/05 00:26:28    718s] Placement Density (including fixed std cells):5.18%(3381/65308)
[09/05 00:26:28    718s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1384.4M
[09/05 00:26:28    718s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1384.4M
[09/05 00:26:28    718s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1384.4M)
[09/05 00:26:28    718s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.012, MEM:1384.4M
[09/05 00:26:28    718s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/05 00:26:28    718s] 
[09/05 00:26:28    718s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/05 00:26:28    718s] *** Changed status on (0) nets in Clock.
[09/05 00:26:28    718s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1384.4M) ***
[09/05 00:26:28    718s] 
[09/05 00:26:28    718s] globalDetailRoute
[09/05 00:26:28    718s] 
[09/05 00:26:28    718s] ### Time Record (globalDetailRoute) is installed.
[09/05 00:26:28    718s] #Start globalDetailRoute on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### Time Record (Pre Callback) is installed.
[09/05 00:26:28    718s] ### Time Record (Pre Callback) is uninstalled.
[09/05 00:26:28    718s] ### Time Record (DB Import) is installed.
[09/05 00:26:28    718s] ### Time Record (Timing Data Generation) is installed.
[09/05 00:26:28    718s] ### Time Record (Timing Data Generation) is uninstalled.
[09/05 00:26:28    718s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[09/05 00:26:28    718s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:26:28    718s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:26:28    718s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:26:28    718s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:26:28    718s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:26:28    718s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:26:28    718s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:26:28    718s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:26:28    718s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/05 00:26:28    718s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:26:28    718s] ### Net info: total nets: 266
[09/05 00:26:28    718s] ### Net info: dirty nets: 31
[09/05 00:26:28    718s] ### Net info: marked as disconnected nets: 0
[09/05 00:26:28    718s] #num needed restored net=0
[09/05 00:26:28    718s] #need_extraction net=0 (total=266)
[09/05 00:26:28    718s] ### Net info: fully routed nets: 2
[09/05 00:26:28    718s] ### Net info: trivial (< 2 pins) nets: 36
[09/05 00:26:28    718s] ### Net info: unrouted nets: 228
[09/05 00:26:28    718s] ### Net info: re-extraction nets: 0
[09/05 00:26:28    718s] ### Net info: ignored nets: 0
[09/05 00:26:28    718s] ### Net info: skip routing nets: 0
[09/05 00:26:28    718s] #WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:26:28    718s] #WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:26:28    718s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/05 00:26:28    718s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:26:28    718s] ### import design signature (187): route=1888226435 flt_obj=0 vio=1905142130 swire=1886711071 shield_wire=1 net_attr=610232605 dirty_area=622535441, del_dirty_area=0 cell=1715418465 placement=1390148727 pin_access=1530266095
[09/05 00:26:28    718s] ### Time Record (DB Import) is uninstalled.
[09/05 00:26:28    718s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/05 00:26:28    718s] #RTESIG:78da8dd04d0b82401006e0cefd8a61f3605036fb95eb35e85a21d5558c36156c8dddf5ff
[09/05 00:26:28    718s] #       6774cdd6390dbc0f2fc32ca2eb3e07c230a1b87e218a82c22167c342f91a19171b86c510
[09/05 00:26:28    718s] #       5d7664be888ea733cf1420c48df1bad27605bdd3169cf6be31d5f24b9464f0285ba721be
[09/05 00:26:28    718s] #       755dfbd350ce29489e6cf133103fdaaef42352ca709d603c8c246340eaa6aa09c4cedb21
[09/05 00:26:28    718s] #       19711907e27c69eea5bd0f569bfe39260510d3191d5069f8b814e904a42878dbff354a8a
[09/05 00:26:28    718s] #       709192134e52190532faabd91bc7bfaad0
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### Time Record (Data Preparation) is installed.
[09/05 00:26:28    718s] #RTESIG:78da8dcec14ec3301004d09ef98a91db439068bb5edb8d7345e25a50d5f61aa5aa9b460a
[09/05 00:26:28    718s] #       0eb29dff27c09560f6b4d23c8d66b93abf1c20983692d61f44ba96d81f787aa45a132bbd
[09/05 00:26:28    718s] #       65aaa7e8f42c1e96abd7b7a3aa2c0845e7936b5d78c2185d40742975be7dfc21d6306e4d
[09/05 00:26:28    718s] #       1f1d8acb30f4bf1aa99484519b1d7d1d8a5b3f3469461a93afd3acf2c83043dcbbf62e50
[09/05 00:26:28    718s] #       c414a664c6550a22a6c65f9b709dacf3e3fb9cd4107ef02ea3cafcb81d5b886f95595792
[09/05 00:26:28    718s] #       ccb795562285f14f638dce1759f38fedb69210b3b3179f3362b785
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:26:28    718s] ### Time Record (Data Preparation) is installed.
[09/05 00:26:28    718s] #Start routing data preparation on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Minimum voltage of a net in the design = 0.000.
[09/05 00:26:28    718s] #Maximum voltage of a net in the design = 1.980.
[09/05 00:26:28    718s] #Voltage range [1.620 - 1.980] has 3 nets.
[09/05 00:26:28    718s] #Voltage range [0.000 - 1.980] has 260 nets.
[09/05 00:26:28    718s] #Voltage range [0.000 - 0.000] has 3 nets.
[09/05 00:26:28    718s] ### Time Record (Cell Pin Access) is installed.
[09/05 00:26:28    718s] ### Time Record (Cell Pin Access) is uninstalled.
[09/05 00:26:28    718s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[09/05 00:26:28    718s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:26:28    718s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:26:28    718s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:26:28    718s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:26:28    718s] # metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
[09/05 00:26:28    718s] #Monitoring time of adding inner blkg by smac
[09/05 00:26:28    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.89 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #Regenerating Ggrids automatically.
[09/05 00:26:28    718s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[09/05 00:26:28    718s] #Using automatically generated G-grids.
[09/05 00:26:28    718s] #Done routing data preparation.
[09/05 00:26:28    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.89 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Finished routing data preparation on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Cpu time = 00:00:00
[09/05 00:26:28    718s] #Elapsed time = 00:00:00
[09/05 00:26:28    718s] #Increased memory = 3.79 (MB)
[09/05 00:26:28    718s] #Total memory = 1105.89 (MB)
[09/05 00:26:28    718s] #Peak memory = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:26:28    718s] ### Time Record (Global Routing) is installed.
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Start global routing on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Start global routing initialization on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Number of eco nets is 0
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Start global routing data preparation on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### build_merged_routing_blockage_rect_list starts on Tue Sep  5 00:26:28 2023 with memory = 1105.89 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] #Start routing resource analysis on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### init_is_bin_blocked starts on Tue Sep  5 00:26:28 2023 with memory = 1105.89 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### adjust_flow_cap starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### adjust_partial_route_blockage starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### set_via_blocked starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### copy_flow starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] #Routing resource analysis is done on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### report_flow_cap starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #  Resource Analysis:
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/05 00:26:28    718s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/05 00:26:28    718s] #  --------------------------------------------------------------
[09/05 00:26:28    718s] #  metal1         H         279        1261        9579    75.40%
[09/05 00:26:28    718s] #  metal2         V         184        1081        9579    75.21%
[09/05 00:26:28    718s] #  metal3         H         279        1261        9579    74.67%
[09/05 00:26:28    718s] #  metal4         V         183        1082        9579    75.21%
[09/05 00:26:28    718s] #  metal5         H        1179         361        9579    18.30%
[09/05 00:26:28    718s] #  metal6         V         611         232        9579    18.33%
[09/05 00:26:28    718s] #  --------------------------------------------------------------
[09/05 00:26:28    718s] #  Total                   2716      64.26%       57474    56.19%
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### analyze_m2_tracks starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### report_initial_resource starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### mark_pg_pins_accessibility starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### set_net_region starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Global routing data preparation is done on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### prepare_level starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### init level 1 starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### Level 1 hgrid = 93 X 103
[09/05 00:26:28    718s] ### prepare_level_flow starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Global routing initialization is done on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #start global routing iteration 1...
[09/05 00:26:28    718s] ### init_flow_edge starts on Tue Sep  5 00:26:28 2023 with memory = 1106.80 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### routing at level 1 (topmost level) iter 0
[09/05 00:26:28    718s] ### measure_qor starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### measure_congestion starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #start global routing iteration 2...
[09/05 00:26:28    718s] ### routing at level 1 (topmost level) iter 1
[09/05 00:26:28    718s] ### measure_qor starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### measure_congestion starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### route_end starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Total number of trivial nets (e.g. < 2 pins) = 36 (skipped).
[09/05 00:26:28    718s] #Total number of routable nets = 230.
[09/05 00:26:28    718s] #Total number of nets in the design = 266.
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #228 routable nets have only global wires.
[09/05 00:26:28    718s] #2 routable nets have only detail routed wires.
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Routed nets constraints summary:
[09/05 00:26:28    718s] #-----------------------------
[09/05 00:26:28    718s] #        Rules   Unconstrained  
[09/05 00:26:28    718s] #-----------------------------
[09/05 00:26:28    718s] #      Default             228  
[09/05 00:26:28    718s] #-----------------------------
[09/05 00:26:28    718s] #        Total             228  
[09/05 00:26:28    718s] #-----------------------------
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Routing constraints summary of the whole design:
[09/05 00:26:28    718s] #-----------------------------
[09/05 00:26:28    718s] #        Rules   Unconstrained  
[09/05 00:26:28    718s] #-----------------------------
[09/05 00:26:28    718s] #      Default             230  
[09/05 00:26:28    718s] #-----------------------------
[09/05 00:26:28    718s] #        Total             230  
[09/05 00:26:28    718s] #-----------------------------
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### cal_base_flow starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### init_flow_edge starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### cal_flow starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### report_overcon starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #                 OverCon          
[09/05 00:26:28    718s] #                  #Gcell    %Gcell
[09/05 00:26:28    718s] #     Layer           (1)   OverCon  Flow/Cap
[09/05 00:26:28    718s] #  ----------------------------------------------
[09/05 00:26:28    718s] #  metal1        0(0.00%)   (0.00%)     0.19  
[09/05 00:26:28    718s] #  metal2        0(0.00%)   (0.00%)     0.07  
[09/05 00:26:28    718s] #  metal3        0(0.00%)   (0.00%)     0.05  
[09/05 00:26:28    718s] #  metal4        0(0.00%)   (0.00%)     0.01  
[09/05 00:26:28    718s] #  metal5        0(0.00%)   (0.00%)     0.00  
[09/05 00:26:28    718s] #  metal6        0(0.00%)   (0.00%)     0.00  
[09/05 00:26:28    718s] #  ----------------------------------------------
[09/05 00:26:28    718s] #     Total      0(0.00%)   (0.00%)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/05 00:26:28    718s] #  Overflow after GR: 0.00% H + 0.00% V
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### cal_base_flow starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### init_flow_edge starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### cal_flow starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### export_cong_map starts on Tue Sep  5 00:26:28 2023 with memory = 1107.02 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### PDZT_Export::export_cong_map starts on Tue Sep  5 00:26:28 2023 with memory = 1107.14 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### import_cong_map starts on Tue Sep  5 00:26:28 2023 with memory = 1107.14 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #Hotspot report including placement blocked areas
[09/05 00:26:28    718s] OPERPROF: Starting HotSpotCal at level 1, MEM:1388.2M
[09/05 00:26:28    718s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:26:28    718s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/05 00:26:28    718s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:26:28    718s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:26:28    718s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:26:28    718s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:26:28    718s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:26:28    718s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:26:28    718s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[09/05 00:26:28    718s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:26:28    718s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[09/05 00:26:28    718s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:26:28    718s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[09/05 00:26:28    718s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/05 00:26:28    718s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:26:28    718s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:26:28    718s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:26:28    718s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:1388.2M
[09/05 00:26:28    718s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### update starts on Tue Sep  5 00:26:28 2023 with memory = 1107.14 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #Complete Global Routing.
[09/05 00:26:28    718s] #Total wire length = 14704 um.
[09/05 00:26:28    718s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal1 = 939 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal2 = 6376 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal3 = 5808 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal4 = 1580 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:26:28    718s] #Total number of vias = 1340
[09/05 00:26:28    718s] #Up-Via Summary (total 1340):
[09/05 00:26:28    718s] #           
[09/05 00:26:28    718s] #-----------------------
[09/05 00:26:28    718s] # metal1            761
[09/05 00:26:28    718s] # metal2            501
[09/05 00:26:28    718s] # metal3             78
[09/05 00:26:28    718s] #-----------------------
[09/05 00:26:28    718s] #                  1340 
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### report_overcon starts on Tue Sep  5 00:26:28 2023 with memory = 1107.57 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### report_overcon starts on Tue Sep  5 00:26:28 2023 with memory = 1107.57 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #Max overcon = 0 track.
[09/05 00:26:28    718s] #Total overcon = 0.00%.
[09/05 00:26:28    718s] #Worst layer Gcell overcon rate = 0.00%.
[09/05 00:26:28    718s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### global_route design signature (190): route=125794258 net_attr=1706436554
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Global routing statistics:
[09/05 00:26:28    718s] #Cpu time = 00:00:00
[09/05 00:26:28    718s] #Elapsed time = 00:00:00
[09/05 00:26:28    718s] #Increased memory = 1.26 (MB)
[09/05 00:26:28    718s] #Total memory = 1107.14 (MB)
[09/05 00:26:28    718s] #Peak memory = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Finished global routing on Tue Sep  5 00:26:28 2023
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### Time Record (Global Routing) is uninstalled.
[09/05 00:26:28    718s] ### Time Record (Data Preparation) is installed.
[09/05 00:26:28    718s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:26:28    718s] ### track-assign external-init starts on Tue Sep  5 00:26:28 2023 with memory = 1106.23 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### Time Record (Track Assignment) is installed.
[09/05 00:26:28    718s] ### Time Record (Track Assignment) is uninstalled.
[09/05 00:26:28    718s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.23 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### track-assign engine-init starts on Tue Sep  5 00:26:28 2023 with memory = 1106.23 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] ### Time Record (Track Assignment) is installed.
[09/05 00:26:28    718s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### track-assign core-engine starts on Tue Sep  5 00:26:28 2023 with memory = 1106.23 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #Start Track Assignment.
[09/05 00:26:28    718s] #Done with 344 horizontal wires in 4 hboxes and 322 vertical wires in 3 hboxes.
[09/05 00:26:28    718s] #Done with 88 horizontal wires in 4 hboxes and 80 vertical wires in 3 hboxes.
[09/05 00:26:28    718s] #Done with 4 horizontal wires in 4 hboxes and 3 vertical wires in 3 hboxes.
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Track assignment summary:
[09/05 00:26:28    718s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/05 00:26:28    718s] #------------------------------------------------------------------------
[09/05 00:26:28    718s] # metal1       398.44 	  0.10%  	  0.00% 	  0.10%
[09/05 00:26:28    718s] # metal2      5555.48 	  0.22%  	  0.00% 	  0.18%
[09/05 00:26:28    718s] # metal3      5485.08 	  0.20%  	  0.00% 	  0.18%
[09/05 00:26:28    718s] # metal4      1335.88 	  0.02%  	  0.00% 	  0.00%
[09/05 00:26:28    718s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[09/05 00:26:28    718s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[09/05 00:26:28    718s] #------------------------------------------------------------------------
[09/05 00:26:28    718s] # All       12774.88  	  0.19% 	  0.00% 	  0.00%
[09/05 00:26:28    718s] #Complete Track Assignment.
[09/05 00:26:28    718s] #Total wire length = 15269 um.
[09/05 00:26:28    718s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal1 = 1387 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal2 = 6336 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal3 = 5955 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal4 = 1591 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:26:28    718s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:26:28    718s] #Total number of vias = 1340
[09/05 00:26:28    718s] #Up-Via Summary (total 1340):
[09/05 00:26:28    718s] #           
[09/05 00:26:28    718s] #-----------------------
[09/05 00:26:28    718s] # metal1            761
[09/05 00:26:28    718s] # metal2            501
[09/05 00:26:28    718s] # metal3             78
[09/05 00:26:28    718s] #-----------------------
[09/05 00:26:28    718s] #                  1340 
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] ### track_assign design signature (193): route=905877337
[09/05 00:26:28    718s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:28    718s] ### Time Record (Track Assignment) is uninstalled.
[09/05 00:26:28    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.30 (MB), peak = 1194.45 (MB)
[09/05 00:26:28    718s] #
[09/05 00:26:28    718s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/05 00:26:28    718s] #Cpu time = 00:00:00
[09/05 00:26:28    718s] #Elapsed time = 00:00:00
[09/05 00:26:28    718s] #Increased memory = 4.20 (MB)
[09/05 00:26:28    718s] #Total memory = 1106.30 (MB)
[09/05 00:26:28    718s] #Peak memory = 1194.45 (MB)
[09/05 00:26:28    718s] ### Time Record (Detail Routing) is installed.
[09/05 00:26:28    718s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:26:29    719s] #
[09/05 00:26:29    719s] #Start Detail Routing..
[09/05 00:26:29    719s] #start initial detail routing ...
[09/05 00:26:29    719s] ### Design has 0 dirty nets, 215 dirty-areas)
[09/05 00:26:30    720s] #   number of violations = 6
[09/05 00:26:30    720s] #
[09/05 00:26:30    720s] #    By Layer and Type :
[09/05 00:26:30    720s] #	         MetSpc    Short   Totals
[09/05 00:26:30    720s] #	metal1        0        2        2
[09/05 00:26:30    720s] #	metal2        3        1        4
[09/05 00:26:30    720s] #	Totals        3        3        6
[09/05 00:26:30    720s] #4 out of 247 instances (1.6%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/05 00:26:30    720s] #0.5% of the total area is being checked for drcs
[09/05 00:26:30    720s] #0.5% of the total area was checked
[09/05 00:26:30    720s] #   number of violations = 6
[09/05 00:26:30    720s] #
[09/05 00:26:30    720s] #    By Layer and Type :
[09/05 00:26:30    720s] #	         MetSpc    Short   Totals
[09/05 00:26:30    720s] #	metal1        0        2        2
[09/05 00:26:30    720s] #	metal2        3        1        4
[09/05 00:26:30    720s] #	Totals        3        3        6
[09/05 00:26:30    720s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1109.95 (MB), peak = 1194.45 (MB)
[09/05 00:26:30    720s] #start 1st optimization iteration ...
[09/05 00:26:31    720s] #   number of violations = 5
[09/05 00:26:31    720s] #
[09/05 00:26:31    720s] #    By Layer and Type :
[09/05 00:26:31    720s] #	         MetSpc    Short   Totals
[09/05 00:26:31    720s] #	metal1        1        2        3
[09/05 00:26:31    720s] #	metal2        2        0        2
[09/05 00:26:31    720s] #	Totals        3        2        5
[09/05 00:26:31    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.07 (MB), peak = 1194.45 (MB)
[09/05 00:26:31    720s] #start 2nd optimization iteration ...
[09/05 00:26:31    720s] #   number of violations = 3
[09/05 00:26:31    720s] #
[09/05 00:26:31    720s] #    By Layer and Type :
[09/05 00:26:31    720s] #	         MetSpc    Short   Totals
[09/05 00:26:31    720s] #	metal1        0        2        2
[09/05 00:26:31    720s] #	metal2        1        0        1
[09/05 00:26:31    720s] #	Totals        1        2        3
[09/05 00:26:31    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.30 (MB), peak = 1194.45 (MB)
[09/05 00:26:31    720s] #start 3rd optimization iteration ...
[09/05 00:26:31    720s] #   number of violations = 2
[09/05 00:26:31    720s] #
[09/05 00:26:31    720s] #    By Layer and Type :
[09/05 00:26:31    720s] #	          Short   Totals
[09/05 00:26:31    720s] #	metal1        2        2
[09/05 00:26:31    720s] #	Totals        2        2
[09/05 00:26:31    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.11 (MB), peak = 1194.45 (MB)
[09/05 00:26:31    720s] #start 4th optimization iteration ...
[09/05 00:26:31    720s] #   number of violations = 0
[09/05 00:26:31    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.32 (MB), peak = 1194.45 (MB)
[09/05 00:26:31    720s] #Complete Detail Routing.
[09/05 00:26:31    720s] #Total wire length = 15582 um.
[09/05 00:26:31    720s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:26:31    720s] #Total wire length on LAYER metal1 = 1900 um.
[09/05 00:26:31    720s] #Total wire length on LAYER metal2 = 7084 um.
[09/05 00:26:31    720s] #Total wire length on LAYER metal3 = 4984 um.
[09/05 00:26:31    720s] #Total wire length on LAYER metal4 = 1614 um.
[09/05 00:26:31    720s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:26:31    720s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:26:31    720s] #Total number of vias = 1301
[09/05 00:26:31    720s] #Up-Via Summary (total 1301):
[09/05 00:26:31    720s] #           
[09/05 00:26:31    720s] #-----------------------
[09/05 00:26:31    720s] # metal1            767
[09/05 00:26:31    720s] # metal2            446
[09/05 00:26:31    720s] # metal3             88
[09/05 00:26:31    720s] #-----------------------
[09/05 00:26:31    720s] #                  1301 
[09/05 00:26:31    720s] #
[09/05 00:26:31    720s] #Total number of DRC violations = 0
[09/05 00:26:31    720s] ### Time Record (Detail Routing) is uninstalled.
[09/05 00:26:31    720s] #Cpu time = 00:00:02
[09/05 00:26:31    720s] #Elapsed time = 00:00:02
[09/05 00:26:31    720s] #Increased memory = 4.26 (MB)
[09/05 00:26:31    720s] #Total memory = 1110.56 (MB)
[09/05 00:26:31    720s] #Peak memory = 1194.45 (MB)
[09/05 00:26:31    720s] ### Time Record (Antenna Fixing) is installed.
[09/05 00:26:31    720s] #
[09/05 00:26:31    720s] #start routing for process antenna violation fix ...
[09/05 00:26:31    720s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:26:31    721s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1111.91 (MB), peak = 1194.45 (MB)
[09/05 00:26:31    721s] #
[09/05 00:26:31    721s] #Total wire length = 15582 um.
[09/05 00:26:31    721s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal1 = 1900 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal2 = 7084 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal3 = 4984 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal4 = 1614 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:26:31    721s] #Total number of vias = 1301
[09/05 00:26:31    721s] #Up-Via Summary (total 1301):
[09/05 00:26:31    721s] #           
[09/05 00:26:31    721s] #-----------------------
[09/05 00:26:31    721s] # metal1            767
[09/05 00:26:31    721s] # metal2            446
[09/05 00:26:31    721s] # metal3             88
[09/05 00:26:31    721s] #-----------------------
[09/05 00:26:31    721s] #                  1301 
[09/05 00:26:31    721s] #
[09/05 00:26:31    721s] #Total number of DRC violations = 0
[09/05 00:26:31    721s] #Total number of process antenna violations = 0
[09/05 00:26:31    721s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:26:31    721s] #
[09/05 00:26:31    721s] #
[09/05 00:26:31    721s] #Total wire length = 15582 um.
[09/05 00:26:31    721s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal1 = 1900 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal2 = 7084 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal3 = 4984 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal4 = 1614 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:26:31    721s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:26:31    721s] #Total number of vias = 1301
[09/05 00:26:31    721s] #Up-Via Summary (total 1301):
[09/05 00:26:31    721s] #           
[09/05 00:26:31    721s] #-----------------------
[09/05 00:26:31    721s] # metal1            767
[09/05 00:26:31    721s] # metal2            446
[09/05 00:26:31    721s] # metal3             88
[09/05 00:26:31    721s] #-----------------------
[09/05 00:26:31    721s] #                  1301 
[09/05 00:26:31    721s] #
[09/05 00:26:31    721s] #Total number of DRC violations = 0
[09/05 00:26:31    721s] #Total number of process antenna violations = 0
[09/05 00:26:31    721s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:26:31    721s] #
[09/05 00:26:31    721s] ### Time Record (Antenna Fixing) is uninstalled.
[09/05 00:26:31    721s] ### Time Record (Post Route Wire Spreading) is installed.
[09/05 00:26:31    721s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:26:32    722s] #
[09/05 00:26:32    722s] #Start Post Route wire spreading..
[09/05 00:26:32    722s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:26:32    722s] #
[09/05 00:26:32    722s] #Start DRC checking..
[09/05 00:26:32    722s] #   number of violations = 0
[09/05 00:26:32    722s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.91 (MB), peak = 1194.45 (MB)
[09/05 00:26:32    722s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:26:32    722s] #Total number of DRC violations = 0
[09/05 00:26:32    722s] #Total number of process antenna violations = 0
[09/05 00:26:32    722s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:26:32    722s] #
[09/05 00:26:32    722s] #Start data preparation for wire spreading...
[09/05 00:26:32    722s] #
[09/05 00:26:32    722s] #Data preparation is done on Tue Sep  5 00:26:32 2023
[09/05 00:26:32    722s] #
[09/05 00:26:32    722s] ### track-assign engine-init starts on Tue Sep  5 00:26:32 2023 with memory = 1111.91 (MB), peak = 1194.45 (MB)
[09/05 00:26:32    722s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[09/05 00:26:32    722s] #
[09/05 00:26:32    722s] #Start Post Route Wire Spread.
[09/05 00:26:32    722s] #Done with 70 horizontal wires in 7 hboxes and 95 vertical wires in 6 hboxes.
[09/05 00:26:32    722s] #Complete Post Route Wire Spread.
[09/05 00:26:32    722s] #
[09/05 00:26:32    722s] #Total wire length = 15750 um.
[09/05 00:26:32    722s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:26:32    722s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:26:32    722s] #Total wire length on LAYER metal2 = 7166 um.
[09/05 00:26:32    722s] #Total wire length on LAYER metal3 = 5037 um.
[09/05 00:26:32    722s] #Total wire length on LAYER metal4 = 1634 um.
[09/05 00:26:32    722s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:26:32    722s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:26:32    722s] #Total number of vias = 1301
[09/05 00:26:32    722s] #Up-Via Summary (total 1301):
[09/05 00:26:32    722s] #           
[09/05 00:26:32    722s] #-----------------------
[09/05 00:26:32    722s] # metal1            767
[09/05 00:26:32    722s] # metal2            446
[09/05 00:26:32    722s] # metal3             88
[09/05 00:26:32    722s] #-----------------------
[09/05 00:26:32    722s] #                  1301 
[09/05 00:26:32    722s] #
[09/05 00:26:32    722s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:26:32    722s] #
[09/05 00:26:32    722s] #Start DRC checking..
[09/05 00:26:33    722s] #   number of violations = 0
[09/05 00:26:33    722s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.93 (MB), peak = 1194.45 (MB)
[09/05 00:26:33    722s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:26:33    722s] #Total number of DRC violations = 0
[09/05 00:26:33    722s] #Total number of process antenna violations = 0
[09/05 00:26:33    722s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:26:33    722s] #   number of violations = 0
[09/05 00:26:33    722s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.93 (MB), peak = 1194.45 (MB)
[09/05 00:26:33    722s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:26:33    722s] #Total number of DRC violations = 0
[09/05 00:26:33    722s] #Total number of process antenna violations = 0
[09/05 00:26:33    722s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:26:33    722s] #Post Route wire spread is done.
[09/05 00:26:33    722s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/05 00:26:33    722s] #Total wire length = 15750 um.
[09/05 00:26:33    722s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:26:33    722s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:26:33    722s] #Total wire length on LAYER metal2 = 7166 um.
[09/05 00:26:33    722s] #Total wire length on LAYER metal3 = 5037 um.
[09/05 00:26:33    722s] #Total wire length on LAYER metal4 = 1634 um.
[09/05 00:26:33    722s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:26:33    722s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:26:33    722s] #Total number of vias = 1301
[09/05 00:26:33    722s] #Up-Via Summary (total 1301):
[09/05 00:26:33    722s] #           
[09/05 00:26:33    722s] #-----------------------
[09/05 00:26:33    722s] # metal1            767
[09/05 00:26:33    722s] # metal2            446
[09/05 00:26:33    722s] # metal3             88
[09/05 00:26:33    722s] #-----------------------
[09/05 00:26:33    722s] #                  1301 
[09/05 00:26:33    722s] #
[09/05 00:26:33    722s] #detailRoute Statistics:
[09/05 00:26:33    722s] #Cpu time = 00:00:04
[09/05 00:26:33    722s] #Elapsed time = 00:00:04
[09/05 00:26:33    722s] #Increased memory = 4.29 (MB)
[09/05 00:26:33    722s] #Total memory = 1110.58 (MB)
[09/05 00:26:33    722s] #Peak memory = 1194.45 (MB)
[09/05 00:26:33    722s] ### global_detail_route design signature (224): route=368471536 flt_obj=0 vio=1905142130 shield_wire=1
[09/05 00:26:33    722s] ### Time Record (DB Export) is installed.
[09/05 00:26:33    722s] ### export design design signature (225): route=368471536 flt_obj=0 vio=1905142130 swire=1886711071 shield_wire=1 net_attr=1483293522 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=1390148727 pin_access=1530266095
[09/05 00:26:33    722s] ### Time Record (DB Export) is uninstalled.
[09/05 00:26:33    722s] ### Time Record (Post Callback) is installed.
[09/05 00:26:33    722s] ### Time Record (Post Callback) is uninstalled.
[09/05 00:26:33    722s] #
[09/05 00:26:33    722s] #globalDetailRoute statistics:
[09/05 00:26:33    722s] #Cpu time = 00:00:05
[09/05 00:26:33    722s] #Elapsed time = 00:00:05
[09/05 00:26:33    722s] #Increased memory = -33.00 (MB)
[09/05 00:26:33    722s] #Total memory = 1068.73 (MB)
[09/05 00:26:33    722s] #Peak memory = 1194.45 (MB)
[09/05 00:26:33    722s] #Number of warnings = 53
[09/05 00:26:33    722s] #Total number of warnings = 130
[09/05 00:26:33    722s] #Number of fails = 0
[09/05 00:26:33    722s] #Total number of fails = 0
[09/05 00:26:33    722s] #Complete globalDetailRoute on Tue Sep  5 00:26:33 2023
[09/05 00:26:33    722s] #
[09/05 00:26:33    722s] ### import design signature (226): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1530266095
[09/05 00:26:33    722s] ### Time Record (globalDetailRoute) is uninstalled.
[09/05 00:26:33    723s] #Default setup view is reset to setup.
[09/05 00:26:33    723s] #Default setup view is reset to setup.
[09/05 00:26:33    723s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1063.41 (MB), peak = 1194.45 (MB)
[09/05 00:26:33    723s] 
[09/05 00:26:33    723s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:26:33    723s] Severity  ID               Count  Summary                                  
[09/05 00:26:33    723s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/05 00:26:33    723s] *** Message Summary: 1 warning(s), 0 error(s)
[09/05 00:26:33    723s] 
[09/05 00:26:33    723s] ### Time Record (routeDesign) is uninstalled.
[09/05 00:26:33    723s] ### 
[09/05 00:26:33    723s] ###   Scalability Statistics
[09/05 00:26:33    723s] ### 
[09/05 00:26:33    723s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:26:33    723s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/05 00:26:33    723s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:26:33    723s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/05 00:26:33    723s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/05 00:26:33    723s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/05 00:26:33    723s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:26:33    723s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:26:33    723s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/05 00:26:33    723s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/05 00:26:33    723s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/05 00:26:33    723s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/05 00:26:33    723s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[09/05 00:26:33    723s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/05 00:26:33    723s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[09/05 00:26:33    723s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[09/05 00:26:33    723s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:26:33    723s] ### 
[09/05 00:27:11    729s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/05 00:27:11    729s] <CMD> optDesign -postRoute
[09/05 00:27:11    729s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1063.6M, totSessionCpu=0:12:10 **
[09/05 00:27:11    729s] **INFO: User settings:
[09/05 00:27:11    729s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/05 00:27:11    729s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[09/05 00:27:11    729s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/05 00:27:11    729s] setNanoRouteMode -routeExpDirtyAreaEco                          false
[09/05 00:27:11    729s] setNanoRouteMode -routeExpSignatureEco                          false
[09/05 00:27:11    729s] setNanoRouteMode -routeWithSiDriven                             false
[09/05 00:27:11    729s] setNanoRouteMode -routeWithTimingDriven                         false
[09/05 00:27:11    729s] setNanoRouteMode -timingEngine                                  {}
[09/05 00:27:11    729s] setExtractRCMode -basic                                         true
[09/05 00:27:11    729s] setExtractRCMode -coupled                                       true
[09/05 00:27:11    729s] setExtractRCMode -engine                                        preRoute
[09/05 00:27:11    729s] setExtractRCMode -extended                                      false
[09/05 00:27:11    729s] setUsefulSkewMode -ecoRoute                                     false
[09/05 00:27:11    729s] setDelayCalMode -enable_high_fanout                             true
[09/05 00:27:11    729s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/05 00:27:11    729s] setDelayCalMode -engine                                         aae
[09/05 00:27:11    729s] setDelayCalMode -ignoreNetLoad                                  false
[09/05 00:27:11    729s] setOptMode -activeHoldViews                                     { hold }
[09/05 00:27:11    729s] setOptMode -activeSetupViews                                    { setup }
[09/05 00:27:11    729s] setOptMode -autoHoldViews                                       { hold}
[09/05 00:27:11    729s] setOptMode -autoSetupViews                                      { setup}
[09/05 00:27:11    729s] setOptMode -autoTDGRSetupViews                                  { setup}
[09/05 00:27:11    729s] setOptMode -autoViewHoldTargetSlack                             0
[09/05 00:27:11    729s] setOptMode -drcMargin                                           0
[09/05 00:27:11    729s] setOptMode -fixCap                                              true
[09/05 00:27:11    729s] setOptMode -fixDrc                                              true
[09/05 00:27:11    729s] setOptMode -fixFanoutLoad                                       false
[09/05 00:27:11    729s] setOptMode -fixTran                                             true
[09/05 00:27:11    729s] setOptMode -optimizeFF                                          true
[09/05 00:27:11    729s] setOptMode -setupTargetSlack                                    0
[09/05 00:27:11    729s] setSIMode -separate_delta_delay_on_data                         true
[09/05 00:27:11    729s] setPlaceMode -place_design_floorplan_mode                       false
[09/05 00:27:11    729s] setAnalysisMode -checkType                                      setup
[09/05 00:27:11    729s] setAnalysisMode -clkSrcPath                                     true
[09/05 00:27:11    729s] setAnalysisMode -clockPropagation                               sdcControl
[09/05 00:27:11    729s] setAnalysisMode -usefulSkew                                     true
[09/05 00:27:11    729s] setAnalysisMode -virtualIPO                                     false
[09/05 00:27:11    729s] 
[09/05 00:27:11    729s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:27:11    729s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/05 00:27:11    729s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:27:11    729s] Summary for sequential cells identification: 
[09/05 00:27:11    729s]   Identified SBFF number: 42
[09/05 00:27:11    729s]   Identified MBFF number: 0
[09/05 00:27:11    729s]   Identified SB Latch number: 0
[09/05 00:27:11    729s]   Identified MB Latch number: 0
[09/05 00:27:11    729s]   Not identified SBFF number: 10
[09/05 00:27:11    729s]   Not identified MBFF number: 0
[09/05 00:27:11    729s]   Not identified SB Latch number: 0
[09/05 00:27:11    729s]   Not identified MB Latch number: 0
[09/05 00:27:11    729s]   Number of sequential cells which are not FFs: 27
[09/05 00:27:11    729s]  Visiting view : setup
[09/05 00:27:11    729s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:27:11    729s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:27:11    729s]  Visiting view : hold
[09/05 00:27:11    729s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:27:11    729s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:27:11    729s]  Setting StdDelay to 53.60
[09/05 00:27:11    729s] Creating Cell Server, finished. 
[09/05 00:27:11    729s] 
[09/05 00:27:11    729s] Need call spDPlaceInit before registerPrioInstLoc.
[09/05 00:27:11    729s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:27:11    729s] Switching SI Aware to true by default in postroute mode   
[09/05 00:27:11    729s] GigaOpt running with 1 threads.
[09/05 00:27:11    729s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:27:11    729s] OPERPROF: Starting DPlace-Init at level 1, MEM:1357.6M
[09/05 00:27:11    729s] All LLGs are deleted
[09/05 00:27:11    729s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1357.6M
[09/05 00:27:11    729s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1357.6M
[09/05 00:27:11    729s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1357.6M
[09/05 00:27:11    729s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1357.6M
[09/05 00:27:11    729s] Core basic site is core_5040
[09/05 00:27:11    729s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:27:11    729s] SiteArray: use 131,072 bytes
[09/05 00:27:11    729s] SiteArray: current memory after site array memory allocation 1357.6M
[09/05 00:27:11    729s] SiteArray: FP blocked sites are writable
[09/05 00:27:11    729s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:27:11    729s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1357.6M
[09/05 00:27:11    729s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1357.6M
[09/05 00:27:11    729s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.016, MEM:1357.6M
[09/05 00:27:11    729s] OPERPROF:     Starting CMU at level 3, MEM:1357.6M
[09/05 00:27:11    729s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1357.6M
[09/05 00:27:11    729s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.017, MEM:1357.6M
[09/05 00:27:11    729s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1357.6MB).
[09/05 00:27:11    729s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:1357.6M
[09/05 00:27:11    729s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:27:11    729s] LayerId::1 widthSet size::1
[09/05 00:27:11    729s] LayerId::2 widthSet size::1
[09/05 00:27:11    729s] LayerId::3 widthSet size::1
[09/05 00:27:11    729s] LayerId::4 widthSet size::1
[09/05 00:27:11    729s] LayerId::5 widthSet size::1
[09/05 00:27:11    729s] LayerId::6 widthSet size::1
[09/05 00:27:11    729s] Updating RC grid for preRoute extraction ...
[09/05 00:27:11    729s] Initializing multi-corner resistance tables ...
[09/05 00:27:11    729s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:27:11    729s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:27:11    729s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.099273 ; aWlH: 0.000000 ; Pmax: 0.816100 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:27:11    729s] 
[09/05 00:27:11    729s] Creating Lib Analyzer ...
[09/05 00:27:11    729s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:27:11    729s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:27:11    729s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:27:11    729s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:27:11    729s] 
[09/05 00:27:11    729s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:27:14    732s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:12 mem=1357.6M
[09/05 00:27:14    732s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:12 mem=1357.6M
[09/05 00:27:14    732s] Creating Lib Analyzer, finished. 
[09/05 00:27:14    732s] Effort level <high> specified for reg2reg path_group
[09/05 00:27:14    732s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:27:14    732s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:27:14    732s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:27:14    732s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:27:14    732s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:27:14    732s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:27:14    732s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:27:14    732s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:27:14    732s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:27:14    732s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:27:14    732s] 	...
[09/05 00:27:14    732s] 	Reporting only the 20 first cells found...
[09/05 00:27:14    732s] 
[09/05 00:27:14    732s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1041.2M, totSessionCpu=0:12:12 **
[09/05 00:27:14    732s] Existing Dirty Nets : 0
[09/05 00:27:14    732s] New Signature Flow (optDesignCheckOptions) ....
[09/05 00:27:14    732s] #Taking db snapshot
[09/05 00:27:14    732s] #Taking db snapshot ... done
[09/05 00:27:14    732s] OPERPROF: Starting checkPlace at level 1, MEM:1316.6M
[09/05 00:27:14    732s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1316.6M
[09/05 00:27:14    732s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1316.6M
[09/05 00:27:14    732s] Begin checking placement ... (start mem=1316.6M, init mem=1316.6M)
[09/05 00:27:14    732s] 
[09/05 00:27:14    732s] Running CheckPlace using 1 thread in normal mode...
[09/05 00:27:14    732s] 
[09/05 00:27:14    732s] ...checkPlace normal is done!
[09/05 00:27:14    732s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1316.6M
[09/05 00:27:14    732s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:27:14    732s] *info: Placed = 207           
[09/05 00:27:14    732s] *info: Unplaced = 0           
[09/05 00:27:14    732s] Placement Density:5.18%(3381/65308)
[09/05 00:27:14    732s] Placement Density (including fixed std cells):5.18%(3381/65308)
[09/05 00:27:14    732s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1316.6M
[09/05 00:27:14    732s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:27:14    732s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1316.6M)
[09/05 00:27:14    732s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.018, MEM:1316.6M
[09/05 00:27:14    732s] 
[09/05 00:27:14    732s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[09/05 00:27:14    732s] 
[09/05 00:27:14    732s] 
[09/05 00:27:14    732s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.6 real=0:00:02.5)
[09/05 00:27:14    732s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:27:14    732s] Deleting Lib Analyzer.
[09/05 00:27:14    732s] Info: Destroy the CCOpt slew target map.
[09/05 00:27:14    732s] clean pInstBBox. size 0
[09/05 00:27:14    732s] All LLGs are deleted
[09/05 00:27:14    732s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1316.6M
[09/05 00:27:14    732s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:27:14    732s] 
[09/05 00:27:14    732s] =============================================================================================
[09/05 00:27:14    732s]  Final TAT Report for optDesign
[09/05 00:27:14    732s] =============================================================================================
[09/05 00:27:14    732s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:27:14    732s] ---------------------------------------------------------------------------------------------
[09/05 00:27:14    732s] [ CheckPlace             ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[09/05 00:27:14    732s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  94.1 % )     0:00:02.4 /  0:00:02.5    1.0
[09/05 00:27:14    732s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:27:14    732s] [ MISC                   ]          0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.1
[09/05 00:27:14    732s] ---------------------------------------------------------------------------------------------
[09/05 00:27:14    732s]  optDesign TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:27:14    732s] ---------------------------------------------------------------------------------------------
[09/05 00:27:14    732s] 
[09/05 00:27:14    732s] Deleting Cell Server ...
[09/05 00:27:50    738s] <CMD> getFillerMode -quiet
[09/05 00:29:54    760s] <CMD> addFiller -cell FILLERAC FILLER8 FILLER4 FILLER2 FILLERCC FILLERBC FILLER4C FILLER16 FILLER1 FILLER2C FILLER32 FILLER8C -prefix FILLER
[09/05 00:29:54    760s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[09/05 00:29:54    760s] Type 'man IMPSP-5217' for more detail.
[09/05 00:29:54    760s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1316.6M
[09/05 00:29:54    760s] Core basic site is core_5040
[09/05 00:29:54    760s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:29:54    760s] SiteArray: use 131,072 bytes
[09/05 00:29:54    760s] SiteArray: current memory after site array memory allocation 1316.6M
[09/05 00:29:54    760s] SiteArray: FP blocked sites are writable
[09/05 00:29:54    760s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:29:54    760s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1316.6M
[09/05 00:29:54    760s] Process 4028 wires and vias for routing blockage and capacity analysis
[09/05 00:29:54    760s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.002, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.029, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.029, MEM:1316.6M
[09/05 00:29:54    760s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1316.6MB).
[09/05 00:29:54    760s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.035, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1316.6M
[09/05 00:29:54    760s]   Signal wire search tree: 4142 elements. (cpu=0:00:00.0, mem=0.0M)
[09/05 00:29:54    760s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1316.6M
[09/05 00:29:54    760s] AddFiller init all instances time CPU:0.010, REAL:0.000
[09/05 00:29:54    760s] AddFiller main function time CPU:0.052, REAL:0.053
[09/05 00:29:54    760s] Filler instance commit time CPU:0.016, REAL:0.016
[09/05 00:29:54    760s] *INFO: Adding fillers to top-module.
[09/05 00:29:54    760s] *INFO:   Added 250 filler insts (cell FILLERCC / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 35 filler insts (cell FILLER32 / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 56 filler insts (cell FILLER16 / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 108 filler insts (cell FILLER8 / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 119 filler insts (cell FILLER4 / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 160 filler insts (cell FILLER2 / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
[09/05 00:29:54    760s] *INFO:   Added 142 filler insts (cell FILLER1 / prefix FILLER).
[09/05 00:29:54    760s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.060, REAL:0.053, MEM:1316.6M
[09/05 00:29:54    760s] *INFO: Total 870 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[09/05 00:29:54    760s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.060, REAL:0.054, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1316.6M
[09/05 00:29:54    760s] For 870 new insts, 870 new pwr-pin connections were made to global net 'VDD'.
[09/05 00:29:54    760s] 870 new gnd-pin connections were made to global net 'GND'.
[09/05 00:29:54    760s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 00:29:54    760s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.060, REAL:0.055, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.060, REAL:0.056, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:29:54    760s] All LLGs are deleted
[09/05 00:29:54    760s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:29:54    760s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.130, REAL:0.097, MEM:1316.6M
[09/05 00:30:03    762s] <CMD> zoomBox -650.54900 -77.30200 395.87400 417.78000
[09/05 00:30:04    762s] <CMD> zoomBox -350.34200 44.44200 195.89900 302.87900
[09/05 00:30:06    762s] <CMD> zoomBox -193.63300 107.99400 91.51000 242.90000
[09/05 00:30:07    763s] <CMD> zoomBox -67.69700 124.09000 23.71400 167.33800
[09/05 00:30:09    763s] <CMD> zoomBox -105.03400 119.31800 43.81300 189.74000
[09/05 00:30:09    763s] <CMD> zoomBox -122.10900 117.13500 53.00500 199.98500
[09/05 00:30:10    763s] <CMD> zoomBox -193.63700 107.99200 91.51000 242.90000
[09/05 00:30:11    763s] <CMD> fit
[09/05 00:30:14    764s] <CMD> zoomBox -718.45900 -322.49800 729.87600 362.73600
[09/05 00:30:14    764s] <CMD> zoomBox -607.60500 -263.24800 623.48100 319.20100
[09/05 00:30:15    764s] <CMD> zoomBox -513.37800 -212.88600 533.04500 282.19600
[09/05 00:30:16    764s] <CMD> zoomBox -433.28600 -170.07800 456.17400 250.74200
[09/05 00:30:17    764s] <CMD> zoomBox -216.34500 -54.12700 247.96000 165.54400
[09/05 00:30:18    765s] <CMD> zoomBox -124.92700 -5.26500 160.21700 129.64200
[09/05 00:30:25    766s] <CMD> panPage 0 -1
[09/05 00:30:27    766s] <CMD> panPage 0 -1
[09/05 00:30:30    767s] <CMD> panPage 0 1
[09/05 00:30:31    767s] <CMD> panPage -1 0
[09/05 00:30:32    767s] <CMD> panPage 1 0
[09/05 00:31:31    777s] <CMD> addWellTap -cell FILLER4C -cellInterval 50 -prefix WELLTAP
[09/05 00:31:31    777s] OPERPROF: Starting DPlace-Init at level 1, MEM:1316.6M
[09/05 00:31:31    777s] #spOpts: VtWidth mergeVia=F 
[09/05 00:31:31    777s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1316.6M
[09/05 00:31:31    777s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1316.6M
[09/05 00:31:31    777s] Core basic site is core_5040
[09/05 00:31:31    777s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:31:31    777s] SiteArray: use 131,072 bytes
[09/05 00:31:31    777s] SiteArray: current memory after site array memory allocation 1316.6M
[09/05 00:31:31    777s] SiteArray: FP blocked sites are writable
[09/05 00:31:31    777s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:31:31    777s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1316.6M
[09/05 00:31:31    777s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1316.6M
[09/05 00:31:31    777s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:1316.6M
[09/05 00:31:31    777s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1316.6M
[09/05 00:31:31    777s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1316.6MB).
[09/05 00:31:31    777s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1316.6M
[09/05 00:31:31    777s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.600 (microns) as a multiple of cell FILLER4C's techSite 'core_5040' width of 0.620 microns
[09/05 00:31:31    777s] Type 'man IMPSP-5134' for more detail.
[09/05 00:31:31    778s] For 325 new insts, 325 new pwr-pin connections were made to global net 'VDD'.
[09/05 00:31:31    778s] 325 new gnd-pin connections were made to global net 'GND'.
[09/05 00:31:31    778s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 00:31:31    778s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1316.6M
[09/05 00:31:31    778s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:31:31    778s] All LLGs are deleted
[09/05 00:31:31    778s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1316.6M
[09/05 00:31:31    778s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:31:31    778s] Inserted 325 well-taps <FILLER4C> cells (prefix WELLTAP).
[09/05 00:31:37    778s] <CMD> gui_select -rect {-76.70600 50.42600 -60.81800 28.12700}
[09/05 00:31:40    779s] <CMD> deselectAll
[09/05 00:31:40    779s] <CMD> selectInst FILLER__1_695
[09/05 00:31:41    779s] <CMD> deselectAll
[09/05 00:31:41    779s] <CMD> selectInst WELLTAP_198
[09/05 00:31:43    779s] <CMD> zoomBox -98.94800 -2.03700 49.90000 68.38600
[09/05 00:31:44    779s] <CMD> zoomBox -83.16800 24.51100 -17.12100 55.75900
[09/05 00:31:45    780s] <CMD> zoomBox -75.32900 37.69900 -50.41800 49.48500
[09/05 00:31:45    780s] <CMD> zoomBox -74.61700 38.89700 -53.44200 48.91500
[09/05 00:31:46    780s] <CMD> zoomBox -79.67800 30.38500 -31.95400 52.96400
[09/05 00:31:47    780s] <CMD> zoomBox -94.70100 5.11300 31.84000 64.98200
[09/05 00:31:48    780s] <CMD> zoomBox -116.79000 -32.04000 125.62500 82.65100
[09/05 00:32:29    788s] <CMD> addEndCap -preCap FILLER8C -postCap FILLER4C -prefix ENDCAP
[09/05 00:32:29    788s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/05 00:32:29    788s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 00:32:29    788s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 00:32:29    788s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/05 00:32:29    788s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 00:32:29    788s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 00:32:29    788s] OPERPROF: Starting DPlace-Init at level 1, MEM:1316.6M
[09/05 00:32:29    788s] #spOpts: VtWidth mergeVia=F 
[09/05 00:32:29    788s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1316.6M
[09/05 00:32:29    788s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1316.6M
[09/05 00:32:29    788s] Core basic site is core_5040
[09/05 00:32:29    788s] Fast DP-INIT is on for default
[09/05 00:32:29    788s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:32:29    788s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1316.6M
[09/05 00:32:29    788s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1316.6M
[09/05 00:32:29    788s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1316.6MB).
[09/05 00:32:29    788s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1316.6M
[09/05 00:32:29    788s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1316.6M
[09/05 00:32:29    788s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:32:29    788s] Minimum row-size in sites for endcap insertion = 13.
[09/05 00:32:29    788s] Minimum number of sites for row blockage       = 1.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -160.060).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -155.020).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -149.980).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -144.940).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -139.900).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -134.860).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -129.820).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -124.780).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -119.740).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -114.700).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -109.660).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -104.620).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -99.580).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -94.540).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -89.500).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -84.460).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -79.420).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -74.380).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -69.340).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -64.300).
[09/05 00:32:29    788s] Type 'man IMPSP-5119' for more detail.
[09/05 00:32:29    788s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[09/05 00:32:29    788s] To increase the message display limit, refer to the product command reference manual.
[09/05 00:32:29    788s] Inserted 0 pre-endcap <FILLER8C> cells (prefix ENDCAP).
[09/05 00:32:29    788s] Inserted 19 post-endcap <FILLER4C> cells (prefix ENDCAP).
[09/05 00:32:29    788s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/05 00:32:29    788s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/05 00:32:29    788s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1316.6M
[09/05 00:32:29    788s] For 19 new insts, 19 new pwr-pin connections were made to global net 'VDD'.
[09/05 00:32:29    788s] 19 new gnd-pin connections were made to global net 'GND'.
[09/05 00:32:29    788s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 00:32:29    788s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:32:29    788s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1316.6M
[09/05 00:32:29    788s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:32:29    788s] All LLGs are deleted
[09/05 00:32:29    788s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1316.6M
[09/05 00:32:29    788s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:32:33    788s] <CMD> zoomBox -153.92400 -61.62000 181.59900 97.12200
[09/05 00:32:39    789s] <CMD> zoomBox -238.00700 -128.59700 308.33800 129.88900
[09/05 00:32:41    790s] <CMD> deselectAll
[09/05 00:32:41    790s] <CMD> selectInst WELLTAP_91
[09/05 00:32:42    790s] <CMD> zoomBox -373.91400 -175.91300 515.72000 244.98900
[09/05 00:32:42    790s] <CMD> zoomBox -436.06700 -197.55200 610.56100 297.62700
[09/05 00:32:43    790s] <CMD> zoomBox -321.08400 -157.52100 435.10500 200.24600
[09/05 00:32:44    790s] <CMD> zoomBox -276.17900 -141.88700 366.58200 162.21500
[09/05 00:32:49    791s] <CMD> zoomBox -63.67000 -99.24600 221.52900 35.68700
[09/05 00:32:53    792s] <CMD> undo
[09/05 00:32:53    792s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 00:32:56    792s] <CMD> deselectAll
[09/05 00:32:58    793s] <CMD> undo
[09/05 00:32:58    793s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 00:32:59    793s] <CMD> undo
[09/05 00:32:59    793s] **ERROR: (IMPSYT-6852):	No more action to undo.
[09/05 00:33:44    801s] <CMD> deleteFiller -cell TIE1 TIE0 FILLERCC FILLER4C FILLER64 FILLER8 FILLER8C FILLERAC FILLERBC FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1
[09/05 00:33:44    801s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1316.6M
[09/05 00:33:44    801s] Deleted 0 physical inst  (cell TIE1 / prefix -).
[09/05 00:33:44    801s] Deleted 0 physical inst  (cell TIE0 / prefix -).
[09/05 00:33:44    801s] Deleted 250 physical insts (cell FILLERCC / prefix -).
[09/05 00:33:44    801s] Deleted 344 physical insts (cell FILLER4C / prefix -).
[09/05 00:33:44    801s] Deleted 0 physical inst  (cell FILLER64 / prefix -).
[09/05 00:33:44    801s] Deleted 108 physical insts (cell FILLER8 / prefix -).
[09/05 00:33:44    801s] Deleted 0 physical inst  (cell FILLER8C / prefix -).
[09/05 00:33:44    801s] Deleted 0 physical inst  (cell FILLERAC / prefix -).
[09/05 00:33:44    801s] Deleted 0 physical inst  (cell FILLERBC / prefix -).
[09/05 00:33:44    801s] Deleted 119 physical insts (cell FILLER4 / prefix -).
[09/05 00:33:44    801s] Deleted 35 physical insts (cell FILLER32 / prefix -).
[09/05 00:33:44    801s] Deleted 0 physical inst  (cell FILLER2C / prefix -).
[09/05 00:33:44    801s] Deleted 160 physical insts (cell FILLER2 / prefix -).
[09/05 00:33:44    801s] Deleted 56 physical insts (cell FILLER16 / prefix -).
[09/05 00:33:44    801s] Deleted 142 physical insts (cell FILLER1 / prefix -).
[09/05 00:33:44    801s] Total physical insts deleted = 1214.
[09/05 00:33:44    801s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.007, MEM:1316.6M
[09/05 00:33:54    803s] <CMD> addEndCap -preCap FILLER8C -postCap FILLER4C -prefix ENDCAP
[09/05 00:33:54    803s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/05 00:33:54    803s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 00:33:54    803s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 00:33:54    803s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/05 00:33:54    803s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 00:33:54    803s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 00:33:54    803s] OPERPROF: Starting DPlace-Init at level 1, MEM:1316.6M
[09/05 00:33:54    803s] #spOpts: VtWidth 
[09/05 00:33:54    803s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1316.6M
[09/05 00:33:54    803s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1316.6M
[09/05 00:33:54    803s] Core basic site is core_5040
[09/05 00:33:54    803s] Fast DP-INIT is on for default
[09/05 00:33:54    803s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:33:54    803s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1316.6M
[09/05 00:33:54    803s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1316.6M
[09/05 00:33:54    803s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1316.6MB).
[09/05 00:33:54    803s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.025, MEM:1316.6M
[09/05 00:33:54    803s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1316.6M
[09/05 00:33:54    803s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:33:54    803s] Minimum row-size in sites for endcap insertion = 13.
[09/05 00:33:54    803s] Minimum number of sites for row blockage       = 1.
[09/05 00:33:54    803s] Inserted 63 pre-endcap <FILLER8C> cells (prefix ENDCAP).
[09/05 00:33:54    803s] Inserted 63 post-endcap <FILLER4C> cells (prefix ENDCAP).
[09/05 00:33:54    803s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1316.6M
[09/05 00:33:54    803s] For 126 new insts, 126 new pwr-pin connections were made to global net 'VDD'.
[09/05 00:33:54    803s] 126 new gnd-pin connections were made to global net 'GND'.
[09/05 00:33:54    803s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 00:33:54    803s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:33:54    803s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1316.6M
[09/05 00:33:54    803s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1316.6M
[09/05 00:33:54    803s] All LLGs are deleted
[09/05 00:33:54    803s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1316.6M
[09/05 00:33:54    803s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[09/05 00:34:01    804s] <CMD> panPage -1 0
[09/05 00:34:04    805s] <CMD> panPage -1 0
[09/05 00:34:08    805s] <CMD> selectInst ENDCAP_39
[09/05 00:34:10    806s] <CMD> deselectAll
[09/05 00:34:10    806s] <CMD> selectInst ENDCAP_37
[09/05 00:34:11    806s] <CMD> deselectAll
[09/05 00:34:11    806s] <CMD> selectInst ENDCAP_37
[09/05 00:34:13    806s] <CMD> deselectAll
[09/05 00:34:13    806s] <CMD> selectInst ENDCAP_39
[09/05 00:34:14    806s] <CMD> deselectAll
[09/05 00:34:14    806s] <CMD> selectInst ENDCAP_39
[09/05 00:34:19    807s] <CMD> deselectAll
[09/05 00:34:19    807s] <CMD> selectInst ENDCAP_37
[09/05 00:34:23    808s] <CMD> deselectAll
[09/05 00:34:23    808s] <CMD> selectInst ENDCAP_37
[09/05 00:34:25    808s] <CMD> deselectAll
[09/05 00:34:25    808s] <CMD> selectInst ENDCAP_37
[09/05 00:34:42    811s] <CMD> deleteFiller -cell TIE1 TIE0 FILLERCC FILLER4C FILLER64 FILLER8 FILLER8C FILLERAC FILLERBC FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1
[09/05 00:34:42    811s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1316.6M
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell TIE1 / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell TIE0 / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLERCC / prefix -).
[09/05 00:34:42    811s] Deleted 63 physical insts (cell FILLER4C / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLER64 / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLER8 / prefix -).
[09/05 00:34:42    811s] Deleted 63 physical insts (cell FILLER8C / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLERAC / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLERBC / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLER4 / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLER32 / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLER2C / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLER2 / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLER16 / prefix -).
[09/05 00:34:42    811s] Deleted 0 physical inst  (cell FILLER1 / prefix -).
[09/05 00:34:42    811s] Total physical insts deleted = 126.
[09/05 00:34:42    811s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.003, MEM:1316.6M
[09/05 00:34:44    812s] <CMD> selectWire -121.0600 -175.2800 -118.0600 173.9800 6 GND
[09/05 00:34:45    812s] <CMD> deleteSelectedFromFPlan
[09/05 00:34:46    812s] <CMD> selectWire -121.0600 -175.2800 -118.0600 173.9800 4 GND
[09/05 00:34:46    812s] <CMD> deleteSelectedFromFPlan
[09/05 00:34:47    812s] <CMD> selectWire -121.0600 -175.2800 -118.0600 173.9800 2 GND
[09/05 00:34:47    812s] <CMD> deleteSelectedFromFPlan
[09/05 00:34:49    813s] <CMD> panPage 1 0
[09/05 00:34:49    813s] <CMD> panPage 1 0
[09/05 00:34:50    813s] <CMD> panPage 1 0
[09/05 00:34:52    813s] <CMD> selectWire 118.0100 -190.2800 121.0100 188.9800 6 VDD
[09/05 00:34:52    813s] <CMD> deleteSelectedFromFPlan
[09/05 00:34:53    813s] <CMD> selectWire 118.0100 -190.2800 121.0100 188.9800 4 VDD
[09/05 00:34:53    813s] <CMD> deleteSelectedFromFPlan
[09/05 00:34:54    813s] <CMD> selectWire 118.0100 -190.2800 121.0100 188.9800 2 VDD
[09/05 00:34:54    813s] <CMD> deleteSelectedFromFPlan
[09/05 00:34:58    814s] <CMD> selectWire 110.0100 -175.2800 113.0100 173.9800 6 GND
[09/05 00:34:59    814s] <CMD> deleteSelectedFromFPlan
[09/05 00:35:00    814s] <CMD> deleteSelectedFromFPlan
[09/05 00:35:00    814s] <CMD> selectWire 110.0100 -175.2800 113.0100 173.9800 4 GND
[09/05 00:35:00    814s] <CMD> deleteSelectedFromFPlan
[09/05 00:35:01    814s] <CMD> selectWire 110.0100 -175.2800 113.0100 173.9800 2 GND
[09/05 00:35:01    815s] <CMD> deselectAll
[09/05 00:35:01    815s] <CMD> selectWire 110.0100 -175.2800 113.0100 173.9800 2 GND
[09/05 00:35:01    815s] <CMD> deleteSelectedFromFPlan
[09/05 00:35:03    815s] <CMD> zoomBox 77.97400 -51.49500 185.54000 -0.60400
[09/05 00:35:04    815s] <CMD> panPage -1 0
[09/05 00:35:04    815s] <CMD> panPage -1 0
[09/05 00:35:04    815s] <CMD> panPage -1 0
[09/05 00:35:04    815s] <CMD> panPage -1 0
[09/05 00:35:05    815s] <CMD> panPage -1 0
[09/05 00:35:05    815s] <CMD> panPage -1 0
[09/05 00:35:05    815s] <CMD> panPage -1 0
[09/05 00:35:05    815s] <CMD> panPage -1 0
[09/05 00:35:05    815s] <CMD> panPage -1 0
[09/05 00:35:06    815s] <CMD> panPage -1 0
[09/05 00:35:06    815s] <CMD> panPage 1 0
[09/05 00:35:07    815s] <CMD> panPage 1 0
[09/05 00:35:09    816s] <CMD> selectWire -113.0600 -190.2800 -110.0600 188.9800 6 VDD
[09/05 00:35:12    816s] <CMD> zoomBox -192.24700 -55.59600 -65.69900 4.27600
[09/05 00:35:13    816s] <CMD> zoomBox -242.76800 -72.77500 -36.70600 24.71700
[09/05 00:35:14    817s] <CMD> deleteSelectedFromFPlan
[09/05 00:35:15    817s] <CMD> selectWire -113.0600 -190.2800 -110.0600 188.9800 4 VDD
[09/05 00:35:16    817s] <CMD> deleteSelectedFromFPlan
[09/05 00:35:16    817s] <CMD> selectWire -113.0600 -190.2800 -110.0600 188.9800 2 VDD
[09/05 00:35:17    817s] <CMD> deleteSelectedFromFPlan
[09/05 00:35:27    819s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/05 00:35:27    819s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/05 00:35:27    819s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/05 00:35:27    819s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/05 00:35:27    819s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/05 00:35:27    819s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/05 00:35:27    819s] Running Native NanoRoute ...
[09/05 00:35:27    819s] <CMD> routeDesign -globalDetail
[09/05 00:35:27    819s] ### Time Record (routeDesign) is installed.
[09/05 00:35:28    819s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.17 (MB), peak = 1194.45 (MB)
[09/05 00:35:28    819s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/05 00:35:28    819s] **INFO: User settings:
[09/05 00:35:28    819s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/05 00:35:28    819s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[09/05 00:35:28    819s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/05 00:35:28    819s] setNanoRouteMode -routeExpDirtyAreaEco                          false
[09/05 00:35:28    819s] setNanoRouteMode -routeExpSignatureEco                          false
[09/05 00:35:28    819s] setNanoRouteMode -routeWithSiDriven                             false
[09/05 00:35:28    819s] setNanoRouteMode -routeWithTimingDriven                         false
[09/05 00:35:28    819s] setNanoRouteMode -timingEngine                                  {}
[09/05 00:35:28    819s] setExtractRCMode -basic                                         true
[09/05 00:35:28    819s] setExtractRCMode -coupled                                       true
[09/05 00:35:28    819s] setExtractRCMode -engine                                        postRoute
[09/05 00:35:28    819s] setExtractRCMode -extended                                      false
[09/05 00:35:28    819s] setDelayCalMode -enable_high_fanout                             true
[09/05 00:35:28    819s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/05 00:35:28    819s] setDelayCalMode -engine                                         aae
[09/05 00:35:28    819s] setDelayCalMode -ignoreNetLoad                                  false
[09/05 00:35:28    819s] setDelayCalMode -SIAware                                        true
[09/05 00:35:28    819s] setSIMode -separate_delta_delay_on_data                         true
[09/05 00:35:28    819s] 
[09/05 00:35:28    819s] #**INFO: setDesignMode -flowEffort standard
[09/05 00:35:28    819s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/05 00:35:28    819s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/05 00:35:28    819s] OPERPROF: Starting checkPlace at level 1, MEM:1312.6M
[09/05 00:35:28    819s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1312.6M
[09/05 00:35:28    819s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1312.6M
[09/05 00:35:28    819s] Core basic site is core_5040
[09/05 00:35:28    819s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:35:28    819s] SiteArray: use 131,072 bytes
[09/05 00:35:28    819s] SiteArray: current memory after site array memory allocation 1312.6M
[09/05 00:35:28    819s] SiteArray: FP blocked sites are writable
[09/05 00:35:28    819s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1312.6M
[09/05 00:35:28    819s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1312.6M
[09/05 00:35:28    819s] Begin checking placement ... (start mem=1312.6M, init mem=1312.6M)
[09/05 00:35:28    819s] 
[09/05 00:35:28    819s] Running CheckPlace using 1 thread in normal mode...
[09/05 00:35:28    819s] 
[09/05 00:35:28    819s] ...checkPlace normal is done!
[09/05 00:35:28    819s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1312.6M
[09/05 00:35:28    819s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1312.6M
[09/05 00:35:28    819s] *info: Placed = 207           
[09/05 00:35:28    819s] *info: Unplaced = 0           
[09/05 00:35:28    819s] Placement Density:5.18%(3381/65308)
[09/05 00:35:28    819s] Placement Density (including fixed std cells):5.18%(3381/65308)
[09/05 00:35:28    819s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1312.6M
[09/05 00:35:28    819s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1312.6M
[09/05 00:35:28    819s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1312.6M)
[09/05 00:35:28    819s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.011, MEM:1312.6M
[09/05 00:35:28    819s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/05 00:35:28    819s] 
[09/05 00:35:28    819s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/05 00:35:28    819s] *** Changed status on (0) nets in Clock.
[09/05 00:35:28    819s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1312.6M) ***
[09/05 00:35:28    819s] 
[09/05 00:35:28    819s] globalDetailRoute
[09/05 00:35:28    819s] 
[09/05 00:35:28    819s] ### Time Record (globalDetailRoute) is installed.
[09/05 00:35:28    819s] #Start globalDetailRoute on Tue Sep  5 00:35:28 2023
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] ### Time Record (Pre Callback) is installed.
[09/05 00:35:28    819s] ### Time Record (Pre Callback) is uninstalled.
[09/05 00:35:28    819s] ### Time Record (DB Import) is installed.
[09/05 00:35:28    819s] ### Time Record (Timing Data Generation) is installed.
[09/05 00:35:28    819s] #Warning: design is detail-routed. Trial route is skipped!
[09/05 00:35:28    819s] ### Time Record (Timing Data Generation) is uninstalled.
[09/05 00:35:28    819s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:35:28    819s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:35:28    819s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:35:28    819s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:35:28    819s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:35:28    819s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:35:28    819s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:35:28    819s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:35:28    819s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/05 00:35:28    819s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:35:28    819s] ### Net info: total nets: 266
[09/05 00:35:28    819s] ### Net info: dirty nets: 0
[09/05 00:35:28    819s] ### Net info: marked as disconnected nets: 0
[09/05 00:35:28    819s] #num needed restored net=0
[09/05 00:35:28    819s] #need_extraction net=0 (total=266)
[09/05 00:35:28    819s] ### Net info: fully routed nets: 230
[09/05 00:35:28    819s] ### Net info: trivial (< 2 pins) nets: 36
[09/05 00:35:28    819s] ### Net info: unrouted nets: 0
[09/05 00:35:28    819s] ### Net info: re-extraction nets: 0
[09/05 00:35:28    819s] ### Net info: ignored nets: 0
[09/05 00:35:28    819s] ### Net info: skip routing nets: 0
[09/05 00:35:28    819s] #WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:35:28    819s] #WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:35:28    819s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/05 00:35:28    819s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:35:28    819s] ### import design signature (227): route=2129666436 flt_obj=0 vio=1905142130 swire=1886711071 shield_wire=1 net_attr=1029765270 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=1390148727 pin_access=1530266095
[09/05 00:35:28    819s] ### Time Record (DB Import) is uninstalled.
[09/05 00:35:28    819s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/05 00:35:28    819s] #RTESIG:78da8dd04d0f82300c0660cffe8a6672c044b1fb927135f1aa86a857827102090eb38dff
[09/05 00:35:28    819s] #       2fc6ab387a6ad2276df32ea2eb3e07c230a1b87e218a82c221674343f91a19171b86c530
[09/05 00:35:28    819s] #       baecc87c111d4f679e2940881be375a5ed0a7aa72d38ed7d63aae59728c9e051b64e437c
[09/05 00:35:28    819s] #       ebbaf6a7a19c53903cd9e2a7207eb45de947a494e06dff779b603c7c523206a46eaa9a40
[09/05 00:35:28    819s] #       ecbc1d26232ee3409c2fcdbdb4f7c16ad33fc7a400623aa3032a0d3f97229d80140d46a1
[09/05 00:35:28    819s] #       a4082f5272c24b2aa34046b39abd0123d5aa85
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] ### Time Record (Data Preparation) is installed.
[09/05 00:35:28    819s] #RTESIG:78da8d90c14ec33010447be62b466e0f41a2ed7a6d37ce15896b4155db6b94aa6e1a2938
[09/05 00:35:28    819s] #       c876fe9f005782d9d34af334fbb4cbd5f9e500c1b491b4fe20d2b5c4fec0d322d59a58e9
[09/05 00:35:28    819s] #       2d533d45a767f1b05cbdbe1d556541283a9f5cebc213c6e802a24ba9f3ede30f620de3d6
[09/05 00:35:28    819s] #       f4d1a1b80c43ff2b239592306ab3a3af4171eb8726cd90c62085f1cf36cd2a7fd23043dc
[09/05 00:35:28    819s] #       bbf62e50c414a66486ab14444c8dbf36e13ab1ce8fef73a486f0837719aacccbedd8427c
[09/05 00:35:28    819s] #       5319bb9264beadb432fb336b74bec89a7fb8db4a42cc6a2f3e018366b73a
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:35:28    819s] ### Time Record (Data Preparation) is installed.
[09/05 00:35:28    819s] #Start routing data preparation on Tue Sep  5 00:35:28 2023
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] #Minimum voltage of a net in the design = 0.000.
[09/05 00:35:28    819s] #Maximum voltage of a net in the design = 1.980.
[09/05 00:35:28    819s] #Voltage range [1.620 - 1.980] has 3 nets.
[09/05 00:35:28    819s] #Voltage range [0.000 - 1.980] has 260 nets.
[09/05 00:35:28    819s] #Voltage range [0.000 - 0.000] has 3 nets.
[09/05 00:35:28    819s] ### Time Record (Cell Pin Access) is installed.
[09/05 00:35:28    819s] ### Time Record (Cell Pin Access) is uninstalled.
[09/05 00:35:28    819s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[09/05 00:35:28    819s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:35:28    819s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:35:28    819s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:35:28    819s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:35:28    819s] # metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
[09/05 00:35:28    819s] #Monitoring time of adding inner blkg by smac
[09/05 00:35:28    819s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.60 (MB), peak = 1194.45 (MB)
[09/05 00:35:28    819s] #Regenerating Ggrids automatically.
[09/05 00:35:28    819s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[09/05 00:35:28    819s] #Using automatically generated G-grids.
[09/05 00:35:28    819s] #Done routing data preparation.
[09/05 00:35:28    819s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.60 (MB), peak = 1194.45 (MB)
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] #Finished routing data preparation on Tue Sep  5 00:35:28 2023
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] #Cpu time = 00:00:00
[09/05 00:35:28    819s] #Elapsed time = 00:00:00
[09/05 00:35:28    819s] #Increased memory = 3.84 (MB)
[09/05 00:35:28    819s] #Total memory = 1041.60 (MB)
[09/05 00:35:28    819s] #Peak memory = 1194.45 (MB)
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:35:28    819s] ### Time Record (Global Routing) is installed.
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] #Start global routing on Tue Sep  5 00:35:28 2023
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] #Start global routing initialization on Tue Sep  5 00:35:28 2023
[09/05 00:35:28    819s] #
[09/05 00:35:28    819s] #WARNING (NRGR-22) Design is already detail routed.
[09/05 00:35:28    819s] ### Time Record (Global Routing) is uninstalled.
[09/05 00:35:28    819s] ### Time Record (Data Preparation) is installed.
[09/05 00:35:28    819s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:35:28    819s] ### track-assign external-init starts on Tue Sep  5 00:35:28 2023 with memory = 1041.60 (MB), peak = 1194.45 (MB)
[09/05 00:35:28    819s] ### Time Record (Track Assignment) is installed.
[09/05 00:35:28    819s] ### Time Record (Track Assignment) is uninstalled.
[09/05 00:35:28    819s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[09/05 00:35:28    819s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/05 00:35:28    819s] #Cpu time = 00:00:00
[09/05 00:35:28    819s] #Elapsed time = 00:00:00
[09/05 00:35:28    819s] #Increased memory = 3.84 (MB)
[09/05 00:35:28    819s] #Total memory = 1041.60 (MB)
[09/05 00:35:28    819s] #Peak memory = 1194.45 (MB)
[09/05 00:35:28    819s] ### Time Record (Detail Routing) is installed.
[09/05 00:35:28    819s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:35:28    820s] #
[09/05 00:35:28    820s] #Start Detail Routing..
[09/05 00:35:28    820s] #start 1st optimization iteration ...
[09/05 00:35:28    820s] #   number of violations = 0
[09/05 00:35:28    820s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.00 (MB), peak = 1194.45 (MB)
[09/05 00:35:28    820s] #Complete Detail Routing.
[09/05 00:35:28    820s] #Total wire length = 15750 um.
[09/05 00:35:28    820s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:35:28    820s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:35:28    820s] #Total wire length on LAYER metal2 = 7166 um.
[09/05 00:35:28    820s] #Total wire length on LAYER metal3 = 5037 um.
[09/05 00:35:28    820s] #Total wire length on LAYER metal4 = 1634 um.
[09/05 00:35:28    820s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:35:28    820s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:35:28    820s] #Total number of vias = 1301
[09/05 00:35:28    820s] #Up-Via Summary (total 1301):
[09/05 00:35:28    820s] #           
[09/05 00:35:28    820s] #-----------------------
[09/05 00:35:28    820s] # metal1            767
[09/05 00:35:28    820s] # metal2            446
[09/05 00:35:28    820s] # metal3             88
[09/05 00:35:28    820s] #-----------------------
[09/05 00:35:28    820s] #                  1301 
[09/05 00:35:28    820s] #
[09/05 00:35:28    820s] #Total number of DRC violations = 0
[09/05 00:35:28    820s] ### Time Record (Detail Routing) is uninstalled.
[09/05 00:35:28    820s] #Cpu time = 00:00:01
[09/05 00:35:28    820s] #Elapsed time = 00:00:01
[09/05 00:35:28    820s] #Increased memory = 0.05 (MB)
[09/05 00:35:28    820s] #Total memory = 1041.64 (MB)
[09/05 00:35:28    820s] #Peak memory = 1194.45 (MB)
[09/05 00:35:28    820s] ### Time Record (Antenna Fixing) is installed.
[09/05 00:35:28    820s] #
[09/05 00:35:28    820s] #start routing for process antenna violation fix ...
[09/05 00:35:28    820s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:35:29    820s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1043.00 (MB), peak = 1194.45 (MB)
[09/05 00:35:29    820s] #
[09/05 00:35:29    820s] #Total wire length = 15750 um.
[09/05 00:35:29    820s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal2 = 7166 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal3 = 5037 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal4 = 1634 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:35:29    820s] #Total number of vias = 1301
[09/05 00:35:29    820s] #Up-Via Summary (total 1301):
[09/05 00:35:29    820s] #           
[09/05 00:35:29    820s] #-----------------------
[09/05 00:35:29    820s] # metal1            767
[09/05 00:35:29    820s] # metal2            446
[09/05 00:35:29    820s] # metal3             88
[09/05 00:35:29    820s] #-----------------------
[09/05 00:35:29    820s] #                  1301 
[09/05 00:35:29    820s] #
[09/05 00:35:29    820s] #Total number of DRC violations = 0
[09/05 00:35:29    820s] #Total number of process antenna violations = 0
[09/05 00:35:29    820s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:35:29    820s] #
[09/05 00:35:29    820s] #
[09/05 00:35:29    820s] #Total wire length = 15750 um.
[09/05 00:35:29    820s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal2 = 7166 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal3 = 5037 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal4 = 1634 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:35:29    820s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:35:29    820s] #Total number of vias = 1301
[09/05 00:35:29    820s] #Up-Via Summary (total 1301):
[09/05 00:35:29    820s] #           
[09/05 00:35:29    820s] #-----------------------
[09/05 00:35:29    820s] # metal1            767
[09/05 00:35:29    820s] # metal2            446
[09/05 00:35:29    820s] # metal3             88
[09/05 00:35:29    820s] #-----------------------
[09/05 00:35:29    820s] #                  1301 
[09/05 00:35:29    820s] #
[09/05 00:35:29    820s] #Total number of DRC violations = 0
[09/05 00:35:29    820s] #Total number of process antenna violations = 0
[09/05 00:35:29    820s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:35:29    820s] #
[09/05 00:35:29    820s] ### Time Record (Antenna Fixing) is uninstalled.
[09/05 00:35:29    820s] ### Time Record (Post Route Wire Spreading) is installed.
[09/05 00:35:29    820s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:35:30    821s] #
[09/05 00:35:30    821s] #Start Post Route wire spreading..
[09/05 00:35:30    821s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:35:30    821s] #
[09/05 00:35:30    821s] #Start DRC checking..
[09/05 00:35:30    821s] #   number of violations = 0
[09/05 00:35:30    821s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1044.37 (MB), peak = 1194.45 (MB)
[09/05 00:35:30    821s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:35:30    821s] #Total number of DRC violations = 0
[09/05 00:35:30    821s] #Total number of process antenna violations = 0
[09/05 00:35:30    821s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:35:30    821s] #
[09/05 00:35:30    821s] #Start data preparation for wire spreading...
[09/05 00:35:30    821s] #
[09/05 00:35:30    821s] #Data preparation is done on Tue Sep  5 00:35:30 2023
[09/05 00:35:30    821s] #
[09/05 00:35:30    821s] ### track-assign engine-init starts on Tue Sep  5 00:35:30 2023 with memory = 1044.37 (MB), peak = 1194.45 (MB)
[09/05 00:35:30    821s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[09/05 00:35:30    821s] #
[09/05 00:35:30    821s] #Start Post Route Wire Spread.
[09/05 00:35:30    821s] #Done with 11 horizontal wires in 7 hboxes and 8 vertical wires in 6 hboxes.
[09/05 00:35:30    821s] #Complete Post Route Wire Spread.
[09/05 00:35:30    821s] #
[09/05 00:35:30    821s] #Total wire length = 15759 um.
[09/05 00:35:30    821s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:35:30    821s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:35:30    821s] #Total wire length on LAYER metal2 = 7174 um.
[09/05 00:35:30    821s] #Total wire length on LAYER metal3 = 5039 um.
[09/05 00:35:30    821s] #Total wire length on LAYER metal4 = 1635 um.
[09/05 00:35:30    821s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:35:30    821s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:35:30    821s] #Total number of vias = 1301
[09/05 00:35:30    821s] #Up-Via Summary (total 1301):
[09/05 00:35:30    821s] #           
[09/05 00:35:30    821s] #-----------------------
[09/05 00:35:30    821s] # metal1            767
[09/05 00:35:30    821s] # metal2            446
[09/05 00:35:30    821s] # metal3             88
[09/05 00:35:30    821s] #-----------------------
[09/05 00:35:30    821s] #                  1301 
[09/05 00:35:30    821s] #
[09/05 00:35:30    821s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:35:30    821s] #
[09/05 00:35:30    821s] #Start DRC checking..
[09/05 00:35:30    822s] #   number of violations = 0
[09/05 00:35:30    822s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1044.45 (MB), peak = 1194.45 (MB)
[09/05 00:35:30    822s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:35:30    822s] #Total number of DRC violations = 0
[09/05 00:35:30    822s] #Total number of process antenna violations = 0
[09/05 00:35:30    822s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:35:30    822s] #   number of violations = 0
[09/05 00:35:30    822s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1044.45 (MB), peak = 1194.45 (MB)
[09/05 00:35:30    822s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:35:30    822s] #Total number of DRC violations = 0
[09/05 00:35:30    822s] #Total number of process antenna violations = 0
[09/05 00:35:30    822s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:35:30    822s] #Post Route wire spread is done.
[09/05 00:35:30    822s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/05 00:35:30    822s] #Total wire length = 15759 um.
[09/05 00:35:30    822s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:35:30    822s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:35:30    822s] #Total wire length on LAYER metal2 = 7174 um.
[09/05 00:35:30    822s] #Total wire length on LAYER metal3 = 5039 um.
[09/05 00:35:30    822s] #Total wire length on LAYER metal4 = 1635 um.
[09/05 00:35:30    822s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:35:30    822s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:35:30    822s] #Total number of vias = 1301
[09/05 00:35:30    822s] #Up-Via Summary (total 1301):
[09/05 00:35:30    822s] #           
[09/05 00:35:30    822s] #-----------------------
[09/05 00:35:30    822s] # metal1            767
[09/05 00:35:30    822s] # metal2            446
[09/05 00:35:30    822s] # metal3             88
[09/05 00:35:30    822s] #-----------------------
[09/05 00:35:30    822s] #                  1301 
[09/05 00:35:30    822s] #
[09/05 00:35:30    822s] #detailRoute Statistics:
[09/05 00:35:30    822s] #Cpu time = 00:00:03
[09/05 00:35:30    822s] #Elapsed time = 00:00:03
[09/05 00:35:30    822s] #Increased memory = 1.50 (MB)
[09/05 00:35:30    822s] #Total memory = 1043.10 (MB)
[09/05 00:35:30    822s] #Peak memory = 1194.45 (MB)
[09/05 00:35:30    822s] ### global_detail_route design signature (249): route=318527592 flt_obj=0 vio=1905142130 shield_wire=1
[09/05 00:35:30    822s] ### Time Record (DB Export) is installed.
[09/05 00:35:30    822s] ### export design design signature (250): route=318527592 flt_obj=0 vio=1905142130 swire=1886711071 shield_wire=1 net_attr=1649001602 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=1390148727 pin_access=1530266095
[09/05 00:35:30    822s] ### Time Record (DB Export) is uninstalled.
[09/05 00:35:30    822s] ### Time Record (Post Callback) is installed.
[09/05 00:35:30    822s] ### Time Record (Post Callback) is uninstalled.
[09/05 00:35:30    822s] #
[09/05 00:35:30    822s] #globalDetailRoute statistics:
[09/05 00:35:30    822s] #Cpu time = 00:00:03
[09/05 00:35:30    822s] #Elapsed time = 00:00:03
[09/05 00:35:30    822s] #Increased memory = 5.47 (MB)
[09/05 00:35:30    822s] #Total memory = 1042.64 (MB)
[09/05 00:35:30    822s] #Peak memory = 1194.45 (MB)
[09/05 00:35:30    822s] #Number of warnings = 53
[09/05 00:35:30    822s] #Total number of warnings = 184
[09/05 00:35:30    822s] #Number of fails = 0
[09/05 00:35:30    822s] #Total number of fails = 0
[09/05 00:35:30    822s] #Complete globalDetailRoute on Tue Sep  5 00:35:30 2023
[09/05 00:35:30    822s] #
[09/05 00:35:30    822s] ### import design signature (251): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1530266095
[09/05 00:35:30    822s] ### Time Record (globalDetailRoute) is uninstalled.
[09/05 00:35:30    822s] #Default setup view is reset to setup.
[09/05 00:35:30    822s] #Default setup view is reset to setup.
[09/05 00:35:30    822s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1042.58 (MB), peak = 1194.45 (MB)
[09/05 00:35:30    822s] 
[09/05 00:35:30    822s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:35:30    822s] Severity  ID               Count  Summary                                  
[09/05 00:35:30    822s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/05 00:35:30    822s] *** Message Summary: 1 warning(s), 0 error(s)
[09/05 00:35:30    822s] 
[09/05 00:35:30    822s] ### Time Record (routeDesign) is uninstalled.
[09/05 00:35:30    822s] ### 
[09/05 00:35:30    822s] ###   Scalability Statistics
[09/05 00:35:30    822s] ### 
[09/05 00:35:30    822s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:35:30    822s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/05 00:35:30    822s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:35:30    822s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/05 00:35:30    822s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/05 00:35:30    822s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/05 00:35:30    822s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:35:30    822s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:35:30    822s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/05 00:35:30    822s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/05 00:35:30    822s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/05 00:35:30    822s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/05 00:35:30    822s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[09/05 00:35:30    822s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/05 00:35:30    822s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[09/05 00:35:30    822s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[09/05 00:35:30    822s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:35:30    822s] ### 
[09/05 00:35:36    823s] <CMD> fit
[09/05 00:36:00    827s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/05 00:36:00    827s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/05 00:36:00    827s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/05 00:36:00    827s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/05 00:36:00    827s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/05 00:36:00    827s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/05 00:36:00    827s] Running Native NanoRoute ...
[09/05 00:36:00    827s] <CMD> routeDesign -globalDetail
[09/05 00:36:00    827s] ### Time Record (routeDesign) is installed.
[09/05 00:36:00    827s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.58 (MB), peak = 1194.45 (MB)
[09/05 00:36:00    827s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/05 00:36:00    827s] **INFO: User settings:
[09/05 00:36:00    827s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/05 00:36:00    827s] setNanoRouteMode -grouteExpTdStdDelay                           53.6
[09/05 00:36:00    827s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/05 00:36:00    827s] setNanoRouteMode -routeExpDirtyAreaEco                          false
[09/05 00:36:00    827s] setNanoRouteMode -routeExpSignatureEco                          false
[09/05 00:36:00    827s] setNanoRouteMode -routeWithSiDriven                             false
[09/05 00:36:00    827s] setNanoRouteMode -routeWithTimingDriven                         false
[09/05 00:36:00    827s] setNanoRouteMode -timingEngine                                  {}
[09/05 00:36:00    827s] setExtractRCMode -basic                                         true
[09/05 00:36:00    827s] setExtractRCMode -coupled                                       true
[09/05 00:36:00    827s] setExtractRCMode -engine                                        postRoute
[09/05 00:36:00    827s] setExtractRCMode -extended                                      false
[09/05 00:36:00    827s] setDelayCalMode -enable_high_fanout                             true
[09/05 00:36:00    827s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/05 00:36:00    827s] setDelayCalMode -engine                                         aae
[09/05 00:36:00    827s] setDelayCalMode -ignoreNetLoad                                  false
[09/05 00:36:00    827s] setDelayCalMode -SIAware                                        true
[09/05 00:36:00    827s] setSIMode -separate_delta_delay_on_data                         true
[09/05 00:36:00    827s] 
[09/05 00:36:00    827s] #**INFO: setDesignMode -flowEffort standard
[09/05 00:36:00    827s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/05 00:36:00    827s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/05 00:36:00    827s] OPERPROF: Starting checkPlace at level 1, MEM:1318.8M
[09/05 00:36:00    827s] All LLGs are deleted
[09/05 00:36:00    827s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1318.8M
[09/05 00:36:00    827s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1318.8M
[09/05 00:36:00    827s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1318.8M
[09/05 00:36:00    827s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1318.8M
[09/05 00:36:00    827s] Core basic site is core_5040
[09/05 00:36:00    827s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:36:00    827s] SiteArray: use 131,072 bytes
[09/05 00:36:00    827s] SiteArray: current memory after site array memory allocation 1318.8M
[09/05 00:36:00    827s] SiteArray: FP blocked sites are writable
[09/05 00:36:00    827s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1318.8M
[09/05 00:36:00    827s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1318.8M
[09/05 00:36:00    827s] Begin checking placement ... (start mem=1318.8M, init mem=1318.8M)
[09/05 00:36:00    827s] 
[09/05 00:36:00    827s] Running CheckPlace using 1 thread in normal mode...
[09/05 00:36:00    827s] 
[09/05 00:36:00    827s] ...checkPlace normal is done!
[09/05 00:36:00    827s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1318.8M
[09/05 00:36:00    827s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1318.8M
[09/05 00:36:00    827s] *info: Placed = 207           
[09/05 00:36:00    827s] *info: Unplaced = 0           
[09/05 00:36:00    827s] Placement Density:5.18%(3381/65308)
[09/05 00:36:00    827s] Placement Density (including fixed std cells):5.18%(3381/65308)
[09/05 00:36:00    827s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1318.8M
[09/05 00:36:00    827s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1318.8M
[09/05 00:36:00    827s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1318.8M)
[09/05 00:36:00    827s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:1318.8M
[09/05 00:36:00    827s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/05 00:36:00    827s] 
[09/05 00:36:00    827s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/05 00:36:00    827s] *** Changed status on (0) nets in Clock.
[09/05 00:36:00    827s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1318.8M) ***
[09/05 00:36:00    827s] 
[09/05 00:36:00    827s] globalDetailRoute
[09/05 00:36:00    827s] 
[09/05 00:36:00    827s] ### Time Record (globalDetailRoute) is installed.
[09/05 00:36:00    827s] #Start globalDetailRoute on Tue Sep  5 00:36:00 2023
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] ### Time Record (Pre Callback) is installed.
[09/05 00:36:00    827s] ### Time Record (Pre Callback) is uninstalled.
[09/05 00:36:00    827s] ### Time Record (DB Import) is installed.
[09/05 00:36:00    827s] ### Time Record (Timing Data Generation) is installed.
[09/05 00:36:00    827s] #Warning: design is detail-routed. Trial route is skipped!
[09/05 00:36:00    827s] ### Time Record (Timing Data Generation) is uninstalled.
[09/05 00:36:00    827s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:36:00    827s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:36:00    827s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:36:00    827s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:36:00    827s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:36:00    827s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:36:00    827s] #WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:36:00    827s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/05 00:36:00    827s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/05 00:36:00    827s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:36:00    827s] ### Net info: total nets: 266
[09/05 00:36:00    827s] ### Net info: dirty nets: 0
[09/05 00:36:00    827s] ### Net info: marked as disconnected nets: 0
[09/05 00:36:00    827s] #num needed restored net=0
[09/05 00:36:00    827s] #need_extraction net=0 (total=266)
[09/05 00:36:00    827s] ### Net info: fully routed nets: 230
[09/05 00:36:00    827s] ### Net info: trivial (< 2 pins) nets: 36
[09/05 00:36:00    827s] ### Net info: unrouted nets: 0
[09/05 00:36:00    827s] ### Net info: re-extraction nets: 0
[09/05 00:36:00    827s] ### Net info: ignored nets: 0
[09/05 00:36:00    827s] ### Net info: skip routing nets: 0
[09/05 00:36:00    827s] #WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:36:00    827s] #WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
[09/05 00:36:00    827s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/05 00:36:00    827s] #To increase the message display limit, refer to the product command reference manual.
[09/05 00:36:00    827s] ### import design signature (252): route=1184073220 flt_obj=0 vio=1905142130 swire=1886711071 shield_wire=1 net_attr=1029765270 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=1390148727 pin_access=1530266095
[09/05 00:36:00    827s] ### Time Record (DB Import) is uninstalled.
[09/05 00:36:00    827s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/05 00:36:00    827s] #RTESIG:78da8dd04d0f82300c0660cffe8a6672c044b1fb927135f1aa86a857827102090eb38dff
[09/05 00:36:00    827s] #       2fc6ab387a6ad2276df32ea2eb3e07c230a1b87e218a82c221674343f91a19171b86c530
[09/05 00:36:00    827s] #       baecc87c111d4f679e2940881be375a5ed0a7aa72d38ed7d63aae59728c9e051b64e437c
[09/05 00:36:00    827s] #       ebbaf6a7a19c53903cd9e2a7207eb45de947a494e06dff779b603c7c523206a46eaa9a40
[09/05 00:36:00    827s] #       ecbc1d26232ee3409c2fcdbdb4f7c16ad33fc7a400623aa3032a0d3f97229d80140d46a1
[09/05 00:36:00    827s] #       a4082f5272c24b2aa34046b39abd0123d5aa85
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] ### Time Record (Data Preparation) is installed.
[09/05 00:36:00    827s] #RTESIG:78da8d90c14ec33010447be62b466e0f41a2ed7a6d37ce15896b4155db6b94aa6e1a2938
[09/05 00:36:00    827s] #       c876fe9f005782d9d34af334fbb4cbd5f9e500c1b491b4fe20d2b5c4fec0d322d59a58e9
[09/05 00:36:00    827s] #       2d533d45a767f1b05cbdbe1d556541283a9f5cebc213c6e802a24ba9f3ede30f620de3d6
[09/05 00:36:00    827s] #       f4d1a1b80c43ff2b239592306ab3a3af4171eb8726cd90c62085f1cf36cd2a7fd23043dc
[09/05 00:36:00    827s] #       bbf62e50c414a66486ab14444c8dbf36e13ab1ce8fef73a486f0837719aacccbedd8427c
[09/05 00:36:00    827s] #       5319bb9264beadb432fb336b74bec89a7fb8db4a42cc6a2f3e018366b73a
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:36:00    827s] ### Time Record (Data Preparation) is installed.
[09/05 00:36:00    827s] #Start routing data preparation on Tue Sep  5 00:36:00 2023
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] #Minimum voltage of a net in the design = 0.000.
[09/05 00:36:00    827s] #Maximum voltage of a net in the design = 1.980.
[09/05 00:36:00    827s] #Voltage range [1.620 - 1.980] has 3 nets.
[09/05 00:36:00    827s] #Voltage range [0.000 - 1.980] has 260 nets.
[09/05 00:36:00    827s] #Voltage range [0.000 - 0.000] has 3 nets.
[09/05 00:36:00    827s] ### Time Record (Cell Pin Access) is installed.
[09/05 00:36:00    827s] ### Time Record (Cell Pin Access) is uninstalled.
[09/05 00:36:00    827s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[09/05 00:36:00    827s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:36:00    827s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:36:00    827s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[09/05 00:36:00    827s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/05 00:36:00    827s] # metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
[09/05 00:36:00    827s] #Monitoring time of adding inner blkg by smac
[09/05 00:36:00    827s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.94 (MB), peak = 1194.45 (MB)
[09/05 00:36:00    827s] #Regenerating Ggrids automatically.
[09/05 00:36:00    827s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[09/05 00:36:00    827s] #Using automatically generated G-grids.
[09/05 00:36:00    827s] #Done routing data preparation.
[09/05 00:36:00    827s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.94 (MB), peak = 1194.45 (MB)
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] #Finished routing data preparation on Tue Sep  5 00:36:00 2023
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] #Cpu time = 00:00:00
[09/05 00:36:00    827s] #Elapsed time = 00:00:00
[09/05 00:36:00    827s] #Increased memory = 3.79 (MB)
[09/05 00:36:00    827s] #Total memory = 1046.94 (MB)
[09/05 00:36:00    827s] #Peak memory = 1194.45 (MB)
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:36:00    827s] ### Time Record (Global Routing) is installed.
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] #Start global routing on Tue Sep  5 00:36:00 2023
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] #Start global routing initialization on Tue Sep  5 00:36:00 2023
[09/05 00:36:00    827s] #
[09/05 00:36:00    827s] #WARNING (NRGR-22) Design is already detail routed.
[09/05 00:36:00    827s] ### Time Record (Global Routing) is uninstalled.
[09/05 00:36:00    827s] ### Time Record (Data Preparation) is installed.
[09/05 00:36:00    827s] ### Time Record (Data Preparation) is uninstalled.
[09/05 00:36:00    827s] ### track-assign external-init starts on Tue Sep  5 00:36:00 2023 with memory = 1046.94 (MB), peak = 1194.45 (MB)
[09/05 00:36:00    827s] ### Time Record (Track Assignment) is installed.
[09/05 00:36:00    827s] ### Time Record (Track Assignment) is uninstalled.
[09/05 00:36:00    827s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[09/05 00:36:00    827s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/05 00:36:00    827s] #Cpu time = 00:00:00
[09/05 00:36:00    827s] #Elapsed time = 00:00:00
[09/05 00:36:00    827s] #Increased memory = 3.79 (MB)
[09/05 00:36:00    827s] #Total memory = 1046.94 (MB)
[09/05 00:36:00    827s] #Peak memory = 1194.45 (MB)
[09/05 00:36:00    827s] ### Time Record (Detail Routing) is installed.
[09/05 00:36:00    827s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:36:01    828s] #
[09/05 00:36:01    828s] #Start Detail Routing..
[09/05 00:36:01    828s] #start 1st optimization iteration ...
[09/05 00:36:01    828s] #   number of violations = 0
[09/05 00:36:01    828s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.29 (MB), peak = 1194.45 (MB)
[09/05 00:36:01    828s] #Complete Detail Routing.
[09/05 00:36:01    828s] #Total wire length = 15759 um.
[09/05 00:36:01    828s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal2 = 7174 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal3 = 5039 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal4 = 1635 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:36:01    828s] #Total number of vias = 1301
[09/05 00:36:01    828s] #Up-Via Summary (total 1301):
[09/05 00:36:01    828s] #           
[09/05 00:36:01    828s] #-----------------------
[09/05 00:36:01    828s] # metal1            767
[09/05 00:36:01    828s] # metal2            446
[09/05 00:36:01    828s] # metal3             88
[09/05 00:36:01    828s] #-----------------------
[09/05 00:36:01    828s] #                  1301 
[09/05 00:36:01    828s] #
[09/05 00:36:01    828s] #Total number of DRC violations = 0
[09/05 00:36:01    828s] ### Time Record (Detail Routing) is uninstalled.
[09/05 00:36:01    828s] #Cpu time = 00:00:01
[09/05 00:36:01    828s] #Elapsed time = 00:00:01
[09/05 00:36:01    828s] #Increased memory = 0.00 (MB)
[09/05 00:36:01    828s] #Total memory = 1046.94 (MB)
[09/05 00:36:01    828s] #Peak memory = 1194.45 (MB)
[09/05 00:36:01    828s] ### Time Record (Antenna Fixing) is installed.
[09/05 00:36:01    828s] #
[09/05 00:36:01    828s] #start routing for process antenna violation fix ...
[09/05 00:36:01    828s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:36:01    828s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1048.29 (MB), peak = 1194.45 (MB)
[09/05 00:36:01    828s] #
[09/05 00:36:01    828s] #Total wire length = 15759 um.
[09/05 00:36:01    828s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal2 = 7174 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal3 = 5039 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal4 = 1635 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:36:01    828s] #Total number of vias = 1301
[09/05 00:36:01    828s] #Up-Via Summary (total 1301):
[09/05 00:36:01    828s] #           
[09/05 00:36:01    828s] #-----------------------
[09/05 00:36:01    828s] # metal1            767
[09/05 00:36:01    828s] # metal2            446
[09/05 00:36:01    828s] # metal3             88
[09/05 00:36:01    828s] #-----------------------
[09/05 00:36:01    828s] #                  1301 
[09/05 00:36:01    828s] #
[09/05 00:36:01    828s] #Total number of DRC violations = 0
[09/05 00:36:01    828s] #Total number of process antenna violations = 0
[09/05 00:36:01    828s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:36:01    828s] #
[09/05 00:36:01    828s] #
[09/05 00:36:01    828s] #Total wire length = 15759 um.
[09/05 00:36:01    828s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal2 = 7174 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal3 = 5039 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal4 = 1635 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:36:01    828s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:36:01    828s] #Total number of vias = 1301
[09/05 00:36:01    828s] #Up-Via Summary (total 1301):
[09/05 00:36:01    828s] #           
[09/05 00:36:01    828s] #-----------------------
[09/05 00:36:01    828s] # metal1            767
[09/05 00:36:01    828s] # metal2            446
[09/05 00:36:01    828s] # metal3             88
[09/05 00:36:01    828s] #-----------------------
[09/05 00:36:01    828s] #                  1301 
[09/05 00:36:01    828s] #
[09/05 00:36:01    828s] #Total number of DRC violations = 0
[09/05 00:36:01    828s] #Total number of process antenna violations = 0
[09/05 00:36:01    828s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:36:01    828s] #
[09/05 00:36:01    828s] ### Time Record (Antenna Fixing) is uninstalled.
[09/05 00:36:01    828s] ### Time Record (Post Route Wire Spreading) is installed.
[09/05 00:36:01    828s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:36:02    829s] #
[09/05 00:36:02    829s] #Start Post Route wire spreading..
[09/05 00:36:02    829s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:36:02    829s] #
[09/05 00:36:02    829s] #Start DRC checking..
[09/05 00:36:02    829s] #   number of violations = 0
[09/05 00:36:02    829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.38 (MB), peak = 1194.45 (MB)
[09/05 00:36:02    829s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:36:02    829s] #Total number of DRC violations = 0
[09/05 00:36:02    829s] #Total number of process antenna violations = 0
[09/05 00:36:02    829s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:36:02    829s] #
[09/05 00:36:02    829s] #Start data preparation for wire spreading...
[09/05 00:36:02    829s] #
[09/05 00:36:02    829s] #Data preparation is done on Tue Sep  5 00:36:02 2023
[09/05 00:36:02    829s] #
[09/05 00:36:02    829s] ### track-assign engine-init starts on Tue Sep  5 00:36:02 2023 with memory = 1048.38 (MB), peak = 1194.45 (MB)
[09/05 00:36:02    829s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[09/05 00:36:02    829s] #
[09/05 00:36:02    829s] #Start Post Route Wire Spread.
[09/05 00:36:02    829s] #Done with 10 horizontal wires in 7 hboxes and 1 vertical wires in 6 hboxes.
[09/05 00:36:02    829s] #Complete Post Route Wire Spread.
[09/05 00:36:02    829s] #
[09/05 00:36:02    829s] #Total wire length = 15759 um.
[09/05 00:36:02    829s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:36:02    829s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:36:02    829s] #Total wire length on LAYER metal2 = 7174 um.
[09/05 00:36:02    829s] #Total wire length on LAYER metal3 = 5039 um.
[09/05 00:36:02    829s] #Total wire length on LAYER metal4 = 1635 um.
[09/05 00:36:02    829s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:36:02    829s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:36:02    829s] #Total number of vias = 1301
[09/05 00:36:02    829s] #Up-Via Summary (total 1301):
[09/05 00:36:02    829s] #           
[09/05 00:36:02    829s] #-----------------------
[09/05 00:36:02    829s] # metal1            767
[09/05 00:36:02    829s] # metal2            446
[09/05 00:36:02    829s] # metal3             88
[09/05 00:36:02    829s] #-----------------------
[09/05 00:36:02    829s] #                  1301 
[09/05 00:36:02    829s] #
[09/05 00:36:03    830s] ### max drc and si pitch = 2240 (  2.2400 um) MT-safe pitch = 2120 (  2.1200 um) patch pitch = 10360 ( 10.3600 um)
[09/05 00:36:03    830s] #
[09/05 00:36:03    830s] #Start DRC checking..
[09/05 00:36:03    830s] #   number of violations = 0
[09/05 00:36:03    830s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.45 (MB), peak = 1194.45 (MB)
[09/05 00:36:03    830s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:36:03    830s] #Total number of DRC violations = 0
[09/05 00:36:03    830s] #Total number of process antenna violations = 0
[09/05 00:36:03    830s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:36:03    830s] #   number of violations = 0
[09/05 00:36:03    830s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.45 (MB), peak = 1194.45 (MB)
[09/05 00:36:03    830s] #CELL_VIEW alu_top_module,init has no DRC violation.
[09/05 00:36:03    830s] #Total number of DRC violations = 0
[09/05 00:36:03    830s] #Total number of process antenna violations = 0
[09/05 00:36:03    830s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/05 00:36:03    830s] #Post Route wire spread is done.
[09/05 00:36:03    830s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/05 00:36:03    830s] #Total wire length = 15759 um.
[09/05 00:36:03    830s] #Total half perimeter of net bounding box = 14152 um.
[09/05 00:36:03    830s] #Total wire length on LAYER metal1 = 1912 um.
[09/05 00:36:03    830s] #Total wire length on LAYER metal2 = 7174 um.
[09/05 00:36:03    830s] #Total wire length on LAYER metal3 = 5039 um.
[09/05 00:36:03    830s] #Total wire length on LAYER metal4 = 1635 um.
[09/05 00:36:03    830s] #Total wire length on LAYER metal5 = 0 um.
[09/05 00:36:03    830s] #Total wire length on LAYER metal6 = 0 um.
[09/05 00:36:03    830s] #Total number of vias = 1301
[09/05 00:36:03    830s] #Up-Via Summary (total 1301):
[09/05 00:36:03    830s] #           
[09/05 00:36:03    830s] #-----------------------
[09/05 00:36:03    830s] # metal1            767
[09/05 00:36:03    830s] # metal2            446
[09/05 00:36:03    830s] # metal3             88
[09/05 00:36:03    830s] #-----------------------
[09/05 00:36:03    830s] #                  1301 
[09/05 00:36:03    830s] #
[09/05 00:36:03    830s] #detailRoute Statistics:
[09/05 00:36:03    830s] #Cpu time = 00:00:03
[09/05 00:36:03    830s] #Elapsed time = 00:00:03
[09/05 00:36:03    830s] #Increased memory = 0.16 (MB)
[09/05 00:36:03    830s] #Total memory = 1047.10 (MB)
[09/05 00:36:03    830s] #Peak memory = 1194.45 (MB)
[09/05 00:36:03    830s] ### global_detail_route design signature (274): route=318527592 flt_obj=0 vio=1905142130 shield_wire=1
[09/05 00:36:03    830s] ### Time Record (DB Export) is installed.
[09/05 00:36:03    830s] ### export design design signature (275): route=318527592 flt_obj=0 vio=1905142130 swire=1886711071 shield_wire=1 net_attr=933921581 dirty_area=0, del_dirty_area=0 cell=1715418465 placement=1390148727 pin_access=1530266095
[09/05 00:36:03    830s] ### Time Record (DB Export) is uninstalled.
[09/05 00:36:03    830s] ### Time Record (Post Callback) is installed.
[09/05 00:36:03    830s] ### Time Record (Post Callback) is uninstalled.
[09/05 00:36:03    830s] #
[09/05 00:36:03    830s] #globalDetailRoute statistics:
[09/05 00:36:03    830s] #Cpu time = 00:00:03
[09/05 00:36:03    830s] #Elapsed time = 00:00:03
[09/05 00:36:03    830s] #Increased memory = 4.07 (MB)
[09/05 00:36:03    830s] #Total memory = 1046.64 (MB)
[09/05 00:36:03    830s] #Peak memory = 1194.45 (MB)
[09/05 00:36:03    830s] #Number of warnings = 53
[09/05 00:36:03    830s] #Total number of warnings = 238
[09/05 00:36:03    830s] #Number of fails = 0
[09/05 00:36:03    830s] #Total number of fails = 0
[09/05 00:36:03    830s] #Complete globalDetailRoute on Tue Sep  5 00:36:03 2023
[09/05 00:36:03    830s] #
[09/05 00:36:03    830s] ### import design signature (276): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1530266095
[09/05 00:36:03    830s] ### Time Record (globalDetailRoute) is uninstalled.
[09/05 00:36:03    830s] #Default setup view is reset to setup.
[09/05 00:36:03    830s] #Default setup view is reset to setup.
[09/05 00:36:03    830s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1046.58 (MB), peak = 1194.45 (MB)
[09/05 00:36:03    830s] 
[09/05 00:36:03    830s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:36:03    830s] Severity  ID               Count  Summary                                  
[09/05 00:36:03    830s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/05 00:36:03    830s] *** Message Summary: 1 warning(s), 0 error(s)
[09/05 00:36:03    830s] 
[09/05 00:36:03    830s] ### Time Record (routeDesign) is uninstalled.
[09/05 00:36:03    830s] ### 
[09/05 00:36:03    830s] ###   Scalability Statistics
[09/05 00:36:03    830s] ### 
[09/05 00:36:03    830s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:36:03    830s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/05 00:36:03    830s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:36:03    830s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/05 00:36:03    830s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/05 00:36:03    830s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/05 00:36:03    830s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:36:03    830s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/05 00:36:03    830s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/05 00:36:03    830s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/05 00:36:03    830s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/05 00:36:03    830s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/05 00:36:03    830s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[09/05 00:36:03    830s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/05 00:36:03    830s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[09/05 00:36:03    830s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[09/05 00:36:03    830s] ### --------------------------------+----------------+----------------+----------------+
[09/05 00:36:03    830s] ### 
[09/05 00:36:20    833s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/05 00:36:20    833s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND GNDO VDD VDDO } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[09/05 00:36:20    833s] *** Begin SPECIAL ROUTE on Tue Sep  5 00:36:20 2023 ***
[09/05 00:36:20    833s] SPECIAL ROUTE ran on directory: /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/innovus_new
[09/05 00:36:20    833s] SPECIAL ROUTE ran on machine: AVLSI-PC22 (Linux 2.6.32-431.el6.x86_64 Xeon 1.20Ghz)
[09/05 00:36:20    833s] 
[09/05 00:36:20    833s] Begin option processing ...
[09/05 00:36:20    833s] srouteConnectPowerBump set to false
[09/05 00:36:20    833s] routeSelectNet set to "GND GNDO VDD VDDO"
[09/05 00:36:20    833s] routeSpecial set to true
[09/05 00:36:20    833s] srouteBlockPin set to "useLef"
[09/05 00:36:20    833s] srouteBottomLayerLimit set to 1
[09/05 00:36:20    833s] srouteBottomTargetLayerLimit set to 1
[09/05 00:36:20    833s] srouteConnectConverterPin set to false
[09/05 00:36:20    833s] srouteCrossoverViaBottomLayer set to 1
[09/05 00:36:20    833s] srouteCrossoverViaTopLayer set to 6
[09/05 00:36:20    833s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/05 00:36:20    833s] srouteFollowCorePinEnd set to 3
[09/05 00:36:20    833s] srouteJogControl set to "preferWithChanges differentLayer"
[09/05 00:36:20    833s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/05 00:36:20    833s] sroutePadPinAllPorts set to true
[09/05 00:36:20    833s] sroutePreserveExistingRoutes set to true
[09/05 00:36:20    833s] srouteRoutePowerBarPortOnBothDir set to true
[09/05 00:36:20    833s] srouteStopBlockPin set to "nearestTarget"
[09/05 00:36:20    833s] srouteTopLayerLimit set to 6
[09/05 00:36:20    833s] srouteTopTargetLayerLimit set to 6
[09/05 00:36:20    833s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2446.00 megs.
[09/05 00:36:20    833s] 
[09/05 00:36:20    833s] Reading DB technology information...
[09/05 00:36:20    833s] Finished reading DB technology information.
[09/05 00:36:20    833s] Reading floorplan and netlist information...
[09/05 00:36:20    833s] Finished reading floorplan and netlist information.
[09/05 00:36:20    833s] Read in 12 layers, 6 routing layers, 1 overlap layer
[09/05 00:36:20    833s] Read in 402 macros, 32 used
[09/05 00:36:20    833s] Read in 247 components
[09/05 00:36:20    833s]   207 core components: 0 unplaced, 207 placed, 0 fixed
[09/05 00:36:20    833s]   40 pad components: 0 unplaced, 0 placed, 40 fixed
[09/05 00:36:20    833s] Read in 31 logical pins
[09/05 00:36:20    833s] Read in 1 blockages
[09/05 00:36:20    833s] Read in 31 nets
[09/05 00:36:20    833s] Read in 5 special nets, 4 routed
[09/05 00:36:20    833s] Read in 416 terminals
[09/05 00:36:20    833s] 4 nets selected.
[09/05 00:36:20    833s] 
[09/05 00:36:20    833s] Begin power routing ...
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.77 97.12) (155.77 99.08) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.77 78.64) (155.77 82.28) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.77 70.24) (155.77 72.20) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.77 -19.92) (155.77 -17.96) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.77 -40.64) (155.77 -34.76) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.15 82.00) (155.15 97.40) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.15 71.92) (155.15 78.92) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.15 -35.04) (155.15 -19.64) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.15 -47.36) (155.15 -45.40) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.01 97.26) (155.91 97.26) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.01 82.14) (155.91 82.14) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.01 78.78) (155.91 78.78) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.01 72.06) (155.91 72.06) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.01 -19.78) (155.91 -19.78) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (155.01 -34.90) (155.91 -34.90) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (154.53 -45.68) (154.53 -40.36) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (154.53 -59.12) (154.53 -57.16) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (154.53 -86.00) (154.53 -84.04) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (154.39 -40.50) (155.91 -40.50) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1239):	Wire segment (154.39 -45.54) (155.29 -45.54) on layer metal4 has no shape definition.
[09/05 00:36:20    833s] **WARN: (IMPSR-1973):	Same Warning messages will be suppressed after 20 warnings
[09/05 00:36:20    833s] **WARN: (IMPSR-1242):	Before power routing: 391 wire segments without shape definitions are set to BLOCKRING inside core area and CORERING outside core area.
[09/05 00:36:20    833s] **WARN: (EMS-27):	Message (IMPSR-1239) has exceeded the current message display limit of 20.
[09/05 00:36:20    833s] To increase the message display limit, refer to the product command reference manual.
[09/05 00:36:20    833s] **WARN: (IMPSR-1973):	Same Warning messages will be suppressed after 20 warnings
[09/05 00:36:20    833s] **WARN: (IMPSR-1242):	Before power routing: 73 wire segments without shape definitions are set to BLOCKRING inside core area and CORERING outside core area.
[09/05 00:36:20    833s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/05 00:36:20    833s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDDO.
[09/05 00:36:20    833s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/05 00:36:20    833s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDDO. Check netlist, or change option to include the pin.
[09/05 00:36:20    833s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/05 00:36:20    833s] Type 'man IMPSR-1256' for more detail.
[09/05 00:36:20    833s] Cannot find any AREAIO class pad pin of net VDDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/05 00:36:20    833s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[09/05 00:36:20    833s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net GNDO.
[09/05 00:36:20    833s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/05 00:36:20    833s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GNDO. Check netlist, or change option to include the pin.
[09/05 00:36:20    833s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GNDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/05 00:36:20    833s] Type 'man IMPSR-1256' for more detail.
[09/05 00:36:20    833s] Cannot find any AREAIO class pad pin of net GNDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/05 00:36:20    833s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[09/05 00:36:20    833s] CPU time for FollowPin 0 seconds
[09/05 00:36:20    833s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net GND. Use 'CLASS CORE' pad pins of net GND to create pad ring.
[09/05 00:36:20    833s] CPU time for FollowPin 0 seconds
[09/05 00:36:20    833s]   Number of IO ports routed: 0
[09/05 00:36:20    833s]   Number of Block ports routed: 0
[09/05 00:36:20    833s]   Number of Stripe ports routed: 0
[09/05 00:36:20    833s]   Number of Core ports routed: 22
[09/05 00:36:20    833s]   Number of Pad ports routed: 0
[09/05 00:36:20    833s]   Number of Power Bump ports routed: 0
[09/05 00:36:20    833s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2448.00 megs.
[09/05 00:36:20    833s] 
[09/05 00:36:20    833s] 
[09/05 00:36:20    833s] 
[09/05 00:36:20    833s]  Begin updating DB with routing results ...
[09/05 00:36:20    833s]  Updating DB with 0 via definition ...
[09/05 00:36:20    833s] sroute created 22 wires.
[09/05 00:36:20    833s] ViaGen created 22 vias, deleted 0 via to avoid violation.
[09/05 00:36:20    833s] +--------+----------------+----------------+
[09/05 00:36:20    833s] |  Layer |     Created    |     Deleted    |
[09/05 00:36:20    833s] +--------+----------------+----------------+
[09/05 00:36:20    833s] | metal1 |       22       |       NA       |
[09/05 00:36:20    833s] |   via  |       22       |        0       |
[09/05 00:36:20    833s] +--------+----------------+----------------+
[09/05 00:36:31    835s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/05 00:36:31    835s] <CMD> optDesign -postCTS
[09/05 00:36:31    835s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1050.9M, totSessionCpu=0:13:56 **
[09/05 00:36:31    835s] **INFO: User settings:
[09/05 00:36:31    835s] setExtractRCMode -basic                    true
[09/05 00:36:31    835s] setExtractRCMode -coupled                  true
[09/05 00:36:31    835s] setExtractRCMode -engine                   postRoute
[09/05 00:36:31    835s] setExtractRCMode -extended                 false
[09/05 00:36:31    835s] setUsefulSkewMode -ecoRoute                false
[09/05 00:36:31    835s] setDelayCalMode -enable_high_fanout        true
[09/05 00:36:31    835s] setDelayCalMode -eng_copyNetPropToNewNet   true
[09/05 00:36:31    835s] setDelayCalMode -engine                    aae
[09/05 00:36:31    835s] setDelayCalMode -ignoreNetLoad             false
[09/05 00:36:31    835s] setDelayCalMode -SIAware                   true
[09/05 00:36:31    835s] setOptMode -activeHoldViews                { hold }
[09/05 00:36:31    835s] setOptMode -activeSetupViews               { setup }
[09/05 00:36:31    835s] setOptMode -autoHoldViews                  { hold}
[09/05 00:36:31    835s] setOptMode -autoSetupViews                 { setup}
[09/05 00:36:31    835s] setOptMode -autoTDGRSetupViews             { setup}
[09/05 00:36:31    835s] setOptMode -autoViewHoldTargetSlack        0
[09/05 00:36:31    835s] setOptMode -drcMargin                      0
[09/05 00:36:31    835s] setOptMode -fixCap                         true
[09/05 00:36:31    835s] setOptMode -fixDrc                         true
[09/05 00:36:31    835s] setOptMode -fixFanoutLoad                  false
[09/05 00:36:31    835s] setOptMode -fixTran                        true
[09/05 00:36:31    835s] setOptMode -optimizeFF                     true
[09/05 00:36:31    835s] setOptMode -setupTargetSlack               0
[09/05 00:36:31    835s] setPlaceMode -place_design_floorplan_mode  false
[09/05 00:36:31    835s] setAnalysisMode -checkType                 setup
[09/05 00:36:31    835s] setAnalysisMode -clkSrcPath                true
[09/05 00:36:31    835s] setAnalysisMode -clockPropagation          sdcControl
[09/05 00:36:31    835s] setAnalysisMode -usefulSkew                true
[09/05 00:36:31    835s] setAnalysisMode -virtualIPO                false
[09/05 00:36:31    835s] 
[09/05 00:36:31    835s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:36:31    835s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:36:31    835s] Summary for sequential cells identification: 
[09/05 00:36:31    835s]   Identified SBFF number: 42
[09/05 00:36:31    835s]   Identified MBFF number: 0
[09/05 00:36:31    835s]   Identified SB Latch number: 0
[09/05 00:36:31    835s]   Identified MB Latch number: 0
[09/05 00:36:31    835s]   Not identified SBFF number: 10
[09/05 00:36:31    835s]   Not identified MBFF number: 0
[09/05 00:36:31    835s]   Not identified SB Latch number: 0
[09/05 00:36:31    835s]   Not identified MB Latch number: 0
[09/05 00:36:31    835s]   Number of sequential cells which are not FFs: 27
[09/05 00:36:31    835s]  Visiting view : setup
[09/05 00:36:31    835s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:36:31    835s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:36:31    835s]  Visiting view : hold
[09/05 00:36:31    835s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:36:31    835s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:36:31    835s]  Setting StdDelay to 53.60
[09/05 00:36:31    835s] Creating Cell Server, finished. 
[09/05 00:36:31    835s] 
[09/05 00:36:31    835s] Need call spDPlaceInit before registerPrioInstLoc.
[09/05 00:36:31    835s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:31    835s] GigaOpt running with 1 threads.
[09/05 00:36:31    835s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:36:31    835s] OPERPROF: Starting DPlace-Init at level 1, MEM:1327.4M
[09/05 00:36:31    835s] All LLGs are deleted
[09/05 00:36:31    835s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1327.4M
[09/05 00:36:31    835s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1327.4M
[09/05 00:36:31    835s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1327.4M
[09/05 00:36:31    835s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1327.4M
[09/05 00:36:31    835s] Core basic site is core_5040
[09/05 00:36:31    835s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:36:31    835s] SiteArray: use 131,072 bytes
[09/05 00:36:31    835s] SiteArray: current memory after site array memory allocation 1327.4M
[09/05 00:36:31    835s] SiteArray: FP blocked sites are writable
[09/05 00:36:31    835s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:36:31    835s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1327.4M
[09/05 00:36:31    835s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1327.4M
[09/05 00:36:31    835s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.065, MEM:1327.4M
[09/05 00:36:31    835s] OPERPROF:     Starting CMU at level 3, MEM:1327.4M
[09/05 00:36:31    835s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1327.4M
[09/05 00:36:31    835s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:1327.4M
[09/05 00:36:31    835s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1327.4MB).
[09/05 00:36:31    835s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.070, MEM:1327.4M
[09/05 00:36:31    835s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:31    835s] LayerId::1 widthSet size::1
[09/05 00:36:31    835s] LayerId::2 widthSet size::1
[09/05 00:36:31    835s] LayerId::3 widthSet size::1
[09/05 00:36:31    835s] LayerId::4 widthSet size::1
[09/05 00:36:31    835s] LayerId::5 widthSet size::1
[09/05 00:36:31    835s] LayerId::6 widthSet size::1
[09/05 00:36:31    835s] Initializing multi-corner resistance tables ...
[09/05 00:36:31    835s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.099221 ; aWlH: 0.000000 ; Pmax: 0.816100 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:36:31    835s] 
[09/05 00:36:31    835s] Creating Lib Analyzer ...
[09/05 00:36:31    835s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:31    835s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:36:31    835s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:36:31    835s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:36:31    835s] 
[09/05 00:36:31    835s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:36:34    838s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:58 mem=1331.4M
[09/05 00:36:34    838s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:58 mem=1331.4M
[09/05 00:36:34    838s] Creating Lib Analyzer, finished. 
[09/05 00:36:34    838s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[09/05 00:36:34    838s] Effort level <high> specified for reg2reg path_group
[09/05 00:36:34    838s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:36:34    838s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:36:34    838s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:36:34    838s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:36:34    838s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:36:34    838s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:36:34    838s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:36:34    838s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:36:34    838s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:36:34    838s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:36:34    838s] 	...
[09/05 00:36:34    838s] 	Reporting only the 20 first cells found...
[09/05 00:36:34    838s] 
[09/05 00:36:34    838s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1052.8M, totSessionCpu=0:13:58 **
[09/05 00:36:34    838s] setExtractRCMode -engine preRoute
[09/05 00:36:34    838s] *** optDesign -postCTS ***
[09/05 00:36:34    838s] DRC Margin: user margin 0.0; extra margin 0.2
[09/05 00:36:34    838s] Hold Target Slack: user slack 0
[09/05 00:36:34    838s] Setup Target Slack: user slack 0; extra slack 0.0
[09/05 00:36:34    838s] setUsefulSkewMode -ecoRoute false
[09/05 00:36:34    838s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1331.4M
[09/05 00:36:34    838s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1331.4M
[09/05 00:36:34    838s] Deleting Cell Server ...
[09/05 00:36:34    838s] Deleting Lib Analyzer.
[09/05 00:36:34    838s] Multi-VT timing optimization disabled based on library information.
[09/05 00:36:34    838s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:36:34    838s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:36:34    838s] Summary for sequential cells identification: 
[09/05 00:36:34    838s]   Identified SBFF number: 42
[09/05 00:36:34    838s]   Identified MBFF number: 0
[09/05 00:36:34    838s]   Identified SB Latch number: 0
[09/05 00:36:34    838s]   Identified MB Latch number: 0
[09/05 00:36:34    838s]   Not identified SBFF number: 10
[09/05 00:36:34    838s]   Not identified MBFF number: 0
[09/05 00:36:34    838s]   Not identified SB Latch number: 0
[09/05 00:36:34    838s]   Not identified MB Latch number: 0
[09/05 00:36:34    838s]   Number of sequential cells which are not FFs: 27
[09/05 00:36:34    838s]  Visiting view : setup
[09/05 00:36:34    838s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:36:34    838s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:36:34    838s]  Visiting view : hold
[09/05 00:36:34    838s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:36:34    838s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:36:34    838s]  Setting StdDelay to 53.60
[09/05 00:36:34    838s] Creating Cell Server, finished. 
[09/05 00:36:34    838s] 
[09/05 00:36:34    838s] Deleting Cell Server ...
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] All LLGs are deleted
[09/05 00:36:34    838s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1331.4M
[09/05 00:36:34    838s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1331.4M
[09/05 00:36:34    838s] Start to check current routing status for nets...
[09/05 00:36:34    838s] All nets are already routed correctly.
[09/05 00:36:34    838s] End to check current routing status for nets (mem=1331.4M)
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:36:34    838s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:36:34    838s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:36:34    838s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:36:34    838s] RC Extraction called in multi-corner(1) mode.
[09/05 00:36:34    838s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:36:34    838s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:36:34    838s] RCMode: PreRoute
[09/05 00:36:34    838s]       RC Corner Indexes            0   
[09/05 00:36:34    838s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:36:34    838s] Resistance Scaling Factor    : 1.00000 
[09/05 00:36:34    838s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:36:34    838s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:36:34    838s] Shrink Factor                : 1.00000
[09/05 00:36:34    838s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:36:34    838s] LayerId::1 widthSet size::1
[09/05 00:36:34    838s] LayerId::2 widthSet size::1
[09/05 00:36:34    838s] LayerId::3 widthSet size::1
[09/05 00:36:34    838s] LayerId::4 widthSet size::1
[09/05 00:36:34    838s] LayerId::5 widthSet size::1
[09/05 00:36:34    838s] LayerId::6 widthSet size::1
[09/05 00:36:34    838s] Updating RC grid for preRoute extraction ...
[09/05 00:36:34    838s] Initializing multi-corner resistance tables ...
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:36:34    838s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.099221 ; aWlH: 0.000000 ; Pmax: 0.816100 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:36:34    838s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1331.438M)
[09/05 00:36:34    838s] AAE DB initialization (MEM=1360.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:34    838s] Compute RC Scale Done ...
[09/05 00:36:34    838s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1449.0M
[09/05 00:36:34    838s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1449.0M
[09/05 00:36:34    838s] Fast DP-INIT is on for default
[09/05 00:36:34    838s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1449.0M
[09/05 00:36:34    838s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1449.0M
[09/05 00:36:34    838s] Starting delay calculation for Setup views
[09/05 00:36:34    838s] #################################################################################
[09/05 00:36:34    838s] # Design Stage: PostRoute
[09/05 00:36:34    838s] # Design Name: alu_top_module
[09/05 00:36:34    838s] # Design Mode: 90nm
[09/05 00:36:34    838s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:36:34    838s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:36:34    838s] # Signoff Settings: SI Off 
[09/05 00:36:34    838s] #################################################################################
[09/05 00:36:34    838s] Calculate delays in BcWc mode...
[09/05 00:36:34    838s] Topological Sorting (REAL = 0:00:00.0, MEM = 1447.0M, InitMEM = 1447.0M)
[09/05 00:36:34    838s] Start delay calculation (fullDC) (1 T). (MEM=1446.95)
[09/05 00:36:34    838s] *** Calculating scaling factor for worst_case libraries using the default operating condition of each library.
[09/05 00:36:34    838s] Start AAE Lib Loading. (MEM=1463.16)
[09/05 00:36:34    838s] End AAE Lib Loading. (MEM=1472.7 CPU=0:00:00.0 Real=0:00:00.0)
[09/05 00:36:34    838s] End AAE Lib Interpolated Model. (MEM=1472.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:36:34    838s] First Iteration Infinite Tw... 
[09/05 00:36:34    838s] Total number of fetched objects 259
[09/05 00:36:34    838s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:36:34    838s] End delay calculation. (MEM=1458.23 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:36:35    838s] End delay calculation (fullDC). (MEM=1431.15 CPU=0:00:00.2 REAL=0:00:01.0)
[09/05 00:36:35    838s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1431.1M) ***
[09/05 00:36:35    838s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:13:59 mem=1431.1M)
[09/05 00:36:35    838s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1122.5M, totSessionCpu=0:13:59 **
[09/05 00:36:35    838s] ** INFO : this run is activating low effort ccoptDesign flow
[09/05 00:36:35    838s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:36:35    838s] ### Creating PhyDesignMc. totSessionCpu=0:13:59 mem=1390.4M
[09/05 00:36:35    838s] OPERPROF: Starting DPlace-Init at level 1, MEM:1390.4M
[09/05 00:36:35    838s] #spOpts: mergeVia=F 
[09/05 00:36:35    838s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1390.4M
[09/05 00:36:35    838s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1390.4M
[09/05 00:36:35    838s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1390.4MB).
[09/05 00:36:35    838s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:1390.4M
[09/05 00:36:35    838s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:36:35    838s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:59 mem=1390.4M
[09/05 00:36:35    838s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:36:35    838s] #optDebug: fT-E <X 2 0 0 1>
[09/05 00:36:35    838s] *** Starting optimizing excluded clock nets MEM= 1390.4M) ***
[09/05 00:36:35    838s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1390.4M) ***
[09/05 00:36:35    838s] *** Starting optimizing excluded clock nets MEM= 1390.4M) ***
[09/05 00:36:35    838s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1390.4M) ***
[09/05 00:36:35    838s] Info: Done creating the CCOpt slew target map.
[09/05 00:36:35    838s] Begin: GigaOpt high fanout net optimization
[09/05 00:36:35    838s] GigaOpt HFN: use maxLocalDensity 1.2
[09/05 00:36:35    838s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/05 00:36:35    838s] Info: 31 io nets excluded
[09/05 00:36:35    838s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:36:35    838s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:59.0/0:50:48.2 (0.3), mem = 1390.4M
[09/05 00:36:35    838s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.24
[09/05 00:36:35    838s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:36:35    838s] ### Creating PhyDesignMc. totSessionCpu=0:13:59 mem=1398.4M
[09/05 00:36:35    838s] OPERPROF: Starting DPlace-Init at level 1, MEM:1398.4M
[09/05 00:36:35    838s] #spOpts: mergeVia=F 
[09/05 00:36:35    838s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1398.4M
[09/05 00:36:35    838s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1398.4M
[09/05 00:36:35    838s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1398.4MB).
[09/05 00:36:35    838s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1398.4M
[09/05 00:36:35    838s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:36:35    838s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:59 mem=1398.4M
[09/05 00:36:35    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:35    838s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:35    838s] ### Creating LA Mngr. totSessionCpu=0:13:59 mem=1398.4M
[09/05 00:36:35    839s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:36:37    841s] ### Creating LA Mngr, finished. totSessionCpu=0:14:01 mem=1414.4M
[09/05 00:36:37    841s] 
[09/05 00:36:37    841s] Creating Lib Analyzer ...
[09/05 00:36:37    841s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:37    841s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:36:37    841s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:36:37    841s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:36:37    841s] 
[09/05 00:36:37    841s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:36:40    843s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:04 mem=1414.4M
[09/05 00:36:40    843s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:04 mem=1414.4M
[09/05 00:36:40    843s] Creating Lib Analyzer, finished. 
[09/05 00:36:40    843s] 
[09/05 00:36:40    843s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.4377} {6, 0.137, 0.4377} 
[09/05 00:36:40    843s] ### Creating LA Mngr. totSessionCpu=0:14:04 mem=1414.4M
[09/05 00:36:40    843s] ### Creating LA Mngr, finished. totSessionCpu=0:14:04 mem=1414.4M
[09/05 00:36:42    846s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:36:42    846s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:36:42    846s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.24
[09/05 00:36:42    846s] *** DrvOpt [finish] : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:14:06.7/0:50:55.9 (0.3), mem = 1414.4M
[09/05 00:36:42    846s] 
[09/05 00:36:42    846s] =============================================================================================
[09/05 00:36:42    846s]  Step TAT Report for DrvOpt #6
[09/05 00:36:42    846s] =============================================================================================
[09/05 00:36:42    846s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:36:42    846s] ---------------------------------------------------------------------------------------------
[09/05 00:36:42    846s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/05 00:36:42    846s] [ LibAnalyzerInit        ]      2   0:00:04.9  (  63.6 % )     0:00:04.9 /  0:00:04.9    1.0
[09/05 00:36:42    846s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:36:42    846s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:36:42    846s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:04.9 /  0:00:04.9    1.0
[09/05 00:36:42    846s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:36:42    846s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:36:42    846s] [ MISC                   ]          0:00:02.8  (  35.7 % )     0:00:02.8 /  0:00:02.7    1.0
[09/05 00:36:42    846s] ---------------------------------------------------------------------------------------------
[09/05 00:36:42    846s]  DrvOpt #6 TOTAL                    0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:07.7    1.0
[09/05 00:36:42    846s] ---------------------------------------------------------------------------------------------
[09/05 00:36:42    846s] 
[09/05 00:36:42    846s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/05 00:36:42    846s] End: GigaOpt high fanout net optimization
[09/05 00:36:42    846s] Deleting Lib Analyzer.
[09/05 00:36:42    846s] Begin: GigaOpt Global Optimization
[09/05 00:36:42    846s] *info: use new DP (enabled)
[09/05 00:36:42    846s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/05 00:36:42    846s] Info: 31 io nets excluded
[09/05 00:36:42    846s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:36:42    846s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:06.7/0:50:56.0 (0.3), mem = 1414.4M
[09/05 00:36:42    846s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.25
[09/05 00:36:42    846s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:36:42    846s] ### Creating PhyDesignMc. totSessionCpu=0:14:07 mem=1414.4M
[09/05 00:36:42    846s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:36:42    846s] OPERPROF: Starting DPlace-Init at level 1, MEM:1414.4M
[09/05 00:36:42    846s] #spOpts: mergeVia=F 
[09/05 00:36:42    846s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1414.4M
[09/05 00:36:42    846s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1414.4M
[09/05 00:36:42    846s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1414.4MB).
[09/05 00:36:42    846s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1414.4M
[09/05 00:36:42    846s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:36:42    846s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:07 mem=1414.4M
[09/05 00:36:42    846s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:42    846s] 
[09/05 00:36:42    846s] Creating Lib Analyzer ...
[09/05 00:36:42    846s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:42    846s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:36:42    846s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:36:42    846s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:36:42    846s] 
[09/05 00:36:42    846s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:36:45    849s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:09 mem=1414.4M
[09/05 00:36:45    849s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:09 mem=1414.4M
[09/05 00:36:45    849s] Creating Lib Analyzer, finished. 
[09/05 00:36:45    849s] 
[09/05 00:36:45    849s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:36:45    849s] ### Creating LA Mngr. totSessionCpu=0:14:09 mem=1414.4M
[09/05 00:36:45    849s] ### Creating LA Mngr, finished. totSessionCpu=0:14:09 mem=1414.4M
[09/05 00:36:52    856s] *info: 31 io nets excluded
[09/05 00:36:52    856s] *info: 1 clock net excluded
[09/05 00:36:52    856s] *info: 5 special nets excluded.
[09/05 00:36:52    856s] *info: 7 no-driver nets excluded.
[09/05 00:36:54    858s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1433.5M
[09/05 00:36:54    858s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1433.5M
[09/05 00:36:54    858s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:36:54    858s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:36:54    858s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
[09/05 00:36:54    858s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:36:54    858s] |   0.000|   0.000|     5.18%|   0:00:00.0| 1433.5M|     setup|       NA| NA                |
[09/05 00:36:54    858s] +--------+--------+----------+------------+--------+----------+---------+-------------------+
[09/05 00:36:54    858s] 
[09/05 00:36:54    858s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1433.5M) ***
[09/05 00:36:54    858s] 
[09/05 00:36:54    858s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1433.5M) ***
[09/05 00:36:54    858s] Bottom Preferred Layer:
[09/05 00:36:54    858s]     None
[09/05 00:36:54    858s] Via Pillar Rule:
[09/05 00:36:54    858s]     None
[09/05 00:36:54    858s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/05 00:36:54    858s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:36:54    858s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.25
[09/05 00:36:54    858s] *** SetupOpt [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 0:14:18.3/0:51:07.6 (0.3), mem = 1414.4M
[09/05 00:36:54    858s] 
[09/05 00:36:54    858s] =============================================================================================
[09/05 00:36:54    858s]  Step TAT Report for GlobalOpt #4
[09/05 00:36:54    858s] =============================================================================================
[09/05 00:36:54    858s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:36:54    858s] ---------------------------------------------------------------------------------------------
[09/05 00:36:54    858s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:36:54    858s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  21.2 % )     0:00:02.4 /  0:00:02.5    1.0
[09/05 00:36:54    858s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:36:54    858s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:36:54    858s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.5 /  0:00:02.5    1.0
[09/05 00:36:54    858s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:36:54    858s] [ TransformInit          ]      1   0:00:08.8  (  76.1 % )     0:00:08.8 /  0:00:08.8    1.0
[09/05 00:36:54    858s] [ MISC                   ]          0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:36:54    858s] ---------------------------------------------------------------------------------------------
[09/05 00:36:54    858s]  GlobalOpt #4 TOTAL                 0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:11.6    1.0
[09/05 00:36:54    858s] ---------------------------------------------------------------------------------------------
[09/05 00:36:54    858s] 
[09/05 00:36:54    858s] End: GigaOpt Global Optimization
[09/05 00:36:54    858s] *** Check timing (0:00:00.0)
[09/05 00:36:54    858s] Deleting Lib Analyzer.
[09/05 00:36:54    858s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[09/05 00:36:54    858s] Info: 31 io nets excluded
[09/05 00:36:54    858s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:36:54    858s] ### Creating LA Mngr. totSessionCpu=0:14:18 mem=1412.4M
[09/05 00:36:54    858s] ### Creating LA Mngr, finished. totSessionCpu=0:14:18 mem=1412.4M
[09/05 00:36:54    858s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/05 00:36:54    858s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1412.4M
[09/05 00:36:54    858s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1412.4M
[09/05 00:36:54    858s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:54    858s] Begin: GigaOpt Optimization in WNS mode
[09/05 00:36:54    858s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[09/05 00:36:54    858s] Info: 31 io nets excluded
[09/05 00:36:54    858s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:36:54    858s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:18.4/0:51:07.6 (0.3), mem = 1408.4M
[09/05 00:36:54    858s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.26
[09/05 00:36:54    858s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:36:54    858s] ### Creating PhyDesignMc. totSessionCpu=0:14:18 mem=1408.4M
[09/05 00:36:54    858s] OPERPROF: Starting DPlace-Init at level 1, MEM:1408.4M
[09/05 00:36:54    858s] #spOpts: mergeVia=F 
[09/05 00:36:54    858s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1408.4M
[09/05 00:36:54    858s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1408.4M
[09/05 00:36:54    858s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1408.4MB).
[09/05 00:36:54    858s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1408.4M
[09/05 00:36:54    858s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:36:54    858s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:18 mem=1408.4M
[09/05 00:36:54    858s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:54    858s] 
[09/05 00:36:54    858s] Creating Lib Analyzer ...
[09/05 00:36:54    858s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:36:54    858s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:36:54    858s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:36:54    858s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:36:54    858s] 
[09/05 00:36:54    858s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:36:57    860s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:21 mem=1412.4M
[09/05 00:36:57    860s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:21 mem=1412.4M
[09/05 00:36:57    860s] Creating Lib Analyzer, finished. 
[09/05 00:36:57    860s] 
[09/05 00:36:57    860s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:36:57    860s] ### Creating LA Mngr. totSessionCpu=0:14:21 mem=1412.4M
[09/05 00:36:57    860s] ### Creating LA Mngr, finished. totSessionCpu=0:14:21 mem=1412.4M
[09/05 00:37:03    867s] *info: 31 io nets excluded
[09/05 00:37:03    867s] *info: 1 clock net excluded
[09/05 00:37:03    867s] *info: 5 special nets excluded.
[09/05 00:37:03    867s] *info: 7 no-driver nets excluded.
[09/05 00:37:05    869s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.9
[09/05 00:37:05    869s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:37:05    869s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
[09/05 00:37:05    869s] Bottom Preferred Layer:
[09/05 00:37:05    869s]     None
[09/05 00:37:05    869s] Via Pillar Rule:
[09/05 00:37:05    869s]     None
[09/05 00:37:05    869s] 
[09/05 00:37:05    869s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1431.5M) ***
[09/05 00:37:05    869s] 
[09/05 00:37:05    869s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.9
[09/05 00:37:05    869s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:37:05    869s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.26
[09/05 00:37:05    869s] *** SetupOpt [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:14:29.8/0:51:19.1 (0.3), mem = 1412.4M
[09/05 00:37:05    869s] 
[09/05 00:37:05    869s] =============================================================================================
[09/05 00:37:05    869s]  Step TAT Report for WnsOpt #4
[09/05 00:37:05    869s] =============================================================================================
[09/05 00:37:05    869s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:37:05    869s] ---------------------------------------------------------------------------------------------
[09/05 00:37:05    869s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:05    869s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  22.7 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:37:05    869s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:05    869s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:37:05    869s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[09/05 00:37:05    869s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:05    869s] [ TransformInit          ]      1   0:00:08.8  (  77.0 % )     0:00:08.8 /  0:00:08.8    1.0
[09/05 00:37:05    869s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/05 00:37:05    869s] ---------------------------------------------------------------------------------------------
[09/05 00:37:05    869s]  WnsOpt #4 TOTAL                    0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:11.4    1.0
[09/05 00:37:05    869s] ---------------------------------------------------------------------------------------------
[09/05 00:37:05    869s] 
[09/05 00:37:05    869s] End: GigaOpt Optimization in WNS mode
[09/05 00:37:05    869s] Deleting Lib Analyzer.
[09/05 00:37:05    869s] Begin: GigaOpt Optimization in TNS mode
[09/05 00:37:05    869s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[09/05 00:37:05    869s] Info: 31 io nets excluded
[09/05 00:37:05    869s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:37:05    869s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:29.8/0:51:19.1 (0.3), mem = 1410.4M
[09/05 00:37:05    869s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.27
[09/05 00:37:05    869s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:37:05    869s] ### Creating PhyDesignMc. totSessionCpu=0:14:30 mem=1410.4M
[09/05 00:37:05    869s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:37:05    869s] OPERPROF: Starting DPlace-Init at level 1, MEM:1410.4M
[09/05 00:37:05    869s] #spOpts: mergeVia=F 
[09/05 00:37:05    869s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1410.4M
[09/05 00:37:05    869s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1410.4M
[09/05 00:37:05    869s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1410.4MB).
[09/05 00:37:05    869s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1410.4M
[09/05 00:37:05    869s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:37:05    869s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:30 mem=1410.4M
[09/05 00:37:05    869s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:05    869s] 
[09/05 00:37:05    869s] Creating Lib Analyzer ...
[09/05 00:37:05    869s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:06    869s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:37:06    869s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:37:06    869s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:37:06    869s] 
[09/05 00:37:06    869s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:37:08    872s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:32 mem=1412.4M
[09/05 00:37:08    872s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:32 mem=1412.4M
[09/05 00:37:08    872s] Creating Lib Analyzer, finished. 
[09/05 00:37:08    872s] 
[09/05 00:37:08    872s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:37:08    872s] ### Creating LA Mngr. totSessionCpu=0:14:32 mem=1412.4M
[09/05 00:37:08    872s] ### Creating LA Mngr, finished. totSessionCpu=0:14:32 mem=1412.4M
[09/05 00:37:14    878s] *info: 31 io nets excluded
[09/05 00:37:14    878s] *info: 1 clock net excluded
[09/05 00:37:14    878s] *info: 5 special nets excluded.
[09/05 00:37:14    878s] *info: 7 no-driver nets excluded.
[09/05 00:37:16    880s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.10
[09/05 00:37:16    880s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[09/05 00:37:16    880s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
[09/05 00:37:16    880s] Optimizer TNS Opt
[09/05 00:37:16    880s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:37:16    880s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1431.5M
[09/05 00:37:16    880s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1431.5M
[09/05 00:37:17    881s] 
[09/05 00:37:17    881s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1431.5M) ***
[09/05 00:37:17    881s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
[09/05 00:37:17    881s] Bottom Preferred Layer:
[09/05 00:37:17    881s]     None
[09/05 00:37:17    881s] Via Pillar Rule:
[09/05 00:37:17    881s]     None
[09/05 00:37:17    881s] 
[09/05 00:37:17    881s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1431.5M) ***
[09/05 00:37:17    881s] 
[09/05 00:37:17    881s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.10
[09/05 00:37:17    881s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:37:17    881s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.27
[09/05 00:37:17    881s] *** SetupOpt [finish] : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 0:14:41.1/0:51:30.3 (0.3), mem = 1412.4M
[09/05 00:37:17    881s] 
[09/05 00:37:17    881s] =============================================================================================
[09/05 00:37:17    881s]  Step TAT Report for TnsOpt #6
[09/05 00:37:17    881s] =============================================================================================
[09/05 00:37:17    881s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:37:17    881s] ---------------------------------------------------------------------------------------------
[09/05 00:37:17    881s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:17    881s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  19.8 % )     0:00:02.2 /  0:00:02.2    1.0
[09/05 00:37:17    881s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:17    881s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/05 00:37:17    881s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.2 /  0:00:02.2    1.0
[09/05 00:37:17    881s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:17    881s] [ TransformInit          ]      1   0:00:08.8  (  77.7 % )     0:00:08.8 /  0:00:08.8    1.0
[09/05 00:37:17    881s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:17    881s] [ MISC                   ]          0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.3    1.0
[09/05 00:37:17    881s] ---------------------------------------------------------------------------------------------
[09/05 00:37:17    881s]  TnsOpt #6 TOTAL                    0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:11.3    1.0
[09/05 00:37:17    881s] ---------------------------------------------------------------------------------------------
[09/05 00:37:17    881s] 
[09/05 00:37:17    881s] End: GigaOpt Optimization in TNS mode
[09/05 00:37:17    881s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/05 00:37:17    881s] Info: 31 io nets excluded
[09/05 00:37:17    881s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:37:17    881s] ### Creating LA Mngr. totSessionCpu=0:14:41 mem=1410.4M
[09/05 00:37:17    881s] ### Creating LA Mngr, finished. totSessionCpu=0:14:41 mem=1410.4M
[09/05 00:37:17    881s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:37:17    881s] ### Creating PhyDesignMc. totSessionCpu=0:14:41 mem=1429.5M
[09/05 00:37:17    881s] OPERPROF: Starting DPlace-Init at level 1, MEM:1429.5M
[09/05 00:37:17    881s] #spOpts: mergeVia=F 
[09/05 00:37:17    881s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1429.5M
[09/05 00:37:17    881s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1429.5M
[09/05 00:37:17    881s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1429.5MB).
[09/05 00:37:17    881s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1429.5M
[09/05 00:37:17    881s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:37:17    881s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:41 mem=1429.5M
[09/05 00:37:17    881s] Begin: Area Reclaim Optimization
[09/05 00:37:17    881s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:41.1/0:51:30.4 (0.3), mem = 1429.5M
[09/05 00:37:17    881s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.28
[09/05 00:37:17    881s] 
[09/05 00:37:17    881s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.5471} {6, 0.137, 0.5471} 
[09/05 00:37:17    881s] ### Creating LA Mngr. totSessionCpu=0:14:41 mem=1429.5M
[09/05 00:37:17    881s] ### Creating LA Mngr, finished. totSessionCpu=0:14:41 mem=1429.5M
[09/05 00:37:17    881s] Usable buffer cells for single buffer setup transform:
[09/05 00:37:17    881s] BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
[09/05 00:37:17    881s] Number of usable buffer cells above: 14
[09/05 00:37:18    882s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1429.5M
[09/05 00:37:18    882s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1429.5M
[09/05 00:37:18    882s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.18
[09/05 00:37:18    882s] +----------+---------+--------+--------+------------+--------+
[09/05 00:37:18    882s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/05 00:37:18    882s] +----------+---------+--------+--------+------------+--------+
[09/05 00:37:18    882s] |     5.18%|        -|   0.100|   0.000|   0:00:00.0| 1429.5M|
[09/05 00:37:18    882s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
[09/05 00:37:18    882s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:37:18    882s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
[09/05 00:37:18    882s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
[09/05 00:37:18    882s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
[09/05 00:37:18    882s] #optDebug: <stH: 5.0400 MiSeL: 90.0330>
[09/05 00:37:18    882s] |     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
[09/05 00:37:18    882s] +----------+---------+--------+--------+------------+--------+
[09/05 00:37:18    882s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 5.18
[09/05 00:37:18    882s] 
[09/05 00:37:18    882s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/05 00:37:18    882s] --------------------------------------------------------------
[09/05 00:37:18    882s] |                                   | Total     | Sequential |
[09/05 00:37:18    882s] --------------------------------------------------------------
[09/05 00:37:18    882s] | Num insts resized                 |       0  |       0    |
[09/05 00:37:18    882s] | Num insts undone                  |       0  |       0    |
[09/05 00:37:18    882s] | Num insts Downsized               |       0  |       0    |
[09/05 00:37:18    882s] | Num insts Samesized               |       0  |       0    |
[09/05 00:37:18    882s] | Num insts Upsized                 |       0  |       0    |
[09/05 00:37:18    882s] | Num multiple commits+uncommits    |       0  |       -    |
[09/05 00:37:18    882s] --------------------------------------------------------------
[09/05 00:37:18    882s] Bottom Preferred Layer:
[09/05 00:37:18    882s]     None
[09/05 00:37:18    882s] Via Pillar Rule:
[09/05 00:37:18    882s]     None
[09/05 00:37:18    882s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[09/05 00:37:18    882s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1450.1M
[09/05 00:37:18    882s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1450.1M
[09/05 00:37:18    882s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1450.1M
[09/05 00:37:18    882s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1450.1M
[09/05 00:37:18    882s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1450.1M
[09/05 00:37:18    882s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1450.1M
[09/05 00:37:18    882s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:1450.1M
[09/05 00:37:18    882s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1450.1M
[09/05 00:37:18    882s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20244.8
[09/05 00:37:18    882s] OPERPROF: Starting RefinePlace at level 1, MEM:1450.1M
[09/05 00:37:18    882s] *** Starting refinePlace (0:14:42 mem=1450.1M) ***
[09/05 00:37:18    882s] Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:37:18    882s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:37:18    882s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1450.1M
[09/05 00:37:18    882s] Starting refinePlace ...
[09/05 00:37:18    882s] 
[09/05 00:37:18    882s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:37:18    882s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:37:18    882s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1450.1MB) @(0:14:42 - 0:14:42).
[09/05 00:37:18    882s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:37:18    882s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1450.1MB
[09/05 00:37:18    882s] Statistics of distance of Instance movement in refine placement:
[09/05 00:37:18    882s]   maximum (X+Y) =         0.00 um
[09/05 00:37:18    882s]   mean    (X+Y) =         0.00 um
[09/05 00:37:18    882s] Summary Report:
[09/05 00:37:18    882s] Instances move: 0 (out of 207 movable)
[09/05 00:37:18    882s] Instances flipped: 0
[09/05 00:37:18    882s] Mean displacement: 0.00 um
[09/05 00:37:18    882s] Max displacement: 0.00 um 
[09/05 00:37:18    882s] Total instances moved : 0
[09/05 00:37:18    882s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.005, MEM:1450.1M
[09/05 00:37:18    882s] Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:37:18    882s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1450.1MB
[09/05 00:37:18    882s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1450.1MB) @(0:14:42 - 0:14:42).
[09/05 00:37:18    882s] *** Finished refinePlace (0:14:42 mem=1450.1M) ***
[09/05 00:37:18    882s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20244.8
[09/05 00:37:18    882s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.008, MEM:1450.1M
[09/05 00:37:18    882s] *** maximum move = 0.00 um ***
[09/05 00:37:18    882s] *** Finished re-routing un-routed nets (1450.1M) ***
[09/05 00:37:18    882s] OPERPROF: Starting DPlace-Init at level 1, MEM:1469.2M
[09/05 00:37:18    882s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1469.2M
[09/05 00:37:18    882s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1469.2M
[09/05 00:37:18    882s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1469.2M
[09/05 00:37:18    882s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1469.2M
[09/05 00:37:18    882s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1469.2M
[09/05 00:37:18    882s] 
[09/05 00:37:18    882s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1469.2M) ***
[09/05 00:37:18    882s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.28
[09/05 00:37:18    882s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:14:42.3/0:51:31.6 (0.3), mem = 1469.2M
[09/05 00:37:18    882s] 
[09/05 00:37:18    882s] =============================================================================================
[09/05 00:37:18    882s]  Step TAT Report for AreaOpt #5
[09/05 00:37:18    882s] =============================================================================================
[09/05 00:37:18    882s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:37:18    882s] ---------------------------------------------------------------------------------------------
[09/05 00:37:18    882s] [ RefinePlace            ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.1
[09/05 00:37:18    882s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:18    882s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:18    882s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:18    882s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:18    882s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.1    1.0
[09/05 00:37:18    882s] [ OptGetWeight           ]     48   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.2
[09/05 00:37:18    882s] [ OptEval                ]     48   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.1    1.1
[09/05 00:37:18    882s] [ OptCommit              ]     48   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:18    882s] [ PostCommitDelayCalc    ]     49   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/05 00:37:18    882s] [ MISC                   ]          0:00:01.0  (  81.2 % )     0:00:01.0 /  0:00:01.0    1.0
[09/05 00:37:18    882s] ---------------------------------------------------------------------------------------------
[09/05 00:37:18    882s]  AreaOpt #5 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[09/05 00:37:18    882s] ---------------------------------------------------------------------------------------------
[09/05 00:37:18    882s] 
[09/05 00:37:18    882s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:37:18    882s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1412.09M, totSessionCpu=0:14:42).
[09/05 00:37:18    882s] All LLGs are deleted
[09/05 00:37:18    882s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1412.1M
[09/05 00:37:18    882s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1412.1M
[09/05 00:37:18    882s] ### Creating LA Mngr. totSessionCpu=0:14:42 mem=1412.1M
[09/05 00:37:18    882s] ### Creating LA Mngr, finished. totSessionCpu=0:14:42 mem=1412.1M
[09/05 00:37:18    882s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Started Loading and Dumping File ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Reading DB...
[09/05 00:37:18    882s] (I)       Read data from FE... (mem=1412.1M)
[09/05 00:37:18    882s] (I)       Read nodes and places... (mem=1412.1M)
[09/05 00:37:18    882s] (I)       Done Read nodes and places (cpu=0.000s, mem=1412.1M)
[09/05 00:37:18    882s] (I)       Read nets... (mem=1412.1M)
[09/05 00:37:18    882s] (I)       Done Read nets (cpu=0.000s, mem=1412.1M)
[09/05 00:37:18    882s] (I)       Done Read data from FE (cpu=0.000s, mem=1412.1M)
[09/05 00:37:18    882s] (I)       before initializing RouteDB syMemory usage = 1412.1 MB
[09/05 00:37:18    882s] (I)       == Non-default Options ==
[09/05 00:37:18    882s] (I)       Maximum routing layer                              : 6
[09/05 00:37:18    882s] (I)       Counted 937 PG shapes. We will not process PG shapes layer by layer.
[09/05 00:37:18    882s] (I)       Use row-based GCell size
[09/05 00:37:18    882s] (I)       GCell unit size  : 5040
[09/05 00:37:18    882s] (I)       GCell multiplier : 1
[09/05 00:37:18    882s] (I)       build grid graph
[09/05 00:37:18    882s] (I)       build grid graph start
[09/05 00:37:18    882s] [NR-eGR] Track table information for default rule: 
[09/05 00:37:18    882s] [NR-eGR] metal1 has no routable track
[09/05 00:37:18    882s] [NR-eGR] metal2 has single uniform track structure
[09/05 00:37:18    882s] [NR-eGR] metal3 has single uniform track structure
[09/05 00:37:18    882s] [NR-eGR] metal4 has single uniform track structure
[09/05 00:37:18    882s] [NR-eGR] metal5 has single uniform track structure
[09/05 00:37:18    882s] [NR-eGR] metal6 has single uniform track structure
[09/05 00:37:18    882s] (I)       build grid graph end
[09/05 00:37:18    882s] (I)       ===========================================================================
[09/05 00:37:18    882s] (I)       == Report All Rule Vias ==
[09/05 00:37:18    882s] (I)       ===========================================================================
[09/05 00:37:18    882s] (I)        Via Rule : (Default)
[09/05 00:37:18    882s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/05 00:37:18    882s] (I)       ---------------------------------------------------------------------------
[09/05 00:37:18    882s] (I)        1    4 : VIA12_VV                   33 : VIA12_HH_2cut_E          
[09/05 00:37:18    882s] (I)        2    7 : VIA23_VH                   43 : VIA23_HH_2cut_E          
[09/05 00:37:18    882s] (I)        3   11 : VIA34_VH                   53 : VIA34_HH_2cut_E          
[09/05 00:37:18    882s] (I)        4   15 : VIA45_VH                   63 : VIA45_HH_2cut_E          
[09/05 00:37:18    882s] (I)        5   17 : VIA56_HH                   73 : VIA56_HH_2cut_E          
[09/05 00:37:18    882s] (I)       ===========================================================================
[09/05 00:37:18    882s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Num PG vias on layer 2 : 0
[09/05 00:37:18    882s] (I)       Num PG vias on layer 3 : 0
[09/05 00:37:18    882s] (I)       Num PG vias on layer 4 : 0
[09/05 00:37:18    882s] (I)       Num PG vias on layer 5 : 0
[09/05 00:37:18    882s] (I)       Num PG vias on layer 6 : 0
[09/05 00:37:18    882s] [NR-eGR] Read 1195 PG shapes
[09/05 00:37:18    882s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] [NR-eGR] #Routing Blockages  : 0
[09/05 00:37:18    882s] [NR-eGR] #Instance Blockages : 624
[09/05 00:37:18    882s] [NR-eGR] #PG Blockages       : 1195
[09/05 00:37:18    882s] [NR-eGR] #Halo Blockages     : 0
[09/05 00:37:18    882s] [NR-eGR] #Boundary Blockages : 0
[09/05 00:37:18    882s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/05 00:37:18    882s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/05 00:37:18    882s] (I)       readDataFromPlaceDB
[09/05 00:37:18    882s] (I)       Read net information..
[09/05 00:37:18    882s] [NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[09/05 00:37:18    882s] (I)       Read testcase time = 0.000 seconds
[09/05 00:37:18    882s] 
[09/05 00:37:18    882s] (I)       early_global_route_priority property id does not exist.
[09/05 00:37:18    882s] (I)       Start initializing grid graph
[09/05 00:37:18    882s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/05 00:37:18    882s] (I)       End initializing grid graph
[09/05 00:37:18    882s] (I)       Model blockages into capacity
[09/05 00:37:18    882s] (I)       Read Num Blocks=2661  Num Prerouted Wires=0  Num CS=0
[09/05 00:37:18    882s] (I)       Started Modeling ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Layer 1 (V) : #blockages 960 : #preroutes 0
[09/05 00:37:18    882s] (I)       Layer 2 (H) : #blockages 853 : #preroutes 0
[09/05 00:37:18    882s] (I)       Layer 3 (V) : #blockages 406 : #preroutes 0
[09/05 00:37:18    882s] (I)       Layer 4 (H) : #blockages 274 : #preroutes 0
[09/05 00:37:18    882s] (I)       Layer 5 (V) : #blockages 168 : #preroutes 0
[09/05 00:37:18    882s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       -- layer congestion ratio --
[09/05 00:37:18    882s] (I)       Layer 1 : 0.100000
[09/05 00:37:18    882s] (I)       Layer 2 : 0.700000
[09/05 00:37:18    882s] (I)       Layer 3 : 0.700000
[09/05 00:37:18    882s] (I)       Layer 4 : 0.700000
[09/05 00:37:18    882s] (I)       Layer 5 : 0.700000
[09/05 00:37:18    882s] (I)       Layer 6 : 0.700000
[09/05 00:37:18    882s] (I)       ----------------------------
[09/05 00:37:18    882s] (I)       Number of ignored nets = 0
[09/05 00:37:18    882s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/05 00:37:18    882s] (I)       Number of clock nets = 1.  Ignored: No
[09/05 00:37:18    882s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/05 00:37:18    882s] (I)       Number of special nets = 0.  Ignored: Yes
[09/05 00:37:18    882s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/05 00:37:18    882s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/05 00:37:18    882s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/05 00:37:18    882s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/05 00:37:18    882s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/05 00:37:18    882s] (I)       Before initializing Early Global Route syMemory usage = 1412.1 MB
[09/05 00:37:18    882s] (I)       Ndr track 0 does not exist
[09/05 00:37:18    882s] (I)       ---------------------Grid Graph Info--------------------
[09/05 00:37:18    882s] (I)       Routing area        : (-392000, -431100) - (392000, 431100)
[09/05 00:37:18    882s] (I)       Core area           : (-121060, -160060) - (121060, 157460)
[09/05 00:37:18    882s] (I)       Site width          :   620  (dbu)
[09/05 00:37:18    882s] (I)       Row height          :  5040  (dbu)
[09/05 00:37:18    882s] (I)       GCell width         :  5040  (dbu)
[09/05 00:37:18    882s] (I)       GCell height        :  5040  (dbu)
[09/05 00:37:18    882s] (I)       Grid                :   155   171     6
[09/05 00:37:18    882s] (I)       Layer numbers       :     1     2     3     4     5     6
[09/05 00:37:18    882s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[09/05 00:37:18    882s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[09/05 00:37:18    882s] (I)       Default wire width  :   240   280   280   280   280   440
[09/05 00:37:18    882s] (I)       Default wire space  :   240   280   280   280   280   440
[09/05 00:37:18    882s] (I)       Default wire pitch  :   480   560   560   560   560   880
[09/05 00:37:18    882s] (I)       Default pitch size  :   480   620   560   620   560   930
[09/05 00:37:18    882s] (I)       First track coord   :     0 -391690 -430820 -391690 -430820 -391380
[09/05 00:37:18    882s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  5.42
[09/05 00:37:18    882s] (I)       Total num of tracks :     0  1264  1539  1264  1539   843
[09/05 00:37:18    882s] (I)       Num of masks        :     1     1     1     1     1     1
[09/05 00:37:18    882s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/05 00:37:18    882s] (I)       --------------------------------------------------------
[09/05 00:37:18    882s] 
[09/05 00:37:18    882s] [NR-eGR] ============ Routing rule table ============
[09/05 00:37:18    882s] [NR-eGR] Rule id: 0  Nets: 228 
[09/05 00:37:18    882s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/05 00:37:18    882s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=930
[09/05 00:37:18    882s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:37:18    882s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/05 00:37:18    882s] [NR-eGR] ========================================
[09/05 00:37:18    882s] [NR-eGR] 
[09/05 00:37:18    882s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/05 00:37:18    882s] (I)       blocked tracks on layer2 : = 183381 / 216144 (84.84%)
[09/05 00:37:18    882s] (I)       blocked tracks on layer3 : = 196482 / 238545 (82.37%)
[09/05 00:37:18    882s] (I)       blocked tracks on layer4 : = 183371 / 216144 (84.84%)
[09/05 00:37:18    882s] (I)       blocked tracks on layer5 : = 57495 / 238545 (24.10%)
[09/05 00:37:18    882s] (I)       blocked tracks on layer6 : = 38610 / 144153 (26.78%)
[09/05 00:37:18    882s] (I)       After initializing Early Global Route syMemory usage = 1412.1 MB
[09/05 00:37:18    882s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Reset routing kernel
[09/05 00:37:18    882s] (I)       Started Global Routing ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       ============= Initialization =============
[09/05 00:37:18    882s] (I)       totalPins=789  totalGlobalPin=747 (94.68%)
[09/05 00:37:18    882s] (I)       Started Net group 1 ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Started Build MST ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Generate topology with single threads
[09/05 00:37:18    882s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       total 2D Cap : 399946 = (225729 H, 174217 V)
[09/05 00:37:18    882s] [NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[09/05 00:37:18    882s] (I)       
[09/05 00:37:18    882s] (I)       ============  Phase 1a Route ============
[09/05 00:37:18    882s] (I)       Started Phase 1a ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Started Pattern routing ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/05 00:37:18    882s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.82% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:37:18    882s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       
[09/05 00:37:18    882s] (I)       ============  Phase 1b Route ============
[09/05 00:37:18    882s] (I)       Started Phase 1b ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Started Monotonic routing ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.82% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:37:18    882s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310904e+04um
[09/05 00:37:18    882s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       
[09/05 00:37:18    882s] (I)       ============  Phase 1c Route ============
[09/05 00:37:18    882s] (I)       Started Phase 1c ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.82% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:37:18    882s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       
[09/05 00:37:18    882s] (I)       ============  Phase 1d Route ============
[09/05 00:37:18    882s] (I)       Started Phase 1d ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.82% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:37:18    882s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       
[09/05 00:37:18    882s] (I)       ============  Phase 1e Route ============
[09/05 00:37:18    882s] (I)       Started Phase 1e ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Started Route legalization ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Usage: 2601 = (1179 H, 1422 V) = (0.52% H, 0.82% V) = (5.942e+03um H, 7.167e+03um V)
[09/05 00:37:18    882s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310904e+04um
[09/05 00:37:18    882s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Started Layer assignment ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Running layer assignment with 1 threads
[09/05 00:37:18    882s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       
[09/05 00:37:18    882s] (I)       ============  Phase 1l Route ============
[09/05 00:37:18    882s] (I)       Started Phase 1l ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       
[09/05 00:37:18    882s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/05 00:37:18    882s] [NR-eGR]                        OverCon            
[09/05 00:37:18    882s] [NR-eGR]                         #Gcell     %Gcell
[09/05 00:37:18    882s] [NR-eGR]       Layer                (2)    OverCon 
[09/05 00:37:18    882s] [NR-eGR] ----------------------------------------------
[09/05 00:37:18    882s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[09/05 00:37:18    882s] [NR-eGR]  metal2  (2)         8( 0.14%)   ( 0.14%) 
[09/05 00:37:18    882s] [NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[09/05 00:37:18    882s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[09/05 00:37:18    882s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[09/05 00:37:18    882s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[09/05 00:37:18    882s] [NR-eGR] ----------------------------------------------
[09/05 00:37:18    882s] [NR-eGR] Total                9( 0.02%)   ( 0.02%) 
[09/05 00:37:18    882s] [NR-eGR] 
[09/05 00:37:18    882s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       total 2D Cap : 400805 = (226183 H, 174622 V)
[09/05 00:37:18    882s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/05 00:37:18    882s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/05 00:37:18    882s] (I)       ============= track Assignment ============
[09/05 00:37:18    882s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Started Track Assignment ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[09/05 00:37:18    882s] (I)       Running track assignment with 1 threads
[09/05 00:37:18    882s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] (I)       Run Multi-thread track assignment
[09/05 00:37:18    882s] (I)       Finished Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] [NR-eGR] Started Export DB wires ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] [NR-eGR] Started Export all nets ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] [NR-eGR] Started Set wire vias ( Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[09/05 00:37:18    882s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:37:18    882s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[09/05 00:37:18    882s] [NR-eGR] metal2  (2V) length: 5.278008e+03um, number of vias: 1077
[09/05 00:37:18    882s] [NR-eGR] metal3  (3H) length: 5.919738e+03um, number of vias: 134
[09/05 00:37:18    882s] [NR-eGR] metal4  (4V) length: 2.060823e+03um, number of vias: 53
[09/05 00:37:18    882s] [NR-eGR] metal5  (5H) length: 1.361130e+02um, number of vias: 3
[09/05 00:37:18    882s] [NR-eGR] metal6  (6V) length: 4.592000e+01um, number of vias: 0
[09/05 00:37:18    882s] [NR-eGR] Total length: 1.344060e+04um, number of vias: 2025
[09/05 00:37:18    882s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:37:18    882s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/05 00:37:18    882s] [NR-eGR] --------------------------------------------------------------------------
[09/05 00:37:18    882s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1397.89 MB )
[09/05 00:37:18    882s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:37:18    882s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:37:18    882s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:37:18    882s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:37:18    882s] RC Extraction called in multi-corner(1) mode.
[09/05 00:37:18    882s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:37:18    882s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:37:18    882s] RCMode: PreRoute
[09/05 00:37:18    882s]       RC Corner Indexes            0   
[09/05 00:37:18    882s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:37:18    882s] Resistance Scaling Factor    : 1.00000 
[09/05 00:37:18    882s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:37:18    882s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:37:18    882s] Shrink Factor                : 1.00000
[09/05 00:37:18    882s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:37:18    882s] LayerId::1 widthSet size::1
[09/05 00:37:18    882s] LayerId::2 widthSet size::1
[09/05 00:37:18    882s] LayerId::3 widthSet size::1
[09/05 00:37:18    882s] LayerId::4 widthSet size::1
[09/05 00:37:18    882s] LayerId::5 widthSet size::1
[09/05 00:37:18    882s] LayerId::6 widthSet size::1
[09/05 00:37:18    882s] Updating RC grid for preRoute extraction ...
[09/05 00:37:18    882s] Initializing multi-corner resistance tables ...
[09/05 00:37:18    882s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:37:18    882s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.166872 ; aWlH: 0.000000 ; Pmax: 0.824100 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:37:18    882s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1397.891M)
[09/05 00:37:18    882s] Compute RC Scale Done ...
[09/05 00:37:18    882s] OPERPROF: Starting HotSpotCal at level 1, MEM:1397.9M
[09/05 00:37:18    882s] [hotspot] +------------+---------------+---------------+
[09/05 00:37:18    882s] [hotspot] |            |   max hotspot | total hotspot |
[09/05 00:37:18    882s] [hotspot] +------------+---------------+---------------+
[09/05 00:37:18    882s] [hotspot] | normalized |          0.00 |          0.00 |
[09/05 00:37:18    882s] [hotspot] +------------+---------------+---------------+
[09/05 00:37:18    882s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/05 00:37:18    882s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/05 00:37:18    882s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1397.9M
[09/05 00:37:18    882s] #################################################################################
[09/05 00:37:18    882s] # Design Stage: PreRoute
[09/05 00:37:18    882s] # Design Name: alu_top_module
[09/05 00:37:18    882s] # Design Mode: 90nm
[09/05 00:37:18    882s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:37:18    882s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:37:18    882s] # Signoff Settings: SI Off 
[09/05 00:37:18    882s] #################################################################################
[09/05 00:37:18    882s] Calculate delays in BcWc mode...
[09/05 00:37:18    882s] Topological Sorting (REAL = 0:00:00.0, MEM = 1395.9M, InitMEM = 1395.9M)
[09/05 00:37:18    882s] Start delay calculation (fullDC) (1 T). (MEM=1395.89)
[09/05 00:37:18    882s] End AAE Lib Interpolated Model. (MEM=1412.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:37:18    882s] Total number of fetched objects 259
[09/05 00:37:18    882s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:37:18    882s] End delay calculation. (MEM=1428.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:37:18    882s] End delay calculation (fullDC). (MEM=1428.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:37:18    882s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1428.5M) ***
[09/05 00:37:18    882s] Begin: GigaOpt postEco DRV Optimization
[09/05 00:37:18    882s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[09/05 00:37:18    882s] Info: 31 io nets excluded
[09/05 00:37:18    882s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:37:18    882s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:42.7/0:51:31.9 (0.3), mem = 1428.5M
[09/05 00:37:18    882s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.29
[09/05 00:37:18    882s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:37:18    882s] ### Creating PhyDesignMc. totSessionCpu=0:14:43 mem=1428.5M
[09/05 00:37:18    882s] OPERPROF: Starting DPlace-Init at level 1, MEM:1428.5M
[09/05 00:37:18    882s] #spOpts: mergeVia=F 
[09/05 00:37:18    882s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1428.5M
[09/05 00:37:18    882s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1428.5M
[09/05 00:37:18    882s] Core basic site is core_5040
[09/05 00:37:18    882s] Fast DP-INIT is on for default
[09/05 00:37:18    882s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:37:18    882s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1460.5M
[09/05 00:37:18    882s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1460.5M
[09/05 00:37:18    882s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1460.5MB).
[09/05 00:37:18    882s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1460.5M
[09/05 00:37:18    882s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:37:18    882s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:43 mem=1460.5M
[09/05 00:37:18    882s] 
[09/05 00:37:18    882s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.4377} {6, 0.137, 0.4377} 
[09/05 00:37:18    882s] ### Creating LA Mngr. totSessionCpu=0:14:43 mem=1460.5M
[09/05 00:37:18    882s] ### Creating LA Mngr, finished. totSessionCpu=0:14:43 mem=1460.5M
[09/05 00:37:21    885s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1479.6M
[09/05 00:37:21    885s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1479.6M
[09/05 00:37:21    885s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:37:21    885s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/05 00:37:21    885s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:37:21    885s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/05 00:37:21    885s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:37:21    885s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:37:21    885s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18|          |         |
[09/05 00:37:21    885s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/05 00:37:21    885s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18| 0:00:00.0|  1479.6M|
[09/05 00:37:21    885s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/05 00:37:21    885s] Bottom Preferred Layer:
[09/05 00:37:21    885s]     None
[09/05 00:37:21    885s] Via Pillar Rule:
[09/05 00:37:21    885s]     None
[09/05 00:37:21    885s] 
[09/05 00:37:21    885s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1479.6M) ***
[09/05 00:37:21    885s] 
[09/05 00:37:21    885s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:37:21    885s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.29
[09/05 00:37:21    885s] *** DrvOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:14:45.4/0:51:34.7 (0.3), mem = 1460.5M
[09/05 00:37:21    885s] 
[09/05 00:37:21    885s] =============================================================================================
[09/05 00:37:21    885s]  Step TAT Report for DrvOpt #7
[09/05 00:37:21    885s] =============================================================================================
[09/05 00:37:21    885s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:37:21    885s] ---------------------------------------------------------------------------------------------
[09/05 00:37:21    885s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:21    885s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:21    885s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[09/05 00:37:21    885s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[09/05 00:37:21    885s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:21    885s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:21    885s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:21    885s] [ MISC                   ]          0:00:02.7  (  98.8 % )     0:00:02.7 /  0:00:02.7    1.0
[09/05 00:37:21    885s] ---------------------------------------------------------------------------------------------
[09/05 00:37:21    885s]  DrvOpt #7 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[09/05 00:37:21    885s] ---------------------------------------------------------------------------------------------
[09/05 00:37:21    885s] 
[09/05 00:37:21    885s] End: GigaOpt postEco DRV Optimization
[09/05 00:37:21    885s] Running refinePlace -preserveRouting true -hardFence false
[09/05 00:37:21    885s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1460.5M
[09/05 00:37:21    885s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1460.5MB).
[09/05 00:37:21    885s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.013, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.013, MEM:1460.5M
[09/05 00:37:21    885s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20244.9
[09/05 00:37:21    885s] OPERPROF:   Starting RefinePlace at level 2, MEM:1460.5M
[09/05 00:37:21    885s] *** Starting refinePlace (0:14:45 mem=1460.5M) ***
[09/05 00:37:21    885s] Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:37:21    885s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:1460.5M
[09/05 00:37:21    885s] default core: bins with density > 0.750 =  0.00 % ( 0 / 35 )
[09/05 00:37:21    885s] Density distribution unevenness ratio = 67.572%
[09/05 00:37:21    885s] RPlace IncrNP Skipped
[09/05 00:37:21    885s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1460.5MB) @(0:14:45 - 0:14:45).
[09/05 00:37:21    885s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.000, REAL:0.001, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1460.5M
[09/05 00:37:21    885s] Starting refinePlace ...
[09/05 00:37:21    885s] ** Cut row section cpu time 0:00:00.0.
[09/05 00:37:21    885s]    Spread Effort: high, pre-route mode, useDDP on.
[09/05 00:37:21    885s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1460.5MB) @(0:14:45 - 0:14:45).
[09/05 00:37:21    885s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:37:21    885s] wireLenOptFixPriorityInst 0 inst fixed
[09/05 00:37:21    885s] 
[09/05 00:37:21    885s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/05 00:37:21    885s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:37:21    885s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1460.5MB) @(0:14:45 - 0:14:45).
[09/05 00:37:21    885s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/05 00:37:21    885s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1460.5MB
[09/05 00:37:21    885s] Statistics of distance of Instance movement in refine placement:
[09/05 00:37:21    885s]   maximum (X+Y) =         0.00 um
[09/05 00:37:21    885s]   mean    (X+Y) =         0.00 um
[09/05 00:37:21    885s] Summary Report:
[09/05 00:37:21    885s] Instances move: 0 (out of 207 movable)
[09/05 00:37:21    885s] Instances flipped: 0
[09/05 00:37:21    885s] Mean displacement: 0.00 um
[09/05 00:37:21    885s] Max displacement: 0.00 um 
[09/05 00:37:21    885s] Total instances moved : 0
[09/05 00:37:21    885s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.010, MEM:1460.5M
[09/05 00:37:21    885s] Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
[09/05 00:37:21    885s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1460.5MB
[09/05 00:37:21    885s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1460.5MB) @(0:14:45 - 0:14:45).
[09/05 00:37:21    885s] *** Finished refinePlace (0:14:45 mem=1460.5M) ***
[09/05 00:37:21    885s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20244.9
[09/05 00:37:21    885s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.014, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.030, MEM:1460.5M
[09/05 00:37:21    885s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[09/05 00:37:21    885s] GigaOpt: Skipping nonLegal postEco optimization
[09/05 00:37:21    885s] Begin: GigaOpt Optimization in post-eco TNS mode
[09/05 00:37:21    885s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[09/05 00:37:21    885s] Info: 31 io nets excluded
[09/05 00:37:21    885s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:37:21    885s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:45.5/0:51:34.7 (0.3), mem = 1460.5M
[09/05 00:37:21    885s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.30
[09/05 00:37:21    885s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:37:21    885s] ### Creating PhyDesignMc. totSessionCpu=0:14:45 mem=1460.5M
[09/05 00:37:21    885s] OPERPROF: Starting DPlace-Init at level 1, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1460.5M
[09/05 00:37:21    885s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1460.5M
[09/05 00:37:21    885s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1460.5MB).
[09/05 00:37:21    885s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1460.5M
[09/05 00:37:21    885s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:37:21    885s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:45 mem=1460.5M
[09/05 00:37:21    885s] 
[09/05 00:37:21    885s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.569, 0.8500} {5, 0.137, 0.8500} {6, 0.137, 0.8500} 
[09/05 00:37:21    885s] ### Creating LA Mngr. totSessionCpu=0:14:45 mem=1460.5M
[09/05 00:37:21    885s] ### Creating LA Mngr, finished. totSessionCpu=0:14:45 mem=1460.5M
[09/05 00:37:28    892s] *info: 31 io nets excluded
[09/05 00:37:28    892s] *info: 1 clock net excluded
[09/05 00:37:28    892s] *info: 5 special nets excluded.
[09/05 00:37:28    892s] *info: 7 no-driver nets excluded.
[09/05 00:37:30    894s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.20244.11
[09/05 00:37:30    894s] PathGroup :  reg2reg  TargetSlack : 0 
[09/05 00:37:30    894s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.18
[09/05 00:37:30    894s] Optimizer TNS Opt
[09/05 00:37:30    894s] OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
[09/05 00:37:30    894s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1479.6M
[09/05 00:37:30    894s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1479.6M
[09/05 00:37:30    894s] 
[09/05 00:37:30    894s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1479.6M) ***
[09/05 00:37:30    894s] OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
[09/05 00:37:30    894s] Bottom Preferred Layer:
[09/05 00:37:30    894s]     None
[09/05 00:37:30    894s] Via Pillar Rule:
[09/05 00:37:30    894s]     None
[09/05 00:37:30    894s] 
[09/05 00:37:30    894s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1479.6M) ***
[09/05 00:37:30    894s] 
[09/05 00:37:30    894s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.20244.11
[09/05 00:37:30    894s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:37:30    894s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.30
[09/05 00:37:30    894s] *** SetupOpt [finish] : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:14:54.6/0:51:43.9 (0.3), mem = 1460.5M
[09/05 00:37:30    894s] 
[09/05 00:37:30    894s] =============================================================================================
[09/05 00:37:30    894s]  Step TAT Report for TnsOpt #7
[09/05 00:37:30    894s] =============================================================================================
[09/05 00:37:30    894s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:37:30    894s] ---------------------------------------------------------------------------------------------
[09/05 00:37:30    894s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    8.2
[09/05 00:37:30    894s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:30    894s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:37:30    894s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[09/05 00:37:30    894s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:30    894s] [ TransformInit          ]      1   0:00:08.9  (  97.0 % )     0:00:08.9 /  0:00:08.9    1.0
[09/05 00:37:30    894s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:30    894s] [ MISC                   ]          0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:37:30    894s] ---------------------------------------------------------------------------------------------
[09/05 00:37:30    894s]  TnsOpt #7 TOTAL                    0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:09.1    1.0
[09/05 00:37:30    894s] ---------------------------------------------------------------------------------------------
[09/05 00:37:30    894s] 
[09/05 00:37:30    894s] End: GigaOpt Optimization in post-eco TNS mode
[09/05 00:37:30    894s] #optDebug: fT-D <X 1 0 0 0>
[09/05 00:37:30    894s] 
[09/05 00:37:30    894s] Active setup views:
[09/05 00:37:30    894s]  setup
[09/05 00:37:30    894s]   Dominating endpoints: 0
[09/05 00:37:30    894s]   Dominating TNS: -0.000
[09/05 00:37:30    894s] 
[09/05 00:37:30    894s] Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
[09/05 00:37:30    894s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:37:30    894s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:37:30    894s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:37:30    894s] RC Extraction called in multi-corner(1) mode.
[09/05 00:37:30    894s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:37:30    894s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:37:30    894s] RCMode: PreRoute
[09/05 00:37:30    894s]       RC Corner Indexes            0   
[09/05 00:37:30    894s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:37:30    894s] Resistance Scaling Factor    : 1.00000 
[09/05 00:37:30    894s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:37:30    894s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:37:30    894s] Shrink Factor                : 1.00000
[09/05 00:37:30    894s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:37:30    894s] LayerId::1 widthSet size::1
[09/05 00:37:30    894s] LayerId::2 widthSet size::1
[09/05 00:37:30    894s] LayerId::3 widthSet size::1
[09/05 00:37:30    894s] LayerId::4 widthSet size::1
[09/05 00:37:30    894s] LayerId::5 widthSet size::1
[09/05 00:37:30    894s] LayerId::6 widthSet size::1
[09/05 00:37:30    894s] Updating RC grid for preRoute extraction ...
[09/05 00:37:30    894s] Initializing multi-corner resistance tables ...
[09/05 00:37:30    894s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:37:30    894s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.166872 ; aWlH: 0.000000 ; Pmax: 0.824100 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:37:30    894s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1446.328M)
[09/05 00:37:30    894s] Starting delay calculation for Setup views
[09/05 00:37:30    894s] #################################################################################
[09/05 00:37:30    894s] # Design Stage: PreRoute
[09/05 00:37:30    894s] # Design Name: alu_top_module
[09/05 00:37:30    894s] # Design Mode: 90nm
[09/05 00:37:30    894s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:37:30    894s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:37:30    894s] # Signoff Settings: SI Off 
[09/05 00:37:30    894s] #################################################################################
[09/05 00:37:30    894s] Calculate delays in BcWc mode...
[09/05 00:37:30    894s] Topological Sorting (REAL = 0:00:00.0, MEM = 1444.3M, InitMEM = 1444.3M)
[09/05 00:37:30    894s] Start delay calculation (fullDC) (1 T). (MEM=1444.33)
[09/05 00:37:30    894s] End AAE Lib Interpolated Model. (MEM=1460.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:37:30    894s] Total number of fetched objects 259
[09/05 00:37:30    894s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:37:30    894s] End delay calculation. (MEM=1428.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:37:30    894s] End delay calculation (fullDC). (MEM=1428.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:37:30    894s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1428.5M) ***
[09/05 00:37:31    894s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:14:55 mem=1428.5M)
[09/05 00:37:31    894s] Reported timing to dir ./timingReports
[09/05 00:37:31    894s] **optDesign ... cpu = 0:00:59, real = 0:01:00, mem = 1140.2M, totSessionCpu=0:14:55 **
[09/05 00:37:31    894s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1382.5M
[09/05 00:37:31    894s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:1382.5M
[09/05 00:37:32    894s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:59, real = 0:01:01, mem = 1140.9M, totSessionCpu=0:14:55 **
[09/05 00:37:32    894s] Deleting Cell Server ...
[09/05 00:37:32    894s] Deleting Lib Analyzer.
[09/05 00:37:32    894s] *** Finished optDesign ***
[09/05 00:37:32    894s] 
[09/05 00:37:32    894s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:08 real=  0:01:09)
[09/05 00:37:32    894s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.6 real=0:00:11.6)
[09/05 00:37:32    894s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.2 real=0:00:01.3)
[09/05 00:37:32    894s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:11.4 real=0:00:11.4)
[09/05 00:37:32    894s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:11.3 real=0:00:11.3)
[09/05 00:37:32    894s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:12.1 real=0:00:12.1)
[09/05 00:37:32    894s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/05 00:37:32    894s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:37:32    894s] Info: Destroy the CCOpt slew target map.
[09/05 00:37:32    894s] clean pInstBBox. size 0
[09/05 00:37:32    895s] All LLGs are deleted
[09/05 00:37:32    895s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1396.8M
[09/05 00:37:32    895s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1396.8M
[09/05 00:37:32    895s] 
[09/05 00:37:32    895s] =============================================================================================
[09/05 00:37:32    895s]  Final TAT Report for optDesign
[09/05 00:37:32    895s] =============================================================================================
[09/05 00:37:32    895s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:37:32    895s] ---------------------------------------------------------------------------------------------
[09/05 00:37:32    895s] [ WnsOpt                 ]      1   0:00:11.4  (  18.8 % )     0:00:11.4 /  0:00:11.4    1.0
[09/05 00:37:32    895s] [ TnsOpt                 ]      2   0:00:20.4  (  33.6 % )     0:00:20.4 /  0:00:20.4    1.0
[09/05 00:37:32    895s] [ GlobalOpt              ]      1   0:00:11.6  (  19.0 % )     0:00:11.6 /  0:00:11.6    1.0
[09/05 00:37:32    895s] [ DrvOpt                 ]      2   0:00:10.5  (  17.2 % )     0:00:10.5 /  0:00:10.5    1.0
[09/05 00:37:32    895s] [ AreaOpt                ]      1   0:00:01.1  (   1.9 % )     0:00:01.2 /  0:00:01.2    1.0
[09/05 00:37:32    895s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.2
[09/05 00:37:32    895s] [ RefinePlace            ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/05 00:37:32    895s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.5    1.0
[09/05 00:37:32    895s] [ FullDelayCalc          ]      2   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/05 00:37:32    895s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:00.4    0.2
[09/05 00:37:32    895s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[09/05 00:37:32    895s] [ DrvReport              ]      2   0:00:01.4  (   2.3 % )     0:00:01.4 /  0:00:00.0    0.0
[09/05 00:37:32    895s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/05 00:37:32    895s] [ MISC                   ]          0:00:03.7  (   6.2 % )     0:00:03.7 /  0:00:03.7    1.0
[09/05 00:37:32    895s] ---------------------------------------------------------------------------------------------
[09/05 00:37:32    895s]  optDesign TOTAL                    0:01:00.8  ( 100.0 % )     0:01:00.8 /  0:00:59.4    1.0
[09/05 00:37:32    895s] ---------------------------------------------------------------------------------------------
[09/05 00:37:32    895s] 
[09/05 00:37:32    895s] <CMD> optDesign -postCTS -hold
[09/05 00:37:32    895s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1084.8M, totSessionCpu=0:14:55 **
[09/05 00:37:32    895s] **INFO: User settings:
[09/05 00:37:32    895s] setExtractRCMode -basic                    true
[09/05 00:37:32    895s] setExtractRCMode -coupled                  true
[09/05 00:37:32    895s] setExtractRCMode -engine                   preRoute
[09/05 00:37:32    895s] setExtractRCMode -extended                 false
[09/05 00:37:32    895s] setUsefulSkewMode -ecoRoute                false
[09/05 00:37:32    895s] setDelayCalMode -enable_high_fanout        true
[09/05 00:37:32    895s] setDelayCalMode -eng_copyNetPropToNewNet   true
[09/05 00:37:32    895s] setDelayCalMode -engine                    aae
[09/05 00:37:32    895s] setDelayCalMode -ignoreNetLoad             false
[09/05 00:37:32    895s] setOptMode -activeSetupViews               { setup }
[09/05 00:37:32    895s] setOptMode -autoSetupViews                 { setup}
[09/05 00:37:32    895s] setOptMode -autoTDGRSetupViews             { setup}
[09/05 00:37:32    895s] setOptMode -drcMargin                      0
[09/05 00:37:32    895s] setOptMode -fixCap                         true
[09/05 00:37:32    895s] setOptMode -fixDrc                         true
[09/05 00:37:32    895s] setOptMode -fixFanoutLoad                  false
[09/05 00:37:32    895s] setOptMode -fixTran                        true
[09/05 00:37:32    895s] setOptMode -optimizeFF                     true
[09/05 00:37:32    895s] setOptMode -setupTargetSlack               0
[09/05 00:37:32    895s] setPlaceMode -place_design_floorplan_mode  false
[09/05 00:37:32    895s] setAnalysisMode -checkType                 setup
[09/05 00:37:32    895s] setAnalysisMode -clkSrcPath                true
[09/05 00:37:32    895s] setAnalysisMode -clockPropagation          sdcControl
[09/05 00:37:32    895s] setAnalysisMode -usefulSkew                true
[09/05 00:37:32    895s] setAnalysisMode -virtualIPO                false
[09/05 00:37:32    895s] 
[09/05 00:37:32    895s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/05 00:37:32    895s] GigaOpt running with 1 threads.
[09/05 00:37:32    895s] Info: 1 threads available for lower-level modules during optimization.
[09/05 00:37:32    895s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:37:32    895s] Summary for sequential cells identification: 
[09/05 00:37:32    895s]   Identified SBFF number: 42
[09/05 00:37:32    895s]   Identified MBFF number: 0
[09/05 00:37:32    895s]   Identified SB Latch number: 0
[09/05 00:37:32    895s]   Identified MB Latch number: 0
[09/05 00:37:32    895s]   Not identified SBFF number: 10
[09/05 00:37:32    895s]   Not identified MBFF number: 0
[09/05 00:37:32    895s]   Not identified SB Latch number: 0
[09/05 00:37:32    895s]   Not identified MB Latch number: 0
[09/05 00:37:32    895s]   Number of sequential cells which are not FFs: 27
[09/05 00:37:32    895s]  Visiting view : setup
[09/05 00:37:32    895s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:37:32    895s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:37:32    895s]  Visiting view : hold
[09/05 00:37:32    895s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:37:32    895s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:37:32    895s]  Setting StdDelay to 53.60
[09/05 00:37:32    895s] Creating Cell Server, finished. 
[09/05 00:37:32    895s] 
[09/05 00:37:32    895s] Need call spDPlaceInit before registerPrioInstLoc.
[09/05 00:37:32    895s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:32    895s] OPERPROF: Starting DPlace-Init at level 1, MEM:1351.8M
[09/05 00:37:32    895s] #spOpts: mergeVia=F 
[09/05 00:37:32    895s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1351.8M
[09/05 00:37:32    895s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1351.8M
[09/05 00:37:32    895s] Core basic site is core_5040
[09/05 00:37:32    895s] Fast DP-INIT is on for default
[09/05 00:37:32    895s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:37:32    895s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1368.5M
[09/05 00:37:32    895s] OPERPROF:     Starting CMU at level 3, MEM:1368.5M
[09/05 00:37:32    895s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1368.5M
[09/05 00:37:32    895s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1368.5M
[09/05 00:37:32    895s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1368.5MB).
[09/05 00:37:32    895s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1368.5M
[09/05 00:37:32    895s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:32    895s] 
[09/05 00:37:32    895s] Creating Lib Analyzer ...
[09/05 00:37:32    895s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:32    895s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:37:32    895s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:37:32    895s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:37:32    895s] 
[09/05 00:37:32    895s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:37:35    897s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:58 mem=1372.6M
[09/05 00:37:35    897s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:58 mem=1372.6M
[09/05 00:37:35    897s] Creating Lib Analyzer, finished. 
[09/05 00:37:35    897s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[09/05 00:37:35    897s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[09/05 00:37:35    897s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:37:35    897s] 			Cell PUI is dont_touch but not dont_use
[09/05 00:37:35    897s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:37:35    897s] 			Cell PDIX is dont_touch but not dont_use
[09/05 00:37:35    897s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:37:35    897s] 			Cell PDI is dont_touch but not dont_use
[09/05 00:37:35    897s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:37:35    897s] 			Cell BHD1 is dont_touch but not dont_use
[09/05 00:37:35    897s] 	...
[09/05 00:37:35    897s] 	Reporting only the 20 first cells found...
[09/05 00:37:35    897s] 
[09/05 00:37:35    897s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1089.5M, totSessionCpu=0:14:58 **
[09/05 00:37:35    897s] *** optDesign -postCTS ***
[09/05 00:37:35    897s] DRC Margin: user margin 0.0
[09/05 00:37:35    897s] Hold Target Slack: user slack 0
[09/05 00:37:35    897s] Setup Target Slack: user slack 0;
[09/05 00:37:35    897s] setUsefulSkewMode -ecoRoute false
[09/05 00:37:35    897s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1372.6M
[09/05 00:37:35    897s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1372.6M
[09/05 00:37:35    897s] Deleting Cell Server ...
[09/05 00:37:35    897s] Deleting Lib Analyzer.
[09/05 00:37:35    897s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:37:35    897s] Summary for sequential cells identification: 
[09/05 00:37:35    897s]   Identified SBFF number: 42
[09/05 00:37:35    897s]   Identified MBFF number: 0
[09/05 00:37:35    897s]   Identified SB Latch number: 0
[09/05 00:37:35    897s]   Identified MB Latch number: 0
[09/05 00:37:35    897s]   Not identified SBFF number: 10
[09/05 00:37:35    897s]   Not identified MBFF number: 0
[09/05 00:37:35    897s]   Not identified SB Latch number: 0
[09/05 00:37:35    897s]   Not identified MB Latch number: 0
[09/05 00:37:35    897s]   Number of sequential cells which are not FFs: 27
[09/05 00:37:35    897s]  Visiting view : setup
[09/05 00:37:35    897s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:37:35    897s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:37:35    897s]  Visiting view : hold
[09/05 00:37:35    897s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:37:35    897s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:37:35    897s]  Setting StdDelay to 53.60
[09/05 00:37:35    897s] Creating Cell Server, finished. 
[09/05 00:37:35    897s] 
[09/05 00:37:35    897s] Deleting Cell Server ...
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] All LLGs are deleted
[09/05 00:37:35    897s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1372.6M
[09/05 00:37:35    897s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1372.6M
[09/05 00:37:35    897s] Start to check current routing status for nets...
[09/05 00:37:35    897s] All nets are already routed correctly.
[09/05 00:37:35    897s] End to check current routing status for nets (mem=1372.6M)
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    897s] Compute RC Scale Done ...
[09/05 00:37:35    897s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/05 00:37:35    897s] ### Creating PhyDesignMc. totSessionCpu=0:14:58 mem=1471.0M
[09/05 00:37:35    897s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/05 00:37:35    897s] OPERPROF: Starting DPlace-Init at level 1, MEM:1471.0M
[09/05 00:37:35    897s] #spOpts: mergeVia=F 
[09/05 00:37:35    897s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1471.0M
[09/05 00:37:35    897s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1471.0M
[09/05 00:37:35    897s] Core basic site is core_5040
[09/05 00:37:35    898s] Fast DP-INIT is on for default
[09/05 00:37:35    898s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:37:35    898s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:1471.0M
[09/05 00:37:35    898s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1471.0M
[09/05 00:37:35    898s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1471.0MB).
[09/05 00:37:35    898s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1471.0M
[09/05 00:37:35    898s] TotalInstCnt at PhyDesignMc Initialization: 207
[09/05 00:37:35    898s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:58 mem=1471.0M
[09/05 00:37:35    898s] TotalInstCnt at PhyDesignMc Destruction: 207
[09/05 00:37:35    898s] GigaOpt Hold Optimizer is used
[09/05 00:37:35    898s] End AAE Lib Interpolated Model. (MEM=1470.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:37:35    898s] 
[09/05 00:37:35    898s] Creating Lib Analyzer ...
[09/05 00:37:35    898s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:37:35    898s] Summary for sequential cells identification: 
[09/05 00:37:35    898s]   Identified SBFF number: 42
[09/05 00:37:35    898s]   Identified MBFF number: 0
[09/05 00:37:35    898s]   Identified SB Latch number: 0
[09/05 00:37:35    898s]   Identified MB Latch number: 0
[09/05 00:37:35    898s]   Not identified SBFF number: 10
[09/05 00:37:35    898s]   Not identified MBFF number: 0
[09/05 00:37:35    898s]   Not identified SB Latch number: 0
[09/05 00:37:35    898s]   Not identified MB Latch number: 0
[09/05 00:37:35    898s]   Number of sequential cells which are not FFs: 27
[09/05 00:37:35    898s]  Visiting view : setup
[09/05 00:37:35    898s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:37:35    898s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:37:35    898s]  Visiting view : hold
[09/05 00:37:35    898s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:37:35    898s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:37:35    898s]  Setting StdDelay to 53.60
[09/05 00:37:35    898s] Creating Cell Server, finished. 
[09/05 00:37:35    898s] 
[09/05 00:37:35    898s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:35    898s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:37:35    898s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:37:35    898s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:37:35    898s] 
[09/05 00:37:35    898s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:37:38    900s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:01 mem=1471.0M
[09/05 00:37:38    900s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:01 mem=1471.0M
[09/05 00:37:38    900s] Creating Lib Analyzer, finished. 
[09/05 00:37:38    900s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:15:01 mem=1471.0M ***
[09/05 00:37:38    900s] Effort level <high> specified for reg2reg path_group
[09/05 00:37:38    900s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_tiqq7p/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_tiqq7p -prefix timingGraph'
[09/05 00:37:38    900s] Done saveTimingGraph
[09/05 00:37:38    900s] Starting delay calculation for Hold views
[09/05 00:37:38    900s] #################################################################################
[09/05 00:37:38    900s] # Design Stage: PreRoute
[09/05 00:37:38    900s] # Design Name: alu_top_module
[09/05 00:37:38    900s] # Design Mode: 90nm
[09/05 00:37:38    900s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:37:38    900s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:37:38    900s] # Signoff Settings: SI Off 
[09/05 00:37:38    900s] #################################################################################
[09/05 00:37:38    900s] Calculate delays in BcWc mode...
[09/05 00:37:38    900s] Topological Sorting (REAL = 0:00:00.0, MEM = 1454.8M, InitMEM = 1454.8M)
[09/05 00:37:38    900s] Start delay calculation (fullDC) (1 T). (MEM=1454.79)
[09/05 00:37:38    900s] *** Calculating scaling factor for best_case libraries using the default operating condition of each library.
[09/05 00:37:38    900s] End AAE Lib Interpolated Model. (MEM=1470.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:37:38    901s] Total number of fetched objects 259
[09/05 00:37:38    901s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:37:38    901s] End delay calculation. (MEM=1438.98 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:37:38    901s] End delay calculation (fullDC). (MEM=1438.98 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:37:38    901s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1439.0M) ***
[09/05 00:37:38    901s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:15:01 mem=1439.0M)
[09/05 00:37:38    901s] 
[09/05 00:37:38    901s] Active hold views:
[09/05 00:37:38    901s]  hold
[09/05 00:37:38    901s]   Dominating endpoints: 0
[09/05 00:37:38    901s]   Dominating TNS: -0.000
[09/05 00:37:38    901s] 
[09/05 00:37:38    901s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:15:01 mem=1454.2M ***
[09/05 00:37:38    901s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:15:01 mem=1454.2M ***
[09/05 00:37:38    901s] Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_tiqq7p/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_tiqq7p -prefix timingGraph'
[09/05 00:37:39    901s] Done restoreTimingGraph
[09/05 00:37:39    901s] Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:15:02 mem=1486.0M ***
[09/05 00:37:39    901s] *info: category slack lower bound [L 0.0] default
[09/05 00:37:39    901s] *info: category slack lower bound [H 0.0] reg2reg 
[09/05 00:37:39    901s] --------------------------------------------------- 
[09/05 00:37:39    901s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/05 00:37:39    901s] --------------------------------------------------- 
[09/05 00:37:39    901s]          WNS    reg2regWNS
[09/05 00:37:39    901s]  -922337203685477.625 ns   -922337203685477.625 ns
[09/05 00:37:39    901s] --------------------------------------------------- 
[09/05 00:37:39    901s] 
[09/05 00:37:39    901s] *Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
[09/05 00:37:39    901s] *Info: worst delay setup view: setup
[09/05 00:37:39    901s] Footprint list for hold buffering (delay unit: ps)
[09/05 00:37:39    901s] =================================================================
[09/05 00:37:39    901s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[09/05 00:37:39    901s] ------------------------------------------------------------------
[09/05 00:37:39    901s] *Info:       58.6       2.42    4.0  24.89 BUF1 (I,O)
[09/05 00:37:39    901s] *Info:       64.0       2.28    4.0  30.23 BUF1CK (I,O)
[09/05 00:37:39    901s] *Info:       64.1       2.32    4.0  66.26 BUF1S (I,O)
[09/05 00:37:39    901s] *Info:       56.4       2.29    5.0  12.54 BUF2 (I,O)
[09/05 00:37:39    901s] *Info:       64.4       2.21    5.0  15.23 BUF2CK (I,O)
[09/05 00:37:39    901s] *Info:       62.0       2.26    6.0   8.89 BUF3 (I,O)
[09/05 00:37:39    901s] *Info:       61.5       2.26    7.0   6.88 BUF4 (I,O)
[09/05 00:37:39    901s] *Info:       62.9       2.22    7.0  10.14 BUF3CK (I,O)
[09/05 00:37:39    901s] *Info:       61.9       2.19    8.0   7.64 BUF4CK (I,O)
[09/05 00:37:39    901s] *Info:      111.6       2.42    8.0  26.13 DELA (I,O)
[09/05 00:37:39    901s] *Info:      210.7       2.50    8.0  26.97 DELB (I,O)
[09/05 00:37:39    901s] *Info:      331.8       2.52    8.0  28.03 DELC (I,O)
[09/05 00:37:39    901s] *Info:       56.8       2.27   12.0   4.14 BUF6 (I,O)
[09/05 00:37:39    901s] *Info:       61.1       2.19   12.0   5.08 BUF6CK (I,O)
[09/05 00:37:39    901s] *Info:       57.0       2.23   13.0   3.39 BUF8 (I,O)
[09/05 00:37:39    901s] *Info:       60.2       2.21   14.0   3.79 BUF8CK (I,O)
[09/05 00:37:39    901s] *Info:       60.7       2.19   20.0   2.54 BUF12CK (I,O)
[09/05 00:37:39    901s] =================================================================
[09/05 00:37:39    901s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1486.0M
[09/05 00:37:39    901s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1486.0M
[09/05 00:37:39    901s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
Deleting Cell Server ...
[09/05 00:37:39    901s] Deleting Lib Analyzer.
[09/05 00:37:39    901s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:37:39    901s] Summary for sequential cells identification: 
[09/05 00:37:39    901s]   Identified SBFF number: 42
[09/05 00:37:39    901s]   Identified MBFF number: 0
[09/05 00:37:39    901s]   Identified SB Latch number: 0
[09/05 00:37:39    901s]   Identified MB Latch number: 0
[09/05 00:37:39    901s]   Not identified SBFF number: 10
[09/05 00:37:39    901s]   Not identified MBFF number: 0
[09/05 00:37:39    901s]   Not identified SB Latch number: 0
[09/05 00:37:39    901s]   Not identified MB Latch number: 0
[09/05 00:37:39    901s]   Number of sequential cells which are not FFs: 27
[09/05 00:37:39    901s]  Visiting view : setup
[09/05 00:37:39    901s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:37:39    901s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:37:39    901s]  Visiting view : hold
[09/05 00:37:39    901s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:37:39    901s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:37:39    901s]  Setting StdDelay to 53.60
[09/05 00:37:39    901s] Creating Cell Server, finished. 
[09/05 00:37:39    901s] 
[09/05 00:37:39    901s] Deleting Cell Server ...
[09/05 00:37:39    901s] 
[09/05 00:37:39    901s] Creating Lib Analyzer ...
[09/05 00:37:39    901s] Creating Cell Server ...(0, 0, 0, 0)
[09/05 00:37:39    901s] Summary for sequential cells identification: 
[09/05 00:37:39    901s]   Identified SBFF number: 42
[09/05 00:37:39    901s]   Identified MBFF number: 0
[09/05 00:37:39    901s]   Identified SB Latch number: 0
[09/05 00:37:39    901s]   Identified MB Latch number: 0
[09/05 00:37:39    901s]   Not identified SBFF number: 10
[09/05 00:37:39    901s]   Not identified MBFF number: 0
[09/05 00:37:39    901s]   Not identified SB Latch number: 0
[09/05 00:37:39    901s]   Not identified MB Latch number: 0
[09/05 00:37:39    901s]   Number of sequential cells which are not FFs: 27
[09/05 00:37:39    901s]  Visiting view : setup
[09/05 00:37:39    901s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[09/05 00:37:39    901s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[09/05 00:37:39    901s]  Visiting view : hold
[09/05 00:37:39    901s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:37:39    901s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:37:39    901s]  Setting StdDelay to 53.60
[09/05 00:37:39    901s] Creating Cell Server, finished. 
[09/05 00:37:39    901s] 
[09/05 00:37:39    901s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:37:39    901s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[09/05 00:37:39    901s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[09/05 00:37:39    901s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[09/05 00:37:39    901s] 
[09/05 00:37:39    901s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:37:41    904s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:04 mem=1502.0M
[09/05 00:37:41    904s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:04 mem=1502.0M
[09/05 00:37:41    904s] Creating Lib Analyzer, finished. 
[09/05 00:37:41    904s] Hold Timer stdDelay = 53.6ps
[09/05 00:37:41    904s]  Visiting view : hold
[09/05 00:37:41    904s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 0
[09/05 00:37:41    904s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[09/05 00:37:41    904s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1191.3M, totSessionCpu=0:15:04 **
[09/05 00:37:41    904s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:04.2/0:51:54.9 (0.3), mem = 1472.0M
[09/05 00:37:41    904s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20244.31
[09/05 00:37:41    904s] ### Creating LA Mngr. totSessionCpu=0:15:04 mem=1472.0M
[09/05 00:37:41    904s] ### Creating LA Mngr, finished. totSessionCpu=0:15:04 mem=1472.0M
[09/05 00:37:41    904s] gigaOpt Hold fixing search radius: 201.600000 Microns (40 stdCellHgt)
[09/05 00:37:41    904s] gigaOpt Hold fixing search radius on new term: 25.200000 Microns (5 stdCellHgt)
[09/05 00:37:41    904s] gigaOpt Hold fixing search radius: 201.600000 Microns (40 stdCellHgt)
[09/05 00:37:41    904s] gigaOpt Hold fixing search radius on new term: 25.200000 Microns (5 stdCellHgt)
[09/05 00:37:41    904s] *info: Run optDesign holdfix with 1 thread.
[09/05 00:37:41    904s] Info: 31 io nets excluded
[09/05 00:37:41    904s] Info: 1 clock net  excluded from IPO operation.
[09/05 00:37:41    904s] --------------------------------------------------- 
[09/05 00:37:41    904s]    Hold Timing Summary  - Initial 
[09/05 00:37:41    904s] --------------------------------------------------- 
[09/05 00:37:41    904s]  Target slack:       0.0000 ns
[09/05 00:37:41    904s]  View: hold 
[09/05 00:37:41    904s]    WNS:          inf
[09/05 00:37:41    904s]    TNS:       0.0000
[09/05 00:37:41    904s]    VP :            0
[09/05 00:37:41    904s]    Worst hold path end point: [NULL] 
[09/05 00:37:41    904s] --------------------------------------------------- 
[09/05 00:37:41    904s] *** Hold timing is met. Hold fixing is not needed 
[09/05 00:37:41    904s] **INFO: total 0 insts, 0 nets marked don't touch
[09/05 00:37:41    904s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[09/05 00:37:41    904s] **INFO: total 0 insts, 0 nets unmarked don't touch

[09/05 00:37:41    904s] 
[09/05 00:37:41    904s] Capturing REF for hold ...
[09/05 00:37:41    904s]    Hold Timing Snapshot: (REF)
[09/05 00:37:41    904s]              All PG WNS: 0.000
[09/05 00:37:41    904s]              All PG TNS: 0.000
[09/05 00:37:41    904s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20244.31
[09/05 00:37:41    904s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (2.4), totSession cpu/real = 0:15:04.2/0:51:54.9 (0.3), mem = 1472.0M
[09/05 00:37:41    904s] 
[09/05 00:37:41    904s] =============================================================================================
[09/05 00:37:41    904s]  Step TAT Report for HoldOpt #3
[09/05 00:37:41    904s] =============================================================================================
[09/05 00:37:41    904s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:37:41    904s] ---------------------------------------------------------------------------------------------
[09/05 00:37:41    904s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ TimingUpdate           ]      5   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/05 00:37:41    904s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/05 00:37:41    904s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[09/05 00:37:41    904s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:37:41    904s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[09/05 00:37:41    904s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[09/05 00:37:41    904s] [ LibAnalyzerInit        ]      2   0:00:05.1  (  82.9 % )     0:00:05.1 /  0:00:05.1    1.0
[09/05 00:37:41    904s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:41    904s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[09/05 00:37:41    904s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[09/05 00:37:41    904s] [ MISC                   ]          0:00:00.8  (  13.4 % )     0:00:00.8 /  0:00:00.8    1.0
[09/05 00:37:41    904s] ---------------------------------------------------------------------------------------------
[09/05 00:37:41    904s]  HoldOpt #3 TOTAL                   0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[09/05 00:37:41    904s] ---------------------------------------------------------------------------------------------
[09/05 00:37:41    904s] 
[09/05 00:37:41    904s] 
[09/05 00:37:41    904s] Active setup views:
[09/05 00:37:41    904s]  setup
[09/05 00:37:41    904s]   Dominating endpoints: 0
[09/05 00:37:41    904s]   Dominating TNS: -0.000
[09/05 00:37:41    904s] 
[09/05 00:37:41    904s] Reported timing to dir ./timingReports
[09/05 00:37:41    904s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1193.0M, totSessionCpu=0:15:04 **
[09/05 00:37:41    904s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1474.0M
[09/05 00:37:41    904s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1474.0M
[09/05 00:37:41    904s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_Vk1TTn/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_Vk1TTn -prefix timingGraph'
[09/05 00:37:41    904s] Done saveTimingGraph
[09/05 00:37:42    904s] Starting delay calculation for Hold views
[09/05 00:37:42    904s] #################################################################################
[09/05 00:37:42    904s] # Design Stage: PreRoute
[09/05 00:37:42    904s] # Design Name: alu_top_module
[09/05 00:37:42    904s] # Design Mode: 90nm
[09/05 00:37:42    904s] # Analysis Mode: MMMC Non-OCV 
[09/05 00:37:42    904s] # Parasitics Mode: No SPEF/RCDB
[09/05 00:37:42    904s] # Signoff Settings: SI Off 
[09/05 00:37:42    904s] #################################################################################
[09/05 00:37:42    904s] Calculate delays in BcWc mode...
[09/05 00:37:42    904s] Topological Sorting (REAL = 0:00:00.0, MEM = 1488.4M, InitMEM = 1488.4M)
[09/05 00:37:42    904s] Start delay calculation (fullDC) (1 T). (MEM=1488.37)
[09/05 00:37:42    904s] *** Calculating scaling factor for best_case libraries using the default operating condition of each library.
[09/05 00:37:42    904s] End AAE Lib Interpolated Model. (MEM=1504.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:37:42    904s] Total number of fetched objects 259
[09/05 00:37:42    904s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 00:37:42    904s] End delay calculation. (MEM=1492.38 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:37:42    904s] End delay calculation (fullDC). (MEM=1492.38 CPU=0:00:00.1 REAL=0:00:00.0)
[09/05 00:37:42    904s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1492.4M) ***
[09/05 00:37:42    904s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:15:05 mem=1492.4M)
[09/05 00:37:42    904s] Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_Vk1TTn/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_Vk1TTn -prefix timingGraph'
[09/05 00:37:42    905s] Done restoreTimingGraph
[09/05 00:37:44    905s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.0, REAL=0:00:03.0, MEM=1460.2M
[09/05 00:37:44    905s] **optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1190.8M, totSessionCpu=0:15:05 **
[09/05 00:37:44    905s] *** Finished optDesign ***
[09/05 00:37:44    905s] 
[09/05 00:37:44    905s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:10.2 real=0:00:11.6)
[09/05 00:37:44    905s] Info: pop threads available for lower-level modules during optimization.
[09/05 00:37:44    905s] Deleting Lib Analyzer.
[09/05 00:37:44    905s] Info: Destroy the CCOpt slew target map.
[09/05 00:37:44    905s] clean pInstBBox. size 0
[09/05 00:37:44    905s] All LLGs are deleted
[09/05 00:37:44    905s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1458.2M
[09/05 00:37:44    905s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1458.2M
[09/05 00:37:44    905s] 
[09/05 00:37:44    905s] =============================================================================================
[09/05 00:37:44    905s]  Final TAT Report for optDesign
[09/05 00:37:44    905s] =============================================================================================
[09/05 00:37:44    905s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/05 00:37:44    905s] ---------------------------------------------------------------------------------------------
[09/05 00:37:44    905s] [ HoldOpt                ]      1   0:00:06.0  (  51.6 % )     0:00:06.2 /  0:00:06.2    1.0
[09/05 00:37:44    905s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/05 00:37:44    905s] [ TimingUpdate           ]      9   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:37:44    905s] [ FullDelayCalc          ]      2   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/05 00:37:44    905s] [ OptSummaryReport       ]      2   0:00:00.9  (   7.4 % )     0:00:02.4 /  0:00:01.1    0.4
[09/05 00:37:44    905s] [ TimingReport           ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/05 00:37:44    905s] [ DrvReport              ]      2   0:00:01.3  (  11.5 % )     0:00:01.3 /  0:00:00.0    0.0
[09/05 00:37:44    905s] [ GenerateReports        ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.6
[09/05 00:37:44    905s] [ MISC                   ]          0:00:03.1  (  26.3 % )     0:00:03.1 /  0:00:03.0    1.0
[09/05 00:37:44    905s] ---------------------------------------------------------------------------------------------
[09/05 00:37:44    905s]  optDesign TOTAL                    0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:10.3    0.9
[09/05 00:37:44    905s] ---------------------------------------------------------------------------------------------
[09/05 00:37:44    905s] 
[09/05 00:37:44    905s] Deleting Cell Server ...
[09/05 00:38:03    908s] <CMD> addEndCap -preCap FILLER8C -postCap FILLER4C -prefix ENDCAP
[09/05 00:38:03    908s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/05 00:38:03    908s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 00:38:03    908s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 00:38:03    908s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/05 00:38:03    908s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/05 00:38:03    908s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/05 00:38:03    908s] OPERPROF: Starting DPlace-Init at level 1, MEM:1458.2M
[09/05 00:38:03    908s] #spOpts: VtWidth mergeVia=F 
[09/05 00:38:03    908s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1458.2M
[09/05 00:38:03    908s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1458.2M
[09/05 00:38:03    908s] Core basic site is core_5040
[09/05 00:38:03    908s] Fast DP-INIT is on for default
[09/05 00:38:03    908s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:38:03    908s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.041, MEM:1475.0M
[09/05 00:38:03    908s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1475.0M
[09/05 00:38:03    908s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.0MB).
[09/05 00:38:03    908s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1475.0M
[09/05 00:38:03    908s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1475.0M
[09/05 00:38:03    908s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1475.0M
[09/05 00:38:03    908s] Minimum row-size in sites for endcap insertion = 13.
[09/05 00:38:03    908s] Minimum number of sites for row blockage       = 1.
[09/05 00:38:03    908s] Inserted 63 pre-endcap <FILLER8C> cells (prefix ENDCAP).
[09/05 00:38:03    908s] Inserted 63 post-endcap <FILLER4C> cells (prefix ENDCAP).
[09/05 00:38:03    908s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1475.0M
[09/05 00:38:03    908s] For 126 new insts, 126 new pwr-pin connections were made to global net 'VDD'.
[09/05 00:38:03    908s] 126 new gnd-pin connections were made to global net 'GND'.
[09/05 00:38:03    908s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 00:38:03    908s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1475.0M
[09/05 00:38:03    908s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1475.0M
[09/05 00:38:03    908s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1475.0M
[09/05 00:38:03    908s] All LLGs are deleted
[09/05 00:38:03    908s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1475.0M
[09/05 00:38:03    908s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1475.0M
[09/05 00:38:06    909s] <CMD> zoomBox -460.92500 -214.75900 585.49800 280.32300
[09/05 00:38:07    909s] <CMD> zoomBox -178.32000 -79.32400 367.92200 179.11300
[09/05 00:38:08    909s] <CMD> zoomBox -92.67700 -38.28000 301.98400 148.44100
[09/05 00:38:09    909s] <CMD> zoomBox 31.36800 21.16600 206.48300 104.01600
[09/05 00:38:10    910s] <CMD> panPage 0 -1
[09/05 00:38:10    910s] <CMD> panPage 0 -1
[09/05 00:38:11    910s] <CMD> panPage 0 -1
[09/05 00:38:13    910s] <CMD> zoomBox 55.35600 -40.81200 181.87800 19.04800
[09/05 00:38:15    910s] <CMD> panPage -1 0
[09/05 00:38:16    911s] <CMD> panPage 1 0
[09/05 00:38:57    918s] <CMD> addWellTap -cell FILLER4C -cellInterval 100 -prefix WELLTAP
[09/05 00:38:57    918s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.0M
[09/05 00:38:57    918s] #spOpts: VtWidth mergeVia=F 
[09/05 00:38:57    918s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.0M
[09/05 00:38:57    918s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1475.0M
[09/05 00:38:57    918s] Core basic site is core_5040
[09/05 00:38:57    918s] Fast DP-INIT is on for default
[09/05 00:38:57    918s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:38:57    918s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1475.0M
[09/05 00:38:57    918s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1475.0M
[09/05 00:38:57    918s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.0MB).
[09/05 00:38:57    918s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.023, MEM:1475.0M
[09/05 00:38:57    918s] **WARN: (IMPSP-5134):	Setting cellInterval to 99.820 (microns) as a multiple of cell FILLER4C's techSite 'core_5040' width of 0.620 microns
[09/05 00:38:57    918s] Type 'man IMPSP-5134' for more detail.
[09/05 00:38:57    918s] For 189 new insts, 189 new pwr-pin connections were made to global net 'VDD'.
[09/05 00:38:57    918s] 189 new gnd-pin connections were made to global net 'GND'.
[09/05 00:38:57    918s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 00:38:57    918s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1475.0M
[09/05 00:38:57    918s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1475.0M
[09/05 00:38:57    918s] All LLGs are deleted
[09/05 00:38:57    918s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1475.0M
[09/05 00:38:57    918s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1475.0M
[09/05 00:38:57    918s] Inserted 189 well-taps <FILLER4C> cells (prefix WELLTAP).
[09/05 00:39:02    919s] <CMD> panPage -1 0
[09/05 00:39:02    919s] <CMD> panPage -1 0
[09/05 00:39:03    919s] <CMD> panPage 0 1
[09/05 00:39:04    919s] <CMD> panPage 0 1
[09/05 00:39:04    919s] <CMD> panPage 0 1
[09/05 00:39:05    919s] <CMD> panPage 0 1
[09/05 00:39:05    919s] <CMD> panPage -1 0
[09/05 00:39:06    919s] <CMD> panPage -1 0
[09/05 00:39:08    920s] <CMD> panPage 0 -1
[09/05 00:39:09    920s] <CMD> panPage -1 0
[09/05 00:39:10    920s] <CMD> panPage -1 0
[09/05 00:39:14    921s] <CMD> selectInst WELLTAP_118
[09/05 00:39:15    921s] <CMD> deselectAll
[09/05 00:39:15    921s] <CMD> selectInst WELLTAP_118
[09/05 00:39:19    921s] <CMD> panPage 1 0
[09/05 00:39:19    921s] <CMD> panPage 1 0
[09/05 00:39:19    921s] <CMD> panPage 1 0
[09/05 00:39:20    922s] <CMD> panPage 1 0
[09/05 00:39:20    922s] <CMD> panPage 1 0
[09/05 00:39:21    922s] <CMD> panPage 1 0
[09/05 00:39:23    922s] <CMD> deselectAll
[09/05 00:39:23    922s] **ERROR: (IMPSYT-6000):	No Object Selected.
[09/05 00:39:27    923s] <CMD> selectInst ENDCAP_80
[09/05 00:39:31    924s] <CMD> panPage -1 0
[09/05 00:39:32    924s] <CMD> panPage -1 0
[09/05 00:39:33    924s] <CMD> panPage -1 0
[09/05 00:39:34    925s] <CMD> panPage -1 0
[09/05 00:39:36    925s] <CMD> panPage -1 0
[09/05 00:39:40    926s] <CMD> zoomBox -124.31300 24.61100 -46.61100 61.37300
[09/05 00:39:41    926s] <CMD> panPage -1 0
[09/05 00:39:44    926s] <CMD> zoomBox -139.93000 33.39600 -99.36700 52.58700
[09/05 00:39:49    927s] <CMD> panPage 0 -1
[09/05 00:39:49    927s] <CMD> panPage 0 -1
[09/05 00:39:50    927s] <CMD> panPage 0 1
[09/05 00:39:51    927s] <CMD> panPage 0 1
[09/05 00:39:52    928s] <CMD> panPage 0 -1
[09/05 00:39:53    928s] <CMD> panPage 0 -1
[09/05 00:39:54    928s] <CMD> panPage 0 1
[09/05 00:40:27    934s] <CMD> getFillerMode -quiet
[09/05 00:40:37    936s] <CMD> addFiller -cell FILLER8C -prefix FILLER
[09/05 00:40:37    936s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1475.0M
[09/05 00:40:37    936s] Core basic site is core_5040
[09/05 00:40:37    936s] SiteArray: non-trimmed site array dimensions = 63 x 390
[09/05 00:40:37    936s] SiteArray: use 131,072 bytes
[09/05 00:40:37    936s] SiteArray: current memory after site array memory allocation 1475.0M
[09/05 00:40:37    936s] SiteArray: FP blocked sites are writable
[09/05 00:40:37    936s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/05 00:40:37    936s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1475.0M
[09/05 00:40:37    936s] Process 3787 wires and vias for routing blockage and capacity analysis
[09/05 00:40:37    936s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.002, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.050, REAL:0.027, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.028, MEM:1475.0M
[09/05 00:40:37    936s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1475.0MB).
[09/05 00:40:37    936s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.033, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1475.0M
[09/05 00:40:37    936s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/05 00:40:37    936s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1475.0M
[09/05 00:40:37    936s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/05 00:40:37    936s] AddFiller main function time CPU:0.074, REAL:0.076
[09/05 00:40:37    936s] Filler instance commit time CPU:0.033, REAL:0.033
[09/05 00:40:37    936s] *INFO: Adding fillers to top-module.
[09/05 00:40:37    936s] *INFO:   Added 2093 filler insts (cell FILLER8C / prefix FILLER).
[09/05 00:40:37    936s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.080, REAL:0.076, MEM:1475.0M
[09/05 00:40:37    936s] *INFO: Total 2093 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[09/05 00:40:37    936s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.080, REAL:0.076, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1475.0M
[09/05 00:40:37    936s] For 2093 new insts, 2093 new pwr-pin connections were made to global net 'VDD'.
[09/05 00:40:37    936s] 2093 new gnd-pin connections were made to global net 'GND'.
[09/05 00:40:37    936s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/05 00:40:37    936s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.003, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.080, REAL:0.079, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.080, REAL:0.079, MEM:1475.0M
[09/05 00:40:37    936s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[09/05 00:40:37    936s] *INFO: Second pass addFiller without DRC checking.
[09/05 00:40:37    936s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1475.0M
[09/05 00:40:37    936s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/05 00:40:37    936s] AddFiller main function time CPU:0.001, REAL:0.002
[09/05 00:40:37    936s] Filler instance commit time CPU:0.000, REAL:0.000
[09/05 00:40:37    936s] *INFO: Adding fillers to top-module.
[09/05 00:40:37    936s] *INFO:   Added 0 filler inst of any cell-type.
[09/05 00:40:37    936s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.000, REAL:0.004, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.000, REAL:0.004, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.000, REAL:0.004, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.000, REAL:0.004, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1475.0M
[09/05 00:40:37    936s] All LLGs are deleted
[09/05 00:40:37    936s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.0M
[09/05 00:40:37    936s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.150, REAL:0.125, MEM:1475.0M
[09/05 00:40:54    939s] <CMD> panPage 1 0
[09/05 00:40:55    939s] <CMD> panPage 1 0
[09/05 00:40:55    939s] <CMD> panPage 1 0
[09/05 00:40:55    939s] <CMD> panPage 1 0
[09/05 00:40:55    939s] <CMD> panPage 1 0
[09/05 00:40:56    939s] <CMD> panPage 1 0
[09/05 00:40:56    939s] <CMD> panPage 1 0
[09/05 00:40:56    939s] <CMD> panPage 1 0
[09/05 00:40:57    939s] <CMD> panPage 1 0
[09/05 00:40:57    939s] <CMD> panPage 1 0
[09/05 00:40:57    939s] <CMD> panPage 1 0
[09/05 00:40:57    939s] <CMD> panPage 1 0
[09/05 00:40:57    939s] <CMD> panPage 1 0
[09/05 00:40:57    939s] <CMD> panPage 1 0
[09/05 00:40:58    939s] <CMD> panPage 1 0
[09/05 00:40:58    939s] <CMD> panPage 1 0
[09/05 00:40:58    939s] <CMD> panPage 1 0
[09/05 00:40:58    939s] <CMD> panPage 1 0
[09/05 00:40:59    939s] <CMD> panPage 1 0
[09/05 00:40:59    939s] <CMD> panPage 1 0
[09/05 00:40:59    939s] <CMD> panPage 1 0
[09/05 00:40:59    939s] <CMD> panPage 1 0
[09/05 00:41:00    940s] <CMD> panPage -1 0
[09/05 00:41:01    940s] <CMD> panPage -1 0
[09/05 00:41:01    940s] <CMD> panPage -1 0
[09/05 00:41:13    942s] <CMD> panPage 1 0
[09/05 00:41:13    942s] <CMD> panPage 1 0
[09/05 00:41:13    942s] <CMD> panPage 1 0
[09/05 00:41:13    942s] <CMD> panPage 1 0
[09/05 00:41:14    942s] <CMD> panPage 1 0
[09/05 00:41:32    945s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side n
[09/05 00:41:32    945s] Added 64 of filler cell 'EMPTY1C' on top side.
[09/05 00:41:39    947s] <CMD> zoomBox 153.97600 29.57800 188.45400 45.89000
[09/05 00:41:40    947s] <CMD> zoomBox 152.12600 27.63900 192.68900 46.83000
[09/05 00:41:50    949s] <CMD> fit
[09/05 00:41:52    949s] <CMD> deselectAll
[09/05 00:41:54    949s] <CMD> zoomBox -658.64400 -307.27200 789.69200 377.96200
[09/05 00:41:55    949s] <CMD> zoomBox -410.34600 -186.65900 636.07700 308.42300
[09/05 00:41:56    950s] <CMD> zoomBox -160.89000 -65.48300 481.74500 238.55900
[09/05 00:42:15    953s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side s
[09/05 00:42:15    953s] Added 64 of filler cell 'EMPTY1C' on bottom side.
[09/05 00:42:26    955s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side w
[09/05 00:42:26    955s] Added 80 of filler cell 'EMPTY1C' on left side.
[09/05 00:42:30    956s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side w
[09/05 00:42:30    956s] Added 0 of filler cell 'EMPTY1C' on left side.
[09/05 00:42:31    956s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side w
[09/05 00:42:31    956s] Added 0 of filler cell 'EMPTY1C' on left side.
[09/05 00:42:32    956s] <CMD> zoomBox -105.86100 -46.54400 440.37900 211.89200
[09/05 00:42:33    957s] <CMD> zoomBox 14.46700 -5.13000 349.92700 153.58200
[09/05 00:42:34    957s] <CMD> zoomBox -225.63500 -87.76600 530.41100 269.93300
[09/05 00:42:35    957s] <CMD> zoomBox -496.82600 -181.10400 734.26800 401.34900
[09/05 00:42:37    957s] <CMD> panPage 0 -1
[09/05 00:42:38    957s] <CMD> panPage 0 -1
[09/05 00:42:38    957s] <CMD> panPage 0 -1
[09/05 00:42:38    957s] <CMD> panPage 0 1
[09/05 00:42:54    960s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side e
[09/05 00:42:54    960s] Added 80 of filler cell 'EMPTY1C' on right side.
[09/05 00:42:55    961s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side e
[09/05 00:42:55    961s] Added 0 of filler cell 'EMPTY1C' on right side.
[09/05 00:43:07    963s] <CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side e
[09/05 00:43:07    963s] Added 0 of filler cell 'EMPTY1C' on right side.
[09/05 00:43:08    963s] <CMD> zoomBox -314.49000 -435.40100 574.97500 -14.57900
[09/05 00:43:09    963s] <CMD> zoomBox -131.30500 -339.78300 414.93900 -81.34500
[09/05 00:43:10    963s] <CMD> panPage 0 1
[09/05 00:43:11    963s] <CMD> panPage 0 1
[09/05 00:43:11    963s] <CMD> panPage 0 1
[09/05 00:43:12    964s] <CMD> zoomBox -18.80500 -48.46800 316.65700 110.24500
[09/05 00:43:13    964s] <CMD> zoomBox 50.28300 -12.40500 256.29900 85.06500
[09/05 00:43:14    964s] <CMD> zoomBox 102.83900 15.02800 210.38300 65.90900
[09/05 00:43:15    964s] <CMD> zoomBox 134.76600 31.69500 182.48600 54.27200
[09/05 00:43:16    964s] <CMD> zoomBox 154.57200 38.03200 169.87200 45.27100
[09/05 00:43:19    965s] <CMD> panPage -1 0
[09/05 00:43:19    965s] <CMD> panPage -1 0
[09/05 00:43:21    965s] <CMD> panPage 1 0
[09/05 00:43:22    965s] <CMD> panPage -1 0
[09/05 00:43:23    966s] <CMD> zoomBox 146.79300 38.48100 159.79900 44.63400
[09/05 00:43:25    966s] <CMD> panPage 1 0
[09/05 00:43:26    966s] <CMD> panPage -1 0
[09/05 00:44:12    974s] <CMD> fit
[09/05 00:44:18    975s] <CMD> zoomBox -362.76400 -208.14100 393.27600 149.55500
[09/05 00:44:19    975s] <CMD> zoomBox -147.33700 -118.51800 188.12500 40.19500
[09/05 00:44:20    975s] <CMD> zoomBox -65.20700 -84.34900 109.91000 -1.49800
[09/05 00:44:24    976s] <CMD> zoomBox -40.31600 -73.99400 86.20600 -14.13400
[09/05 00:44:24    976s] <CMD> zoomBox -30.59500 -69.95000 76.94900 -19.06900
[09/05 00:44:25    976s] <CMD> zoomBox -4.26500 -58.99700 51.87500 -32.43600
[09/05 00:44:25    976s] <CMD> zoomBox 0.04700 -57.20300 47.76700 -34.62600
[09/05 00:44:26    976s] <CMD> zoomBox 9.47800 -53.27900 38.78400 -39.41400
[09/05 00:44:29    977s] <CMD> fit
[09/05 00:45:09    984s] <CMD> zoomBox -539.60400 -240.04900 506.81900 255.03300
[09/05 00:45:10    984s] <CMD> zoomBox -344.61700 -141.37100 298.01700 162.67100
[09/05 00:45:12    984s] <CMD> zoomBox -191.90800 -73.57800 93.23500 61.32800
[09/05 00:45:13    985s] <CMD> zoomBox -238.69100 -94.34700 155.97000 92.37400
[09/05 00:45:14    985s] <CMD> zoomBox -450.06000 -188.18200 439.40600 232.64100
[09/05 00:46:34   1000s] <CMD> generateCapTbl -ict .ict -output .capTbl -shrinkFactor 1.0
[09/05 00:46:34   1000s] **ERROR: (IMPTCM-113):	Option "-lef" is required when option "[ -shrinkFactor ]" is specified. Type 'man generateCapTbl' for more details.
<CMD> generateCapTbl -ict .ict -output .capTbl -lef ../lef_files/header6_V55.lef -shrinkFactor 1.0
[09/05 00:47:09   1013s] Info: Running the command:
[09/05 00:47:09   1013s] 	generateCapTbl  -ict .ict -output .capTbl -lef ../lef_files/header6_V55.lef -shrinkFactor 1.0 
[09/05 00:47:09   1013s] Info: Using default coyote.
[09/05 00:47:09   1013s] **ERROR: (IMPSYUTIL-96):	Cannot open (for read) ICT File file: '.ict'. The reason is: No such file or directory
Type 'man IMPSYUTIL-96' for more detail.
[09/05 00:48:25   1030s] <CMD> reset_parasitics
[09/05 00:48:25   1030s] Performing RC Extraction ...
[09/05 00:48:25   1030s] <CMD> extractRC
[09/05 00:48:25   1030s] Extraction called for design 'alu_top_module' of instances=2943 and nets=266 using extraction engine 'preRoute' .
[09/05 00:48:25   1030s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/05 00:48:25   1030s] Type 'man IMPEXT-3530' for more detail.
[09/05 00:48:25   1030s] PreRoute RC Extraction called for design alu_top_module.
[09/05 00:48:25   1030s] RC Extraction called in multi-corner(1) mode.
[09/05 00:48:25   1030s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 00:48:25   1030s] Type 'man IMPEXT-6197' for more detail.
[09/05 00:48:25   1030s] RCMode: PreRoute
[09/05 00:48:25   1030s]       RC Corner Indexes            0   
[09/05 00:48:25   1030s] Capacitance Scaling Factor   : 1.00000 
[09/05 00:48:25   1030s] Resistance Scaling Factor    : 1.00000 
[09/05 00:48:25   1030s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 00:48:25   1030s] Clock Res. Scaling Factor    : 1.00000 
[09/05 00:48:25   1030s] Shrink Factor                : 1.00000
[09/05 00:48:25   1030s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/05 00:48:25   1030s] LayerId::1 widthSet size::1
[09/05 00:48:25   1030s] LayerId::2 widthSet size::1
[09/05 00:48:25   1030s] LayerId::3 widthSet size::1
[09/05 00:48:25   1030s] LayerId::4 widthSet size::1
[09/05 00:48:25   1030s] LayerId::5 widthSet size::1
[09/05 00:48:25   1030s] LayerId::6 widthSet size::1
[09/05 00:48:25   1030s] Updating RC grid for preRoute extraction ...
[09/05 00:48:25   1030s] Initializing multi-corner resistance tables ...
[09/05 00:48:25   1030s] **Info: Trial Route has Max Route Layer 15/6.
[09/05 00:48:25   1030s] {RT default_rc_corner 0 6 6 {5 0} 1}
[09/05 00:48:25   1030s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.166869 ; aWlH: 0.000000 ; Pmax: 0.824100 ; wcR: 0.568300 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 00:48:25   1030s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1474.961M)
[09/05 00:48:25   1030s] <CMD> rcOut -setload alu_top_module.setload
[09/05 00:48:25   1030s] 
[09/05 00:48:25   1030s] Usage: rcOut [-help] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[09/05 00:48:25   1030s] 
[09/05 00:48:25   1030s] **ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[09/05 00:48:25   1030s] **ERROR: (IMPSYT-6963):	<CMD> rcOut -setres alu_top_module.setres
[09/05 00:48:28   1031s] 
[09/05 00:48:28   1031s] Usage: rcOut [-help] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[09/05 00:48:28   1031s] 
[09/05 00:48:28   1031s] **ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[09/05 00:48:28   1031s] **ERROR: (IMPSYT-6965):	<CMD> rcOut -spf alu_top_module.spf
[09/05 00:48:30   1032s] 
[09/05 00:48:30   1032s] Usage: rcOut [-help] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[09/05 00:48:30   1032s] 
[09/05 00:48:30   1032s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[09/05 00:48:30   1032s] **ERROR: (IMPSYT-6967):	<CMD> rcOut -spef alu_top_module.spef
[09/05 00:48:53   1037s] <CMD> getMultiCpuUsage -localCpu
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -quiet -area
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -check_only -quiet
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/05 00:48:53   1037s] <CMD> get_verify_drc_mode -limit -quiet
[09/05 00:48:57   1037s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report alu_top_module.drc.rpt -limit 1000
[09/05 00:48:57   1037s] <CMD> verify_drc
[09/05 00:48:57   1037s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/05 00:48:57   1037s] #-report alu_top_module.drc.rpt          # string, default="", user setting
[09/05 00:48:57   1037s]  *** Starting Verify DRC (MEM: 1460.8) ***
[09/05 00:48:57   1037s] 
[09/05 00:48:57   1037s]   VERIFY DRC ...... Starting Verification
[09/05 00:48:57   1037s]   VERIFY DRC ...... Initializing
[09/05 00:48:57   1037s]   VERIFY DRC ...... Deleting Existing Violations
[09/05 00:48:57   1037s]   VERIFY DRC ...... Creating Sub-Areas
[09/05 00:48:57   1037s]   VERIFY DRC ...... Using new threading
[09/05 00:48:57   1037s]   VERIFY DRC ...... Sub-Area: {-392.000 -431.100 -127.040 -212.220} 1 of 12
[09/05 00:48:57   1037s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/05 00:48:57   1037s]   VERIFY DRC ...... Sub-Area: {-127.040 -431.100 137.920 -212.220} 2 of 12
[09/05 00:48:57   1037s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/05 00:48:57   1037s]   VERIFY DRC ...... Sub-Area: {137.920 -431.100 392.000 -212.220} 3 of 12
[09/05 00:48:57   1037s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/05 00:48:57   1037s]   VERIFY DRC ...... Sub-Area: {-392.000 -212.220 -127.040 6.660} 4 of 12
[09/05 00:48:57   1037s]   VERIFY DRC ...... Sub-Area : 4 complete 3 Viols.
[09/05 00:48:57   1037s]   VERIFY DRC ...... Sub-Area: {-127.040 -212.220 137.920 6.660} 5 of 12
[09/05 00:48:57   1038s]   VERIFY DRC ...... Sub-Area : 5 complete 507 Viols.
[09/05 00:48:57   1038s]   VERIFY DRC ...... Sub-Area: {137.920 -212.220 392.000 6.660} 6 of 12
[09/05 00:48:57   1038s]   VERIFY DRC ...... Sub-Area : 6 complete 2 Viols.
[09/05 00:48:57   1038s]   VERIFY DRC ...... Sub-Area: {-392.000 6.660 -127.040 225.540} 7 of 12
[09/05 00:48:57   1038s]   VERIFY DRC ...... Sub-Area : 7 complete 1 Viols.
[09/05 00:48:57   1038s]   VERIFY DRC ...... Sub-Area: {-127.040 6.660 137.920 225.540} 8 of 12
[09/05 00:48:58   1038s]   VERIFY DRC ...... Sub-Area : 8 complete 188 Viols.
[09/05 00:48:58   1038s]   VERIFY DRC ...... Sub-Area: {137.920 6.660 392.000 225.540} 9 of 12
[09/05 00:48:58   1038s]   VERIFY DRC ...... Sub-Area : 9 complete 1 Viols.
[09/05 00:48:58   1038s]   VERIFY DRC ...... Sub-Area: {-392.000 225.540 -127.040 431.100} 10 of 12
[09/05 00:48:58   1038s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[09/05 00:48:58   1038s]   VERIFY DRC ...... Sub-Area: {-127.040 225.540 137.920 431.100} 11 of 12
[09/05 00:48:58   1038s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[09/05 00:48:58   1038s]   VERIFY DRC ...... Sub-Area: {137.920 225.540 392.000 431.100} 12 of 12
[09/05 00:48:58   1038s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[09/05 00:48:58   1038s] 
[09/05 00:48:58   1038s]   Verification Complete : 702 Viols.
[09/05 00:48:58   1038s] 
[09/05 00:48:58   1038s]  Violation Summary By Layer and Type:
[09/05 00:48:58   1038s] 
[09/05 00:48:58   1038s] 	          Short   MetSpc      Mar   CShort   Totals
[09/05 00:48:58   1038s] 	metal1      226      143        0        0      369
[09/05 00:48:58   1038s] 	metal2      166       26       25        0      217
[09/05 00:48:58   1038s] 	via2          0        0        0       19       19
[09/05 00:48:58   1038s] 	metal3       72       13        0        0       85
[09/05 00:48:58   1038s] 	metal4       12        0        0        0       12
[09/05 00:48:58   1038s] 	Totals      476      182       25       19      702
[09/05 00:48:58   1038s] 
[09/05 00:48:58   1038s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 1.0M) ***
[09/05 00:48:58   1038s] 
[09/05 00:48:58   1038s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/05 00:49:05   1039s] <CMD> zoomBox -325.08000 -123.03700 317.56100 181.00800
[09/05 00:49:07   1039s] <CMD> zoomBox -169.54000 -41.96400 165.92400 116.75000
[09/05 00:49:21   1042s] <CMD> zoomBox -274.83100 -88.94400 271.42000 169.49700
[09/05 00:49:22   1042s] <CMD> zoomBox -322.98300 -110.42900 319.66600 193.62000
[09/05 00:49:23   1042s] <CMD> zoomBox -199.11400 -55.16100 195.55300 131.56300
[09/05 00:49:24   1042s] <CMD> zoomBox -98.98200 -38.93400 107.03800 58.53800
[09/05 00:49:25   1043s] <CMD> zoomBox -46.71200 -30.46400 60.83300 20.41800
[09/05 00:49:27   1043s] <CMD> zoomBox -6.01800 -0.08600 15.15500 9.93100
[09/05 00:49:30   1043s] <CMD> selectInst FILLER__1_990
[09/05 00:49:31   1044s] <CMD> zoomBox -13.59800 -9.17000 34.12400 13.40800
[09/05 00:49:32   1044s] <CMD> zoomBox -30.67900 -29.64200 76.87800 21.24500
[09/05 00:49:33   1044s] <CMD> zoomBox -112.64700 -127.89100 282.07500 58.85900
[09/05 00:49:34   1044s] <CMD> zoomBox -132.53000 -151.72300 331.84900 67.98300
[09/05 00:49:34   1044s] <CMD> zoomBox -351.43400 -414.10600 879.85400 168.43900
[09/05 00:49:35   1044s] <CMD> zoomBox -572.26300 -678.79900 1432.68400 269.77800
[09/05 00:49:37   1045s] <CMD> zoomBox -230.17300 -518.35900 1218.40200 166.98800
[09/05 00:50:19   1053s] <CMD> init_design
[09/05 00:50:19   1053s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[09/05 00:50:19   1053s] 
[09/05 00:50:19   1053s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:50:19   1053s] Severity  ID               Count  Summary                                  
[09/05 00:50:19   1053s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[09/05 00:50:19   1053s] *** Message Summary: 1 warning(s), 0 error(s)
[09/05 00:50:19   1053s] 
[09/05 00:50:25   1055s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Sep  5 00:50:25 2023
  Total CPU time:     0:17:44
  Total real time:    1:04:44
  Peak memory (main): 1199.99MB

[09/05 00:50:25   1055s] 
[09/05 00:50:25   1055s] *** Memory Usage v#1 (Current mem = 1460.758M, initial mem = 274.980M) ***
[09/05 00:50:25   1055s] 
[09/05 00:50:25   1055s] *** Summary of all messages that are not suppressed in this session:
[09/05 00:50:25   1055s] Severity  ID               Count  Summary                                  
[09/05 00:50:25   1055s] ERROR     IMPLF-40             2  Macro '%s' references a site '%s' that h...
[09/05 00:50:25   1055s] WARNING   IMPLF-58           388  MACRO '%s' has been found in the databas...
[09/05 00:50:25   1055s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/05 00:50:25   1055s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/05 00:50:25   1055s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[09/05 00:50:25   1055s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[09/05 00:50:25   1055s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[09/05 00:50:25   1055s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[09/05 00:50:25   1055s] WARNING   IMPEXT-6197         12  The Cap table file is not specified. Thi...
[09/05 00:50:25   1055s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[09/05 00:50:25   1055s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/05 00:50:25   1055s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[09/05 00:50:25   1055s] WARNING   IMPEXT-3530         12  The process node is not set. Use the com...
[09/05 00:50:25   1055s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[09/05 00:50:25   1055s] ERROR     IMPSYT-6583          2  %s                                       
[09/05 00:50:25   1055s] ERROR     IMPSYT-6852          8  No more action to undo.                  
[09/05 00:50:25   1055s] ERROR     IMPSYT-6967          2  %s                                       
[09/05 00:50:25   1055s] ERROR     IMPSYT-6965          2  %s                                       
[09/05 00:50:25   1055s] ERROR     IMPSYT-6963          2  %s                                       
[09/05 00:50:25   1055s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[09/05 00:50:25   1055s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[09/05 00:50:25   1055s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[09/05 00:50:25   1055s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[09/05 00:50:25   1055s] ERROR     IMPSPR-55            1  <e> to open Edit Route form to input net...
[09/05 00:50:25   1055s] ERROR     IMPSYUTIL-96         1  Cannot open (for %s) %s file: '%s'. The ...
[09/05 00:50:25   1055s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/05 00:50:25   1055s] WARNING   IMPPP-532          186  ViaGen Warning: top layer and bottom lay...
[09/05 00:50:25   1055s] WARNING   IMPPP-170           14  The power planner failed to create a wir...
[09/05 00:50:25   1055s] WARNING   IMPSR-1973           4  Same Warning messages will be suppressed...
[09/05 00:50:25   1055s] WARNING   IMPSR-1239          80  Wire segment (%1.2f %1.2f) (%1.2f %1.2f)...
[09/05 00:50:25   1055s] WARNING   IMPSR-1242           4  %s: %d wire segments without shape defin...
[09/05 00:50:25   1055s] WARNING   IMPSR-1253           4  Cannot find any standard cell pin connec...
[09/05 00:50:25   1055s] WARNING   IMPSR-1255           4  Cannot find any non 'CLASS CORE' pad pin...
[09/05 00:50:25   1055s] WARNING   IMPSR-1254           8  Cannot find any block pin of net %s. Che...
[09/05 00:50:25   1055s] WARNING   IMPSR-1256           4  Cannot find any CORE class pad pin of ne...
[09/05 00:50:25   1055s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[09/05 00:50:25   1055s] WARNING   IMPSP-5140           4  Global net connect rules have not been c...
[09/05 00:50:25   1055s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[09/05 00:50:25   1055s] WARNING   IMPSP-5224           6  Option '%s' for command addEndCap is obs...
[09/05 00:50:25   1055s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[09/05 00:50:25   1055s] WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
[09/05 00:50:25   1055s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/05 00:50:25   1055s] ERROR     IMPSP-5106           2  AddEndCap cannot place end cap cells at ...
[09/05 00:50:25   1055s] WARNING   IMPSP-5119         107  AddEndCap is unable to add %s-cap cell (...
[09/05 00:50:25   1055s] WARNING   IMPOPT-7233          2  Resetting setDelayCalMode -SIAware in pr...
[09/05 00:50:25   1055s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[09/05 00:50:25   1055s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[09/05 00:50:25   1055s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[09/05 00:50:25   1055s] ERROR     IMPOPT-6080          2  AAE-SI Optimization can only be turned o...
[09/05 00:50:25   1055s] WARNING   IMPOPT-6118          9  The following cells have a dont_touch pr...
[09/05 00:50:25   1055s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[09/05 00:50:25   1055s] ERROR     IMPTCM-48            3  "%s" is not a legal option for command "...
[09/05 00:50:25   1055s] ERROR     IMPTCM-113           1  Option "%s" is required when option "%s"...
[09/05 00:50:25   1055s] ERROR     TCLCMD-265           1  No matching clock found for '%s'         
[09/05 00:50:25   1055s] WARNING   TCLCMD-513          31  The software could not find a matching o...
[09/05 00:50:25   1055s] ERROR     TCLCMD-917          61  Cannot find '%s' that match '%s'         
[09/05 00:50:25   1055s] WARNING   TCLCMD-1041          1  current_design should use the top cell a...
[09/05 00:50:25   1055s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/05 00:50:25   1055s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[09/05 00:50:25   1055s] *** Message Summary: 1728 warning(s), 92 error(s)
[09/05 00:50:25   1055s] 
[09/05 00:50:25   1055s] --- Ending "Innovus" (totcpu=0:17:36, real=1:04:42, mem=1460.8M) ---
