# Copyright (c) 2024 Tobias Scheipel, David Beikircher, Florian Riedl
# Embedded Architectures & Systems Group, Graz University of Technology
# SPDX-License-Identifier: MIT
# ---------------------------------------------------------------------
# File: synth.tcl

# Get root directory
set ROOT [file normalize [file dirname [info script]]/..]

# Optional feature flags passed from Make
set m_ext 0

if {$argc > 0} {
    set m_ext [lindex $argv 0]
}

# Supress some warnings
# identifier <name> is used before its declaration
set_msg_config -id {Synth 8-6901} -suppress

# <name> is already implicitly declared earlier
set_msg_config -id {Synth 8-8895} -suppress

# Unused sequential element <name>_reg was removed
set_msg_config -id {Synth 8-6014} -string {test_reg_reg} -suppress
set_msg_config -id {Synth 8-6014} -string {test_stb_reg} -suppress

# Port <port> in module <module> is either unconnected or has no load
set_msg_config -id {Synth 8-7129} -string {wishbone_buttons} -suppress
set_msg_config -id {Synth 8-7129} -string {wishbone_leds} -suppress
set_msg_config -id {Synth 8-7129} -string {wishbone_switches} -suppress
set_msg_config -id {Synth 8-7129} -string {wishbone_test} -suppress
set_msg_config -id {Synth 8-7129} -string {wishbone_uart} -suppress

# initial value of parameter '<parameter>' is omitted [<path>]
set_msg_config -id {Synth 8-9661} -suppress

# Parallel synthesis criteria is not met
set_msg_config -id {Synth 8-7080} -suppress

# Define source files
set SOURCES {
    defines/csr.sv
    defines/op.sv
    defines/instruction.sv
    defines/pipeline_status.sv
    defines/forwarding.sv
    defines/branch_pred_pkg.sv
    defines/constants.sv
    defines/clk_params.sv

    lib/*.sv
    lib/peripherals/*.sv
    lib/wishbone/*.sv

    external/periph-wb/spondon/design/*.sv
    external/periph-wb/dotara/design/*.sv
    external/periph-wb/bashi/design/bashi_pkg.sv
    external/periph-wb/bashi/design/bashi_regs.sv
    external/periph-wb/bashi/design/bashi_i2s_tx.sv
    external/periph-wb/bashi/design/bashi_wb_i2s.sv
    external/periph-wb/karnaphuli/design/*.sv
    external/periph-wb/brahmaputra/design/*.sv

    rtl/*.sv

    synth/top.sv
}

if {$m_ext == 1} {
    puts "INFO: Enabling M extension"
    set_property verilog_define {M_EXT} [current_fileset]
}

foreach source $SOURCES {
    read_verilog -sv [glob -directory $ROOT $source]
}

# Read constraints
read_xdc $ROOT/synth/basys3.xdc

# Read memory file
read_mem $ROOT/build/test/c/bootloader/init.mem

# Synthesize and Optimize
synth_design -top top -part xc7a35tcpg236-1
opt_design

# Synthesis reports
file mkdir reports

report_timing_summary -file reports/timing_soc_syn.rpt
report_utilization -file reports/utilization_soc_syn.rpt
report_utilization -hierarchical -file reports/utilization_soc_hier_syn.rpt
report_power -file reports/power_soc_syn.rpt

# Place and Route
place_design
phys_opt_design
route_design
phys_opt_design

# PnR Reports
report_timing_summary -file reports/timing_soc_pnr.rpt
report_utilization -file reports/utilization_soc_pnr.rpt
report_utilization -hierarchical -file reports/utilization_soc_hier_pnr.rpt
report_power -file reports/power_soc_pnr.rpt

# Generate bitstream
write_bitstream -force -bin SoC_basys3.bit
