/// Auto-generated register definitions for SLC
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::espressif::esp32::slc {

// ============================================================================
// SLC - SLC Peripheral
// Base Address: 0x3FF58000
// ============================================================================

/// SLC Register Structure
struct SLC_Registers {

    /// CONF0
    /// Offset: 0x0000
    /// Reset value: 0xFF3CFF30
    volatile uint32_t CONF0;

    /// _0INT_RAW
    /// Offset: 0x0004
    volatile uint32_t _0INT_RAW;

    /// _0INT_ST
    /// Offset: 0x0008
    volatile uint32_t _0INT_ST;

    /// _0INT_ENA
    /// Offset: 0x000C
    volatile uint32_t _0INT_ENA;

    /// _0INT_CLR
    /// Offset: 0x0010
    volatile uint32_t _0INT_CLR;

    /// _1INT_RAW
    /// Offset: 0x0014
    volatile uint32_t _1INT_RAW;

    /// _1INT_ST
    /// Offset: 0x0018
    volatile uint32_t _1INT_ST;

    /// _1INT_ENA
    /// Offset: 0x001C
    volatile uint32_t _1INT_ENA;

    /// _1INT_CLR
    /// Offset: 0x0020
    volatile uint32_t _1INT_CLR;

    /// RX_STATUS
    /// Offset: 0x0024
    /// Reset value: 0x00020002
    volatile uint32_t RX_STATUS;

    /// _0RXFIFO_PUSH
    /// Offset: 0x0028
    volatile uint32_t _0RXFIFO_PUSH;

    /// _1RXFIFO_PUSH
    /// Offset: 0x002C
    volatile uint32_t _1RXFIFO_PUSH;

    /// TX_STATUS
    /// Offset: 0x0030
    /// Reset value: 0x00020002
    volatile uint32_t TX_STATUS;

    /// _0TXFIFO_POP
    /// Offset: 0x0034
    volatile uint32_t _0TXFIFO_POP;

    /// _1TXFIFO_POP
    /// Offset: 0x0038
    volatile uint32_t _1TXFIFO_POP;

    /// _0RX_LINK
    /// Offset: 0x003C
    volatile uint32_t _0RX_LINK;

    /// _0TX_LINK
    /// Offset: 0x0040
    volatile uint32_t _0TX_LINK;

    /// _1RX_LINK
    /// Offset: 0x0044
    /// Reset value: 0x00100000
    volatile uint32_t _1RX_LINK;

    /// _1TX_LINK
    /// Offset: 0x0048
    volatile uint32_t _1TX_LINK;

    /// INTVEC_TOHOST
    /// Offset: 0x004C
    volatile uint32_t INTVEC_TOHOST;

    /// _0TOKEN0
    /// Offset: 0x0050
    volatile uint32_t _0TOKEN0;

    /// _0TOKEN1
    /// Offset: 0x0054
    volatile uint32_t _0TOKEN1;

    /// _1TOKEN0
    /// Offset: 0x0058
    volatile uint32_t _1TOKEN0;

    /// _1TOKEN1
    /// Offset: 0x005C
    volatile uint32_t _1TOKEN1;

    /// CONF1
    /// Offset: 0x0060
    /// Reset value: 0x00300078
    volatile uint32_t CONF1;

    /// _0_STATE0
    /// Offset: 0x0064
    volatile uint32_t _0_STATE0;

    /// _0_STATE1
    /// Offset: 0x0068
    volatile uint32_t _0_STATE1;

    /// _1_STATE0
    /// Offset: 0x006C
    volatile uint32_t _1_STATE0;

    /// _1_STATE1
    /// Offset: 0x0070
    volatile uint32_t _1_STATE1;

    /// BRIDGE_CONF
    /// Offset: 0x0074
    /// Reset value: 0x000A7720
    volatile uint32_t BRIDGE_CONF;

    /// _0_TO_EOF_DES_ADDR
    /// Offset: 0x0078
    volatile uint32_t _0_TO_EOF_DES_ADDR;

    /// _0_TX_EOF_DES_ADDR
    /// Offset: 0x007C
    volatile uint32_t _0_TX_EOF_DES_ADDR;

    /// _0_TO_EOF_BFR_DES_ADDR
    /// Offset: 0x0080
    volatile uint32_t _0_TO_EOF_BFR_DES_ADDR;

    /// _1_TO_EOF_DES_ADDR
    /// Offset: 0x0084
    volatile uint32_t _1_TO_EOF_DES_ADDR;

    /// _1_TX_EOF_DES_ADDR
    /// Offset: 0x0088
    volatile uint32_t _1_TX_EOF_DES_ADDR;

    /// _1_TO_EOF_BFR_DES_ADDR
    /// Offset: 0x008C
    volatile uint32_t _1_TO_EOF_BFR_DES_ADDR;

    /// AHB_TEST
    /// Offset: 0x0090
    volatile uint32_t AHB_TEST;

    /// SDIO_ST
    /// Offset: 0x0094
    volatile uint32_t SDIO_ST;

    /// RX_DSCR_CONF
    /// Offset: 0x0098
    /// Reset value: 0x101B101A
    volatile uint32_t RX_DSCR_CONF;

    /// _0_TXLINK_DSCR
    /// Offset: 0x009C
    volatile uint32_t _0_TXLINK_DSCR;

    /// _0_TXLINK_DSCR_BF0
    /// Offset: 0x00A0
    volatile uint32_t _0_TXLINK_DSCR_BF0;

    /// _0_TXLINK_DSCR_BF1
    /// Offset: 0x00A4
    volatile uint32_t _0_TXLINK_DSCR_BF1;

    /// _0_RXLINK_DSCR
    /// Offset: 0x00A8
    volatile uint32_t _0_RXLINK_DSCR;

    /// _0_RXLINK_DSCR_BF0
    /// Offset: 0x00AC
    volatile uint32_t _0_RXLINK_DSCR_BF0;

    /// _0_RXLINK_DSCR_BF1
    /// Offset: 0x00B0
    volatile uint32_t _0_RXLINK_DSCR_BF1;

    /// _1_TXLINK_DSCR
    /// Offset: 0x00B4
    volatile uint32_t _1_TXLINK_DSCR;

    /// _1_TXLINK_DSCR_BF0
    /// Offset: 0x00B8
    volatile uint32_t _1_TXLINK_DSCR_BF0;

    /// _1_TXLINK_DSCR_BF1
    /// Offset: 0x00BC
    volatile uint32_t _1_TXLINK_DSCR_BF1;

    /// _1_RXLINK_DSCR
    /// Offset: 0x00C0
    volatile uint32_t _1_RXLINK_DSCR;

    /// _1_RXLINK_DSCR_BF0
    /// Offset: 0x00C4
    volatile uint32_t _1_RXLINK_DSCR_BF0;

    /// _1_RXLINK_DSCR_BF1
    /// Offset: 0x00C8
    volatile uint32_t _1_RXLINK_DSCR_BF1;

    /// _0_TX_ERREOF_DES_ADDR
    /// Offset: 0x00CC
    volatile uint32_t _0_TX_ERREOF_DES_ADDR;

    /// _1_TX_ERREOF_DES_ADDR
    /// Offset: 0x00D0
    volatile uint32_t _1_TX_ERREOF_DES_ADDR;

    /// TOKEN_LAT
    /// Offset: 0x00D4
    volatile uint32_t TOKEN_LAT;

    /// TX_DSCR_CONF
    /// Offset: 0x00D8
    /// Reset value: 0x00000080
    volatile uint32_t TX_DSCR_CONF;

    /// CMD_INFOR0
    /// Offset: 0x00DC
    volatile uint32_t CMD_INFOR0;

    /// CMD_INFOR1
    /// Offset: 0x00E0
    volatile uint32_t CMD_INFOR1;

    /// _0_LEN_CONF
    /// Offset: 0x00E4
    volatile uint32_t _0_LEN_CONF;

    /// _0_LENGTH
    /// Offset: 0x00E8
    volatile uint32_t _0_LENGTH;

    /// _0_TXPKT_H_DSCR
    /// Offset: 0x00EC
    volatile uint32_t _0_TXPKT_H_DSCR;

    /// _0_TXPKT_E_DSCR
    /// Offset: 0x00F0
    volatile uint32_t _0_TXPKT_E_DSCR;

    /// _0_RXPKT_H_DSCR
    /// Offset: 0x00F4
    volatile uint32_t _0_RXPKT_H_DSCR;

    /// _0_RXPKT_E_DSCR
    /// Offset: 0x00F8
    volatile uint32_t _0_RXPKT_E_DSCR;

    /// _0_TXPKTU_H_DSCR
    /// Offset: 0x00FC
    volatile uint32_t _0_TXPKTU_H_DSCR;

    /// _0_TXPKTU_E_DSCR
    /// Offset: 0x0100
    volatile uint32_t _0_TXPKTU_E_DSCR;

    /// _0_RXPKTU_H_DSCR
    /// Offset: 0x0104
    volatile uint32_t _0_RXPKTU_H_DSCR;

    /// _0_RXPKTU_E_DSCR
    /// Offset: 0x0108
    volatile uint32_t _0_RXPKTU_E_DSCR;
    uint8_t RESERVED_010C[8]; ///< Reserved

    /// SEQ_POSITION
    /// Offset: 0x0114
    /// Reset value: 0x00000509
    volatile uint32_t SEQ_POSITION;

    /// _0_DSCR_REC_CONF
    /// Offset: 0x0118
    /// Reset value: 0x000003FF
    volatile uint32_t _0_DSCR_REC_CONF;

    /// SDIO_CRC_ST0
    /// Offset: 0x011C
    volatile uint32_t SDIO_CRC_ST0;

    /// SDIO_CRC_ST1
    /// Offset: 0x0120
    volatile uint32_t SDIO_CRC_ST1;

    /// _0_EOF_START_DES
    /// Offset: 0x0124
    volatile uint32_t _0_EOF_START_DES;

    /// _0_PUSH_DSCR_ADDR
    /// Offset: 0x0128
    volatile uint32_t _0_PUSH_DSCR_ADDR;

    /// _0_DONE_DSCR_ADDR
    /// Offset: 0x012C
    volatile uint32_t _0_DONE_DSCR_ADDR;

    /// _0_SUB_START_DES
    /// Offset: 0x0130
    volatile uint32_t _0_SUB_START_DES;

    /// _0_DSCR_CNT
    /// Offset: 0x0134
    volatile uint32_t _0_DSCR_CNT;

    /// _0_LEN_LIM_CONF
    /// Offset: 0x0138
    /// Reset value: 0x00005400
    volatile uint32_t _0_LEN_LIM_CONF;

    /// _0INT_ST1
    /// Offset: 0x013C
    volatile uint32_t _0INT_ST1;

    /// _0INT_ENA1
    /// Offset: 0x0140
    volatile uint32_t _0INT_ENA1;

    /// _1INT_ST1
    /// Offset: 0x0144
    volatile uint32_t _1INT_ST1;

    /// _1INT_ENA1
    /// Offset: 0x0148
    volatile uint32_t _1INT_ENA1;
    uint8_t RESERVED_014C[172]; ///< Reserved

    /// DATE
    /// Offset: 0x01F8
    /// Reset value: 0x16022500
    volatile uint32_t DATE;

    /// ID
    /// Offset: 0x01FC
    /// Reset value: 0x00000100
    volatile uint32_t ID;
};

static_assert(sizeof(SLC_Registers) >= 512, "SLC_Registers size mismatch");

/// SLC peripheral instance
inline SLC_Registers* SLC() {
    return reinterpret_cast<SLC_Registers*>(0x3FF58000);
}

}  // namespace alloy::hal::espressif::esp32::slc
