// Seed: 1970888369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5 = id_1;
  wire id_6, id_7, id_8, id_9, id_10, id_11;
  supply0 id_12 = 1'd0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output wand id_2,
    output tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    output tri id_6
    , id_12,
    input wire id_7,
    input supply1 id_8,
    output tri id_9,
    input wire id_10
);
  module_0(
      id_12, id_12, id_12, id_12
  );
endmodule
