{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574047172619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574047172627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 22:19:32 2019 " "Processing started: Sun Nov 17 22:19:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574047172627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574047172627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574047172627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574047173100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574047173100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavior " "Found design unit 1: part1-Behavior" {  } { { "part1.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/part1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047182995 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/part1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047182995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574047182995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TflipFlop-Behavior " "Found design unit 1: TflipFlop-Behavior" {  } { { "TflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/TflipFlop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047182998 ""} { "Info" "ISGN_ENTITY_NAME" "1 TflipFlop " "Found entity 1: TflipFlop" {  } { { "TflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/TflipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047182998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574047182998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047183001 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047183001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574047183001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bytetohex7seg.vhd 4 2 " "Found 4 design units, including 2 entities, in source file output_files/bytetohex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byteToHex7Seg-Behavior " "Found design unit 1: byteToHex7Seg-Behavior" {  } { { "output_files/byteToHex7Seg.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/output_files/byteToHex7Seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047183004 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fourBitToHex7Seg-Behavior " "Found design unit 2: fourBitToHex7Seg-Behavior" {  } { { "output_files/byteToHex7Seg.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/output_files/byteToHex7Seg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047183004 ""} { "Info" "ISGN_ENTITY_NAME" "1 byteToHex7Seg " "Found entity 1: byteToHex7Seg" {  } { { "output_files/byteToHex7Seg.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/output_files/byteToHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047183004 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourBitToHex7Seg " "Found entity 2: fourBitToHex7Seg" {  } { { "output_files/byteToHex7Seg.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/output_files/byteToHex7Seg.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574047183004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574047183004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574047183035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:CLKDB0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:CLKDB0\"" {  } { { "part1.vhd" "CLKDB0" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/part1.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574047183037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TflipFlop TflipFlop:Tff0 " "Elaborating entity \"TflipFlop\" for hierarchy \"TflipFlop:Tff0\"" {  } { { "part1.vhd" "Tff0" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/part1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574047183039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteToHex7Seg byteToHex7Seg:bth " "Elaborating entity \"byteToHex7Seg\" for hierarchy \"byteToHex7Seg:bth\"" {  } { { "part1.vhd" "bth" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/part1.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574047183043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitToHex7Seg byteToHex7Seg:bth\|fourBitToHex7Seg:bth0 " "Elaborating entity \"fourBitToHex7Seg\" for hierarchy \"byteToHex7Seg:bth\|fourBitToHex7Seg:bth0\"" {  } { { "output_files/byteToHex7Seg.vhd" "bth0" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/output_files/byteToHex7Seg.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574047183045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574047183589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574047184053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574047184053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574047184119 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574047184119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574047184119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574047184119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574047184154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 22:19:44 2019 " "Processing ended: Sun Nov 17 22:19:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574047184154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574047184154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574047184154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574047184154 ""}
