// Seed: 467304397
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2[-1] = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd32,
    parameter id_2 = 32'd82
) (
    output wor  _id_0,
    input  tri1 id_1,
    input  wand _id_2
);
  logic [7:0] id_4;
  assign id_4[1'b0] = 1;
  wire [-1 : id_2] id_5;
  longint [id_2 : id_0] id_6;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_6
  );
  logic id_7;
  ;
endmodule
