{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712771721460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712771721461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 11:55:21 2024 " "Processing started: Wed Apr 10 11:55:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712771721461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771721461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771721461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712771721779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712771721780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_tb " "Found entity 1: Pipeline_tb" {  } { { "Pipeline_tb.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmult.v 1 1 " "Found 1 design units, including 1 entities, in source file vmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 VMult " "Found entity 1: VMult" {  } { { "VMult.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/VMult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vadder.v 1 1 " "Found 1 design units, including 1 entities, in source file vadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 VAdder " "Found entity 1: VAdder" {  } { { "VAdder.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/VAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Cycle " "Found entity 1: Writeback_Cycle" {  } { { "Writeback_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Writeback_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_top " "Found entity 1: Pipeline_top" {  } { { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727429 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1712771727430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Main_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle " "Found entity 1: Fetch_Cycle" {  } { { "Fetch_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Cycle " "Found entity 1: Execute_Cycle" {  } { { "Execute_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Execute_Cycle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_top.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Top " "Found entity 1: Control_Unit_Top" {  } { { "Control_Unit_Top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771727445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771727445 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(12) " "Verilog HDL Parameter Declaration warning at uart_tx.v(12): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_tx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727445 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(13) " "Verilog HDL Parameter Declaration warning at uart_tx.v(13): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_tx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727445 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(14) " "Verilog HDL Parameter Declaration warning at uart_tx.v(14): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_tx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727445 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(15) " "Verilog HDL Parameter Declaration warning at uart_tx.v(15): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_tx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727445 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(16) " "Verilog HDL Parameter Declaration warning at uart_tx.v(16): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_tx.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727445 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(11) " "Verilog HDL Parameter Declaration warning at uart_rx.v(11): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_rx.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(12) " "Verilog HDL Parameter Declaration warning at uart_rx.v(12): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_rx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(13) " "Verilog HDL Parameter Declaration warning at uart_rx.v(13): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_rx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(14) " "Verilog HDL Parameter Declaration warning at uart_rx.v(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727446 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(15) " "Verilog HDL Parameter Declaration warning at uart_rx.v(15): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_rx.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712771727446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_top " "Elaborating entity \"Pipeline_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712771727499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Cycle Fetch_Cycle:Fetch " "Elaborating entity \"Fetch_Cycle\" for hierarchy \"Fetch_Cycle:Fetch\"" {  } { { "Pipeline_top.v" "Fetch" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 Fetch_Cycle.v(51) " "Verilog HDL assignment warning at Fetch_Cycle.v(51): truncated value with size 256 to match size of target (32)" {  } { { "Fetch_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712771727508 "|Pipeline_top|Fetch_Cycle:Fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 Fetch_Cycle.v(52) " "Verilog HDL assignment warning at Fetch_Cycle.v(52): truncated value with size 256 to match size of target (32)" {  } { { "Fetch_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712771727508 "|Pipeline_top|Fetch_Cycle:Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Fetch_Cycle:Fetch\|Mux:MUX_FETCH " "Elaborating entity \"Mux\" for hierarchy \"Fetch_Cycle:Fetch\|Mux:MUX_FETCH\"" {  } { { "Fetch_Cycle.v" "MUX_FETCH" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module Fetch_Cycle:Fetch\|PC_Module:Program_Counter " "Elaborating entity \"PC_Module\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Module:Program_Counter\"" {  } { { "Fetch_Cycle.v" "Program_Counter" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder Fetch_Cycle:Fetch\|PC_Adder:PCAdder " "Elaborating entity \"PC_Adder\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Adder:PCAdder\"" {  } { { "Fetch_Cycle.v" "PCAdder" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Fetch_Cycle:Fetch\|Instruction_Memory:I_MEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:I_MEM\"" {  } { { "Fetch_Cycle.v" "I_MEM" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 Instruction_Memory.v(9) " "Verilog HDL assignment warning at Instruction_Memory.v(9): truncated value with size 256 to match size of target (32)" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712771727514 "|Pipeline_top|Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Instruction_Memory.v(7) " "Net \"mem.data_a\" at Instruction_Memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712771727514 "|Pipeline_top|Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Instruction_Memory.v(7) " "Net \"mem.waddr_a\" at Instruction_Memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712771727514 "|Pipeline_top|Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Instruction_Memory.v(7) " "Net \"mem.we_a\" at Instruction_Memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712771727514 "|Pipeline_top|Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Cycle Decode_Cycle:Decode " "Elaborating entity \"Decode_Cycle\" for hierarchy \"Decode_Cycle:Decode\"" {  } { { "Pipeline_top.v" "Decode" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD1D_reg Decode_Cycle.v(81) " "Verilog HDL or VHDL warning at Decode_Cycle.v(81): object \"RD1D_reg\" assigned a value but never read" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712771727521 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD2D_reg Decode_Cycle.v(81) " "Verilog HDL or VHDL warning at Decode_Cycle.v(81): object \"RD2D_reg\" assigned a value but never read" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712771727521 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 5 Decode_Cycle.v(94) " "Verilog HDL assignment warning at Decode_Cycle.v(94): truncated value with size 256 to match size of target (5)" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712771727521 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Decode_Cycle.v(131) " "Verilog HDL assignment warning at Decode_Cycle.v(131): truncated value with size 2 to match size of target (1)" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712771727521 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_Top Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit " "Elaborating entity \"Control_Unit_Top\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\"" {  } { { "Decode_Cycle.v" "ctrl_unit" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|Main_Decoder:Main_Decoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|Main_Decoder:Main_Decoder\"" {  } { { "Control_Unit_Top.v" "Main_Decoder" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|ALU_Decoder:ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|ALU_Decoder:ALU_Decoder\"" {  } { { "Control_Unit_Top.v" "ALU_Decoder" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Decode_Cycle:Decode\|Register_File:RegFile " "Elaborating entity \"Register_File\" for hierarchy \"Decode_Cycle:Decode\|Register_File:RegFile\"" {  } { { "Decode_Cycle.v" "RegFile" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Decode_Cycle:Decode\|Sign_Extend:SignExtend " "Elaborating entity \"Sign_Extend\" for hierarchy \"Decode_Cycle:Decode\|Sign_Extend:SignExtend\"" {  } { { "Decode_Cycle.v" "SignExtend" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Cycle Execute_Cycle:Execute " "Elaborating entity \"Execute_Cycle\" for hierarchy \"Execute_Cycle:Execute\"" {  } { { "Pipeline_top.v" "Execute" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Cycle:Execute\|ALU:ALU_E " "Elaborating entity \"ALU\" for hierarchy \"Execute_Cycle:Execute\|ALU:ALU_E\"" {  } { { "Execute_Cycle.v" "ALU_E" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Execute_Cycle.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 16 ALU.v(35) " "Verilog HDL assignment warning at ALU.v(35): truncated value with size 256 to match size of target (16)" {  } { { "ALU.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712771727540 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VAdder Execute_Cycle:Execute\|ALU:ALU_E\|VAdder:VAdd " "Elaborating entity \"VAdder\" for hierarchy \"Execute_Cycle:Execute\|ALU:ALU_E\|VAdder:VAdd\"" {  } { { "ALU.v" "VAdd" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VMult Execute_Cycle:Execute\|ALU:ALU_E\|VMult:VMul " "Elaborating entity \"VMult\" for hierarchy \"Execute_Cycle:Execute\|ALU:ALU_E\|VMult:VMul\"" {  } { { "ALU.v" "VMul" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Cycle Memory_Cycle:Memory " "Elaborating entity \"Memory_Cycle\" for hierarchy \"Memory_Cycle:Memory\"" {  } { { "Pipeline_top.v" "Memory" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 5 Memory_Cycle.v(52) " "Verilog HDL assignment warning at Memory_Cycle.v(52): truncated value with size 256 to match size of target (5)" {  } { { "Memory_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712771727549 "|Pipeline_top|Memory_Cycle:Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Memory_Cycle:Memory\|Data_Memory:DataMem " "Elaborating entity \"Data_Memory\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:DataMem\"" {  } { { "Memory_Cycle.v" "DataMem" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727549 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Data_Memory.v(50) " "Verilog HDL warning at Data_Memory.v(50): initial value for variable mem should be constant" {  } { { "Data_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v" 50 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1712771727824 "|Pipeline_top|Memory_Cycle:Memory|Data_Memory:DataMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WD 0 Data_Memory.v(5) " "Net \"WD\" at Data_Memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Data_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712771727824 "|Pipeline_top|Memory_Cycle:Memory|Data_Memory:DataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback_Cycle Writeback_Cycle:WriteBack " "Elaborating entity \"Writeback_Cycle\" for hierarchy \"Writeback_Cycle:WriteBack\"" {  } { { "Pipeline_top.v" "WriteBack" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:HazardUnit " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:HazardUnit\"" {  } { { "Pipeline_top.v" "HazardUnit" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct3 Hazard_Unit.v(19) " "Verilog HDL or VHDL warning at Hazard_Unit.v(19): object \"funct3\" assigned a value but never read" {  } { { "Hazard_Unit.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712771727847 "|Pipeline_top|Hazard_Unit:HazardUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx\"" {  } { { "Pipeline_top.v" "uart_tx" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771727847 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "uart_tx.v(67) " "Verilog HDL or VHDL warning at the uart_tx.v(67): index expression is not wide enough to address all of the elements in the array" {  } { { "uart_tx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_tx.v" 67 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1712771727849 "|Pipeline_top|uart_tx:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(81) " "Verilog HDL assignment warning at uart_tx.v(81): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/uart_tx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712771727849 "|Pipeline_top|uart_tx:uart_tx"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Decode_Cycle:Decode\|Register_File:RegFileVec\|Register_rtl_0 " "Inferred dual-clock RAM node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|Register_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712771745304 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1712771745320 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Decode_Cycle:Decode\|Register_File:RegFileVec\|Register_rtl_1 " "Inferred dual-clock RAM node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|Register_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712771745322 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1712771745337 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Decode_Cycle:Decode\|Register_File:RegFile\|Register_rtl_0 " "Inferred dual-clock RAM node \"Decode_Cycle:Decode\|Register_File:RegFile\|Register_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712771745339 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1712771745353 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Decode_Cycle:Decode\|Register_File:RegFile\|Register_rtl_1 " "Inferred dual-clock RAM node \"Decode_Cycle:Decode\|Register_File:RegFile\|Register_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712771745355 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1712771745369 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/RISC.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1712771745901 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Decode_Cycle:Decode\|Register_File:RegFileVec\|Register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Decode_Cycle:Decode\|Register_File:RegFileVec\|Register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/RISC.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Decode_Cycle:Decode\|Register_File:RegFileVec\|Register_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Decode_Cycle:Decode\|Register_File:RegFileVec\|Register_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/RISC.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Decode_Cycle:Decode\|Register_File:RegFile\|Register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Decode_Cycle:Decode\|Register_File:RegFile\|Register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/RISC.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Decode_Cycle:Decode\|Register_File:RegFile\|Register_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Decode_Cycle:Decode\|Register_File:RegFile\|Register_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/RISC.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712771758044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712771758044 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712771758044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0 " "Elaborated megafunction instantiation \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771758087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0 " "Instantiated megafunction \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC.ram0_Register_File_605be989.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758087 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712771758087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_orn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_orn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_orn1 " "Found entity 1: altsyncram_orn1" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771758160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771758160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1 " "Elaborated megafunction instantiation \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771758172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1 " "Instantiated megafunction \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC.ram0_Register_File_605be989.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758172 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712771758172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0 " "Elaborated megafunction instantiation \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771758179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0 " "Instantiated megafunction \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC.ram0_Register_File_605be989.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712771758179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6o1 " "Found entity 1: altsyncram_a6o1" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712771758248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771758248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1 " "Elaborated megafunction instantiation \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771758258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1 " "Instantiated megafunction \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC.ram0_Register_File_605be989.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712771758258 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712771758258 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a16 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a17 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a18 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a19 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a20 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a21 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a22 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a23 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a24 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a25 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a26 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a27 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a28 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a29 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a30 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a31 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a32 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a33 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a34 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a35 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a36 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a37 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a38 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a39 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a40 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a41 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a42 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a43 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a44 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a45 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a46 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a47 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a48 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a49 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a50 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a51 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a52 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a53 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a54 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a55 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a56 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a57 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a58 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a59 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a60 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a61 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a62 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a63 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a64 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a65 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a66 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a67 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a68 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a69 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a70 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a71 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a72 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a73 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a74 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a75 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a76 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a77 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a78 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a79 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a80 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a81 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a82 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a83 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a84 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a85 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a86 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a87 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a88 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a89 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a90 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a91 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a92 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a93 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a94 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a95 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a96 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a97 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a98 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a99 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a100 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a101 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a102 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a103 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a104 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a105 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a106 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a107 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a108 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a109 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a110 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a111 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a112 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a113 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a114 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a115 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a116 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a117 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a118 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a119 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a120 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a121 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a122 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a123 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a124 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a125 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a126 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a127 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a128 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a129 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a130 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a131 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a132 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a133 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a134 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a135 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a136 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a137 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a138 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a139 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a140 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a141 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a142 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a143 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a144 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a145 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a146 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a147 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a148 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a149 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a150 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a151 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a152 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a153 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a154 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a155 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a156 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a157 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a158 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a159 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a160 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a161 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a162 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a163 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a164 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a165 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a166 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a167 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a168 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a169 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a170 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a171 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a172 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a173 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a174 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a175 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a176 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a177 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a178 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a179 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a180 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a181 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a182 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a183 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a184 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a185 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a186 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a187 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a188 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a189 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a190 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a191 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a192 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a193 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a194 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a195 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a196 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a197 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a198 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a199 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a200 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a201 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a202 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a203 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a204 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a205 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a206 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a207 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a208 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a209 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a210 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a211 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a212 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a213 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a214 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a215 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a216 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a217 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a218 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a219 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a220 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a221 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a222 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a223 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a224 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a225 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a226 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a227 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a228 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a229 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a230 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a231 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a232 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a233 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a234 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a235 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a236 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a237 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a238 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a239 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a240 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a241 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a242 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a243 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a244 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a245 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a246 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a247 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a248 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a249 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a250 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a251 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a252 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a253 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a254 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a255 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a16 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a17 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a18 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a19 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a20 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a21 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a22 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a23 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a24 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a25 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a26 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a27 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a28 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a29 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a30 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a31 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a32 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a33 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a34 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a35 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a36 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a37 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a38 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a39 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a40 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a41 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a42 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a43 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a44 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a45 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a46 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a47 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a48 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a49 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a50 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a51 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a52 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a53 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a54 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a55 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a56 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a57 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a58 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a59 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a60 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a61 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a62 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a63 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a64 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a65 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a66 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a67 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a68 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a69 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a70 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a71 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a72 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a73 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a74 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a75 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a76 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a77 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a78 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a79 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a80 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a81 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a82 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a83 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a84 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a85 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a86 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a87 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a88 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a89 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a90 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a91 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a92 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 2983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a93 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a94 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a95 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a96 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a97 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a98 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a99 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a100 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a101 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a102 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a103 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a104 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a105 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a106 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a107 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a108 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a109 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a110 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a111 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a112 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a113 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a114 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a115 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a116 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a117 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a118 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a119 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a120 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a121 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a122 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a123 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 3975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a124 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a125 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a126 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a127 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a128 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a129 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a130 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a131 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a132 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a133 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a134 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a135 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a136 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a137 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a138 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a139 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a140 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a141 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a142 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a143 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a144 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a145 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a146 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a147 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a148 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a149 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a150 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a151 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a152 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a153 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a154 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a155 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 4999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a156 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a157 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a158 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a159 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a160 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a161 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a162 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a163 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a164 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a165 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a166 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a167 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a168 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a169 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a170 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a171 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a172 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a173 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a174 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a175 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a176 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a177 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a178 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a179 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a180 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a181 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a182 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a183 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a184 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a185 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a186 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 5991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a187 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a188 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a189 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a190 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a191 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a192 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a193 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a194 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a195 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a196 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a197 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a198 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a199 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a200 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a201 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a202 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a203 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a204 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a205 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a206 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a207 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a208 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a209 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a210 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a211 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a212 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a213 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a214 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a215 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a216 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a217 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 6983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a218 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a219 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a220 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a221 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a222 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a223 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a224 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a225 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a226 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a227 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a228 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a229 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a230 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a231 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a232 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a233 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a234 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a235 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a236 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a237 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a238 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a239 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a240 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a241 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a242 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a243 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a244 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a245 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a246 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a247 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a248 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 7975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a249 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a250 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a251 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a252 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a253 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a254 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a255 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 8199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a0 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a1 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a2 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a3 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a4 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a5 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a6 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a7 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a8 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a9 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a10 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a11 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a12 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a13 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a14 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a15 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a16 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a17 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a18 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a19 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a20 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a21 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a22 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a23 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a24 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a25 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a26 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a27 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a28 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a29 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a30 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a31 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a32 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a33 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a34 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a35 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a36 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a37 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a38 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a39 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a40 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a41 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a42 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a43 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a44 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a45 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a46 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a47 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a48 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a49 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a50 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a51 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a52 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a53 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a54 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a55 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a56 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a57 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a58 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a59 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a60 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a61 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a62 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a63 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a64 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a65 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a66 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a67 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a68 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a69 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a70 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a71 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a72 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a73 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a74 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a75 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a76 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a77 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a78 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a79 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a80 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a81 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a82 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a83 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a84 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a85 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a86 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a87 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a88 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a89 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a90 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a91 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a92 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a93 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a94 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a95 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a96 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a97 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a98 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a99 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a100 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a101 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a102 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a103 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a104 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a105 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a106 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a107 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a108 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a109 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a110 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a111 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a112 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a113 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a114 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a115 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a116 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a117 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a118 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a119 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a120 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a121 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a122 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a123 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a124 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a125 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a126 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a127 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a128 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a129 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a130 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a131 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a132 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a133 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a134 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a135 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a136 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a137 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a138 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a139 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a140 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a141 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a142 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a143 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a144 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a145 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a146 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a147 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a148 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a149 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a150 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a151 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a152 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a153 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a154 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a155 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a156 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a157 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a158 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a159 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a160 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a161 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a162 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a163 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a164 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a165 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a166 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a167 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a168 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a169 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a170 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a171 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a172 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a173 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a174 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a175 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a176 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a177 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a178 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a179 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a180 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a181 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a182 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a183 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a184 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a185 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a186 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a187 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a188 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a189 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a190 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a191 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a192 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a193 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a194 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a195 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a196 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a197 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a198 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a199 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a200 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a201 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a202 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a203 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a204 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a205 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a206 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a207 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a208 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a209 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a210 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a211 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a212 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a213 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a214 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a215 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a216 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a217 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a218 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a219 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a220 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a221 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a222 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a223 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a224 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a225 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a226 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a227 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a228 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a229 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a230 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a231 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a232 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a233 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a234 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a235 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a236 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a237 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a238 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a239 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a240 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a241 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a242 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a243 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a244 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a245 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a246 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a247 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a248 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a249 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a250 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a251 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a252 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a253 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a254 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a255 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_1\|altsyncram_orn1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_1|altsyncram_orn1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a0 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a1 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a2 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a3 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a4 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a5 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a6 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a7 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a8 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a9 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a10 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a11 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a12 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a13 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a14 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a15 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a16 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a17 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a18 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a19 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a20 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a21 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a22 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a23 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a24 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a25 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a26 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a27 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a28 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a29 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a30 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a31 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a32 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a33 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a34 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a35 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a36 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a37 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a38 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a39 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a40 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a41 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a42 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a43 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a44 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a45 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a46 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a47 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a48 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a49 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a50 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a51 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a52 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a53 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a54 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a55 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a56 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a57 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a58 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a59 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a60 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a61 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a62 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a63 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a64 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a65 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a66 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a67 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a68 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a69 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a70 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a71 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a72 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a73 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a74 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a75 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a76 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a77 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a78 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a79 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a80 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a81 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a82 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a83 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a84 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a85 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a86 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a87 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a88 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a89 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a90 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a91 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a92 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 2983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a93 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a94 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a95 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a96 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a97 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a98 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a99 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a100 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a101 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a102 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a103 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a104 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a105 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a106 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a107 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a108 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a109 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a110 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a111 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a112 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a113 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a114 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a115 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a116 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a117 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a118 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a119 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a120 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a121 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a122 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a123 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 3975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a124 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a125 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a126 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a127 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a128 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a129 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a130 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a131 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a132 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a133 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a134 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a135 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a136 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a137 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a138 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a139 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a140 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a141 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a142 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a143 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a144 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a145 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a146 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a147 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a148 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a149 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a150 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a151 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a152 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a153 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a154 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a155 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 4999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a156 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a157 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a158 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a159 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a160 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a161 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a162 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a163 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a164 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a165 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a166 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a167 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a168 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a169 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a170 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a171 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a172 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a173 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a174 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a175 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a176 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a177 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a178 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a179 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a180 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a181 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a182 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a183 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a184 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a185 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a186 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 5991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a187 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a188 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a189 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a190 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a191 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a192 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a193 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a194 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a195 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a196 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a197 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a198 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a199 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a200 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a201 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a202 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a203 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a204 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a205 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a206 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a207 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a208 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a209 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a210 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a211 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a212 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a213 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a214 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a215 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a216 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a217 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 6983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a218 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a219 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a220 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a221 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a222 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a223 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a224 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a225 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a226 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a227 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a228 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a229 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a230 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a231 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a232 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a233 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a234 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a235 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a236 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a237 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a238 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a239 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a240 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a241 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a242 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a243 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a244 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a245 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a246 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a247 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a248 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 7975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a249 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a250 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a251 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a252 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a253 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a254 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a255 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFileVec\|altsyncram:Register_rtl_0\|altsyncram_orn1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_orn1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_orn1.tdf" 8199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 69 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771758439 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFileVec|altsyncram:Register_rtl_0|altsyncram_orn1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1712771758439 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1712771758439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712771760016 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a8 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a9 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a10 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a11 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a12 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a13 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a14 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a15 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_0|altsyncram_a6o1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a8 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a9 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a10 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a11 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a12 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a13 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a14 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a15 " "Synthesized away node \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712771760105 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile|altsyncram:Register_rtl_1|altsyncram_a6o1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1712771760105 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1712771760105 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1306 " "1306 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712771760229 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_1\|altsyncram_a6o1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771760237 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"Decode_Cycle:Decode\|Register_File:RegFile\|altsyncram:Register_rtl_0\|altsyncram_a6o1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_a6o1.tdf" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/db/altsyncram_a6o1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } } { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 64 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771760238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712771760606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712771760606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "432 " "Implemented 432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712771760861 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712771760861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "413 " "Implemented 413 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712771760861 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712771760861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712771760861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1050 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1050 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5420 " "Peak virtual memory: 5420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712771760948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 11:56:00 2024 " "Processing ended: Wed Apr 10 11:56:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712771760948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712771760948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712771760948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712771760948 ""}
