    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx
Rx__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Rx__0__MASK EQU 0x80
Rx__0__PC EQU CYREG_PRT3_PC7
Rx__0__PORT EQU 3
Rx__0__SHIFT EQU 7
Rx__AG EQU CYREG_PRT3_AG
Rx__AMUX EQU CYREG_PRT3_AMUX
Rx__BIE EQU CYREG_PRT3_BIE
Rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx__BYP EQU CYREG_PRT3_BYP
Rx__CTL EQU CYREG_PRT3_CTL
Rx__DM0 EQU CYREG_PRT3_DM0
Rx__DM1 EQU CYREG_PRT3_DM1
Rx__DM2 EQU CYREG_PRT3_DM2
Rx__DR EQU CYREG_PRT3_DR
Rx__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx__MASK EQU 0x80
Rx__PORT EQU 3
Rx__PRT EQU CYREG_PRT3_PRT
Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx__PS EQU CYREG_PRT3_PS
Rx__SHIFT EQU 7
Rx__SLW EQU CYREG_PRT3_SLW

; Tx
Tx__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Tx__0__MASK EQU 0x20
Tx__0__PC EQU CYREG_PRT3_PC5
Tx__0__PORT EQU 3
Tx__0__SHIFT EQU 5
Tx__AG EQU CYREG_PRT3_AG
Tx__AMUX EQU CYREG_PRT3_AMUX
Tx__BIE EQU CYREG_PRT3_BIE
Tx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx__BYP EQU CYREG_PRT3_BYP
Tx__CTL EQU CYREG_PRT3_CTL
Tx__DM0 EQU CYREG_PRT3_DM0
Tx__DM1 EQU CYREG_PRT3_DM1
Tx__DM2 EQU CYREG_PRT3_DM2
Tx__DR EQU CYREG_PRT3_DR
Tx__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx__MASK EQU 0x20
Tx__PORT EQU 3
Tx__PRT EQU CYREG_PRT3_PRT
Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx__PS EQU CYREG_PRT3_PS
Tx__SHIFT EQU 5
Tx__SLW EQU CYREG_PRT3_SLW

; ADC_DEC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DSM
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_Ext_CP_Clk
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; Ain
Ain__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Ain__0__MASK EQU 0x08
Ain__0__PC EQU CYREG_PRT3_PC3
Ain__0__PORT EQU 3
Ain__0__SHIFT EQU 3
Ain__AG EQU CYREG_PRT3_AG
Ain__AMUX EQU CYREG_PRT3_AMUX
Ain__BIE EQU CYREG_PRT3_BIE
Ain__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Ain__BYP EQU CYREG_PRT3_BYP
Ain__CTL EQU CYREG_PRT3_CTL
Ain__DM0 EQU CYREG_PRT3_DM0
Ain__DM1 EQU CYREG_PRT3_DM1
Ain__DM2 EQU CYREG_PRT3_DM2
Ain__DR EQU CYREG_PRT3_DR
Ain__INP_DIS EQU CYREG_PRT3_INP_DIS
Ain__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Ain__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Ain__LCD_EN EQU CYREG_PRT3_LCD_EN
Ain__MASK EQU 0x08
Ain__PORT EQU 3
Ain__PRT EQU CYREG_PRT3_PRT
Ain__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Ain__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Ain__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Ain__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Ain__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Ain__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Ain__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Ain__PS EQU CYREG_PRT3_PS
Ain__SHIFT EQU 3
Ain__SLW EQU CYREG_PRT3_SLW

; DAC_viDAC8
DAC_viDAC8__CR0 EQU CYREG_DAC3_CR0
DAC_viDAC8__CR1 EQU CYREG_DAC3_CR1
DAC_viDAC8__D EQU CYREG_DAC3_D
DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_viDAC8__PM_ACT_MSK EQU 0x08
DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_viDAC8__PM_STBY_MSK EQU 0x08
DAC_viDAC8__STROBE EQU CYREG_DAC3_STROBE
DAC_viDAC8__SW0 EQU CYREG_DAC3_SW0
DAC_viDAC8__SW2 EQU CYREG_DAC3_SW2
DAC_viDAC8__SW3 EQU CYREG_DAC3_SW3
DAC_viDAC8__SW4 EQU CYREG_DAC3_SW4
DAC_viDAC8__TR EQU CYREG_DAC3_TR
DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
DAC_viDAC8__TST EQU CYREG_DAC3_TST

; I2C_I2C_FF
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD_LCDPort
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; RST
RST__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
RST__0__MASK EQU 0x01
RST__0__PC EQU CYREG_PRT0_PC0
RST__0__PORT EQU 0
RST__0__SHIFT EQU 0
RST__AG EQU CYREG_PRT0_AG
RST__AMUX EQU CYREG_PRT0_AMUX
RST__BIE EQU CYREG_PRT0_BIE
RST__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RST__BYP EQU CYREG_PRT0_BYP
RST__CTL EQU CYREG_PRT0_CTL
RST__DM0 EQU CYREG_PRT0_DM0
RST__DM1 EQU CYREG_PRT0_DM1
RST__DM2 EQU CYREG_PRT0_DM2
RST__DR EQU CYREG_PRT0_DR
RST__INP_DIS EQU CYREG_PRT0_INP_DIS
RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RST__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RST__LCD_EN EQU CYREG_PRT0_LCD_EN
RST__MASK EQU 0x01
RST__PORT EQU 0
RST__PRT EQU CYREG_PRT0_PRT
RST__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RST__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RST__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RST__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RST__PS EQU CYREG_PRT0_PS
RST__SHIFT EQU 0
RST__SLW EQU CYREG_PRT0_SLW

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; blue
blue__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
blue__0__MASK EQU 0x02
blue__0__PC EQU CYREG_PRT0_PC1
blue__0__PORT EQU 0
blue__0__SHIFT EQU 1
blue__AG EQU CYREG_PRT0_AG
blue__AMUX EQU CYREG_PRT0_AMUX
blue__BIE EQU CYREG_PRT0_BIE
blue__BIT_MASK EQU CYREG_PRT0_BIT_MASK
blue__BYP EQU CYREG_PRT0_BYP
blue__CTL EQU CYREG_PRT0_CTL
blue__DM0 EQU CYREG_PRT0_DM0
blue__DM1 EQU CYREG_PRT0_DM1
blue__DM2 EQU CYREG_PRT0_DM2
blue__DR EQU CYREG_PRT0_DR
blue__INP_DIS EQU CYREG_PRT0_INP_DIS
blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
blue__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
blue__LCD_EN EQU CYREG_PRT0_LCD_EN
blue__MASK EQU 0x02
blue__PORT EQU 0
blue__PRT EQU CYREG_PRT0_PRT
blue__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
blue__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
blue__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
blue__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
blue__PS EQU CYREG_PRT0_PS
blue__SHIFT EQU 1
blue__SLW EQU CYREG_PRT0_SLW

; pink
pink__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
pink__0__MASK EQU 0x04
pink__0__PC EQU CYREG_PRT0_PC2
pink__0__PORT EQU 0
pink__0__SHIFT EQU 2
pink__AG EQU CYREG_PRT0_AG
pink__AMUX EQU CYREG_PRT0_AMUX
pink__BIE EQU CYREG_PRT0_BIE
pink__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pink__BYP EQU CYREG_PRT0_BYP
pink__CTL EQU CYREG_PRT0_CTL
pink__DM0 EQU CYREG_PRT0_DM0
pink__DM1 EQU CYREG_PRT0_DM1
pink__DM2 EQU CYREG_PRT0_DM2
pink__DR EQU CYREG_PRT0_DR
pink__INP_DIS EQU CYREG_PRT0_INP_DIS
pink__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pink__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pink__LCD_EN EQU CYREG_PRT0_LCD_EN
pink__MASK EQU 0x04
pink__PORT EQU 0
pink__PRT EQU CYREG_PRT0_PRT
pink__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pink__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pink__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pink__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pink__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pink__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pink__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pink__PS EQU CYREG_PRT0_PS
pink__SHIFT EQU 2
pink__SLW EQU CYREG_PRT0_SLW

; Opamp_ABuf
Opamp_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_ABuf__PM_ACT_MSK EQU 0x02
Opamp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_ABuf__PM_STBY_MSK EQU 0x02
Opamp_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; DACpin
DACpin__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
DACpin__0__MASK EQU 0x01
DACpin__0__PC EQU CYREG_PRT3_PC0
DACpin__0__PORT EQU 3
DACpin__0__SHIFT EQU 0
DACpin__AG EQU CYREG_PRT3_AG
DACpin__AMUX EQU CYREG_PRT3_AMUX
DACpin__BIE EQU CYREG_PRT3_BIE
DACpin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DACpin__BYP EQU CYREG_PRT3_BYP
DACpin__CTL EQU CYREG_PRT3_CTL
DACpin__DM0 EQU CYREG_PRT3_DM0
DACpin__DM1 EQU CYREG_PRT3_DM1
DACpin__DM2 EQU CYREG_PRT3_DM2
DACpin__DR EQU CYREG_PRT3_DR
DACpin__INP_DIS EQU CYREG_PRT3_INP_DIS
DACpin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DACpin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DACpin__LCD_EN EQU CYREG_PRT3_LCD_EN
DACpin__MASK EQU 0x01
DACpin__PORT EQU 3
DACpin__PRT EQU CYREG_PRT3_PRT
DACpin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DACpin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DACpin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DACpin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DACpin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DACpin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DACpin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DACpin__PS EQU CYREG_PRT3_PS
DACpin__SHIFT EQU 0
DACpin__SLW EQU CYREG_PRT3_SLW

; orange
orange__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
orange__0__MASK EQU 0x10
orange__0__PC EQU CYREG_PRT0_PC4
orange__0__PORT EQU 0
orange__0__SHIFT EQU 4
orange__AG EQU CYREG_PRT0_AG
orange__AMUX EQU CYREG_PRT0_AMUX
orange__BIE EQU CYREG_PRT0_BIE
orange__BIT_MASK EQU CYREG_PRT0_BIT_MASK
orange__BYP EQU CYREG_PRT0_BYP
orange__CTL EQU CYREG_PRT0_CTL
orange__DM0 EQU CYREG_PRT0_DM0
orange__DM1 EQU CYREG_PRT0_DM1
orange__DM2 EQU CYREG_PRT0_DM2
orange__DR EQU CYREG_PRT0_DR
orange__INP_DIS EQU CYREG_PRT0_INP_DIS
orange__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
orange__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
orange__LCD_EN EQU CYREG_PRT0_LCD_EN
orange__MASK EQU 0x10
orange__PORT EQU 0
orange__PRT EQU CYREG_PRT0_PRT
orange__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
orange__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
orange__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
orange__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
orange__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
orange__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
orange__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
orange__PS EQU CYREG_PRT0_PS
orange__SHIFT EQU 4
orange__SLW EQU CYREG_PRT0_SLW

; yellow
yellow__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
yellow__0__MASK EQU 0x08
yellow__0__PC EQU CYREG_PRT0_PC3
yellow__0__PORT EQU 0
yellow__0__SHIFT EQU 3
yellow__AG EQU CYREG_PRT0_AG
yellow__AMUX EQU CYREG_PRT0_AMUX
yellow__BIE EQU CYREG_PRT0_BIE
yellow__BIT_MASK EQU CYREG_PRT0_BIT_MASK
yellow__BYP EQU CYREG_PRT0_BYP
yellow__CTL EQU CYREG_PRT0_CTL
yellow__DM0 EQU CYREG_PRT0_DM0
yellow__DM1 EQU CYREG_PRT0_DM1
yellow__DM2 EQU CYREG_PRT0_DM2
yellow__DR EQU CYREG_PRT0_DR
yellow__INP_DIS EQU CYREG_PRT0_INP_DIS
yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
yellow__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
yellow__LCD_EN EQU CYREG_PRT0_LCD_EN
yellow__MASK EQU 0x08
yellow__PORT EQU 0
yellow__PRT EQU CYREG_PRT0_PRT
yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
yellow__PS EQU CYREG_PRT0_PS
yellow__SHIFT EQU 3
yellow__SLW EQU CYREG_PRT0_SLW

; switch3
switch3__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
switch3__0__MASK EQU 0x02
switch3__0__PC EQU CYREG_PRT6_PC1
switch3__0__PORT EQU 6
switch3__0__SHIFT EQU 1
switch3__AG EQU CYREG_PRT6_AG
switch3__AMUX EQU CYREG_PRT6_AMUX
switch3__BIE EQU CYREG_PRT6_BIE
switch3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
switch3__BYP EQU CYREG_PRT6_BYP
switch3__CTL EQU CYREG_PRT6_CTL
switch3__DM0 EQU CYREG_PRT6_DM0
switch3__DM1 EQU CYREG_PRT6_DM1
switch3__DM2 EQU CYREG_PRT6_DM2
switch3__DR EQU CYREG_PRT6_DR
switch3__INP_DIS EQU CYREG_PRT6_INP_DIS
switch3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
switch3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
switch3__LCD_EN EQU CYREG_PRT6_LCD_EN
switch3__MASK EQU 0x02
switch3__PORT EQU 6
switch3__PRT EQU CYREG_PRT6_PRT
switch3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
switch3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
switch3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
switch3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
switch3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
switch3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
switch3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
switch3__PS EQU CYREG_PRT6_PS
switch3__SHIFT EQU 1
switch3__SLW EQU CYREG_PRT6_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE6
Dedicated_Output__MASK EQU 0x40
Dedicated_Output__PC EQU CYREG_PRT3_PC6
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 6
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
