// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _astroSim_HH_
#define _astroSim_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "janus_step.h"
#include "to_int.h"
#include "astroSim_AXILiteS_s_axi.h"
#include "astroSim_result_x_m_axi.h"
#include "astroSim_result_y_m_axi.h"
#include "astroSim_result_z_m_axi.h"
#include "astroSim_result_vx_m_axi.h"
#include "astroSim_result_vy_m_axi.h"
#include "astroSim_result_vz_m_axi.h"
#include "astroSim_result_ax_m_axi.h"
#include "astroSim_result_ay_m_axi.h"
#include "astroSim_result_az_m_axi.h"
#include "astroSim_result_m_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_RESULT_X_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_X_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_X_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_Y_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_Y_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_Z_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_Z_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_VX_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_VX_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_VY_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_VY_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_VZ_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_VZ_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_AX_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_AX_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_AY_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_AY_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_AZ_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_AZ_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_M_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_M_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct astroSim : public sc_module {
    // Port declarations 470
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_result_x_AWVALID;
    sc_in< sc_logic > m_axi_result_x_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ADDR_WIDTH> > m_axi_result_x_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_AWID;
    sc_out< sc_lv<8> > m_axi_result_x_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_x_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_x_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_x_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_x_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_x_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_x_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_x_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_X_AWUSER_WIDTH> > m_axi_result_x_AWUSER;
    sc_out< sc_logic > m_axi_result_x_WVALID;
    sc_in< sc_logic > m_axi_result_x_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_X_DATA_WIDTH> > m_axi_result_x_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_X_DATA_WIDTH/8> > m_axi_result_x_WSTRB;
    sc_out< sc_logic > m_axi_result_x_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_X_WUSER_WIDTH> > m_axi_result_x_WUSER;
    sc_out< sc_logic > m_axi_result_x_ARVALID;
    sc_in< sc_logic > m_axi_result_x_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ADDR_WIDTH> > m_axi_result_x_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_ARID;
    sc_out< sc_lv<8> > m_axi_result_x_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_x_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_x_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_x_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_x_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_x_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_x_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_x_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ARUSER_WIDTH> > m_axi_result_x_ARUSER;
    sc_in< sc_logic > m_axi_result_x_RVALID;
    sc_out< sc_logic > m_axi_result_x_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_X_DATA_WIDTH> > m_axi_result_x_RDATA;
    sc_in< sc_logic > m_axi_result_x_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_X_RUSER_WIDTH> > m_axi_result_x_RUSER;
    sc_in< sc_lv<2> > m_axi_result_x_RRESP;
    sc_in< sc_logic > m_axi_result_x_BVALID;
    sc_out< sc_logic > m_axi_result_x_BREADY;
    sc_in< sc_lv<2> > m_axi_result_x_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_X_BUSER_WIDTH> > m_axi_result_x_BUSER;
    sc_out< sc_logic > m_axi_result_y_AWVALID;
    sc_in< sc_logic > m_axi_result_y_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ADDR_WIDTH> > m_axi_result_y_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_AWID;
    sc_out< sc_lv<8> > m_axi_result_y_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_y_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_y_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_y_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_y_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_y_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_y_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_y_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_AWUSER_WIDTH> > m_axi_result_y_AWUSER;
    sc_out< sc_logic > m_axi_result_y_WVALID;
    sc_in< sc_logic > m_axi_result_y_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_DATA_WIDTH> > m_axi_result_y_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_DATA_WIDTH/8> > m_axi_result_y_WSTRB;
    sc_out< sc_logic > m_axi_result_y_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_WUSER_WIDTH> > m_axi_result_y_WUSER;
    sc_out< sc_logic > m_axi_result_y_ARVALID;
    sc_in< sc_logic > m_axi_result_y_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ADDR_WIDTH> > m_axi_result_y_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_ARID;
    sc_out< sc_lv<8> > m_axi_result_y_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_y_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_y_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_y_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_y_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_y_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_y_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_y_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ARUSER_WIDTH> > m_axi_result_y_ARUSER;
    sc_in< sc_logic > m_axi_result_y_RVALID;
    sc_out< sc_logic > m_axi_result_y_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_DATA_WIDTH> > m_axi_result_y_RDATA;
    sc_in< sc_logic > m_axi_result_y_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_RUSER_WIDTH> > m_axi_result_y_RUSER;
    sc_in< sc_lv<2> > m_axi_result_y_RRESP;
    sc_in< sc_logic > m_axi_result_y_BVALID;
    sc_out< sc_logic > m_axi_result_y_BREADY;
    sc_in< sc_lv<2> > m_axi_result_y_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_BUSER_WIDTH> > m_axi_result_y_BUSER;
    sc_out< sc_logic > m_axi_result_z_AWVALID;
    sc_in< sc_logic > m_axi_result_z_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ADDR_WIDTH> > m_axi_result_z_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_AWID;
    sc_out< sc_lv<8> > m_axi_result_z_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_z_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_z_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_z_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_z_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_z_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_z_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_z_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_AWUSER_WIDTH> > m_axi_result_z_AWUSER;
    sc_out< sc_logic > m_axi_result_z_WVALID;
    sc_in< sc_logic > m_axi_result_z_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_DATA_WIDTH> > m_axi_result_z_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_DATA_WIDTH/8> > m_axi_result_z_WSTRB;
    sc_out< sc_logic > m_axi_result_z_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_WUSER_WIDTH> > m_axi_result_z_WUSER;
    sc_out< sc_logic > m_axi_result_z_ARVALID;
    sc_in< sc_logic > m_axi_result_z_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ADDR_WIDTH> > m_axi_result_z_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_ARID;
    sc_out< sc_lv<8> > m_axi_result_z_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_z_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_z_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_z_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_z_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_z_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_z_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_z_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ARUSER_WIDTH> > m_axi_result_z_ARUSER;
    sc_in< sc_logic > m_axi_result_z_RVALID;
    sc_out< sc_logic > m_axi_result_z_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_DATA_WIDTH> > m_axi_result_z_RDATA;
    sc_in< sc_logic > m_axi_result_z_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_RUSER_WIDTH> > m_axi_result_z_RUSER;
    sc_in< sc_lv<2> > m_axi_result_z_RRESP;
    sc_in< sc_logic > m_axi_result_z_BVALID;
    sc_out< sc_logic > m_axi_result_z_BREADY;
    sc_in< sc_lv<2> > m_axi_result_z_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_BUSER_WIDTH> > m_axi_result_z_BUSER;
    sc_out< sc_logic > m_axi_result_vx_AWVALID;
    sc_in< sc_logic > m_axi_result_vx_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ADDR_WIDTH> > m_axi_result_vx_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_AWID;
    sc_out< sc_lv<8> > m_axi_result_vx_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_vx_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_vx_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_vx_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_vx_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_vx_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_vx_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_vx_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_AWUSER_WIDTH> > m_axi_result_vx_AWUSER;
    sc_out< sc_logic > m_axi_result_vx_WVALID;
    sc_in< sc_logic > m_axi_result_vx_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_DATA_WIDTH> > m_axi_result_vx_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_DATA_WIDTH/8> > m_axi_result_vx_WSTRB;
    sc_out< sc_logic > m_axi_result_vx_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_WUSER_WIDTH> > m_axi_result_vx_WUSER;
    sc_out< sc_logic > m_axi_result_vx_ARVALID;
    sc_in< sc_logic > m_axi_result_vx_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ADDR_WIDTH> > m_axi_result_vx_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_ARID;
    sc_out< sc_lv<8> > m_axi_result_vx_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_vx_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_vx_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_vx_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_vx_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_vx_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_vx_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_vx_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ARUSER_WIDTH> > m_axi_result_vx_ARUSER;
    sc_in< sc_logic > m_axi_result_vx_RVALID;
    sc_out< sc_logic > m_axi_result_vx_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_DATA_WIDTH> > m_axi_result_vx_RDATA;
    sc_in< sc_logic > m_axi_result_vx_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_RUSER_WIDTH> > m_axi_result_vx_RUSER;
    sc_in< sc_lv<2> > m_axi_result_vx_RRESP;
    sc_in< sc_logic > m_axi_result_vx_BVALID;
    sc_out< sc_logic > m_axi_result_vx_BREADY;
    sc_in< sc_lv<2> > m_axi_result_vx_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_BUSER_WIDTH> > m_axi_result_vx_BUSER;
    sc_out< sc_logic > m_axi_result_vy_AWVALID;
    sc_in< sc_logic > m_axi_result_vy_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ADDR_WIDTH> > m_axi_result_vy_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_AWID;
    sc_out< sc_lv<8> > m_axi_result_vy_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_vy_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_vy_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_vy_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_vy_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_vy_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_vy_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_vy_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_AWUSER_WIDTH> > m_axi_result_vy_AWUSER;
    sc_out< sc_logic > m_axi_result_vy_WVALID;
    sc_in< sc_logic > m_axi_result_vy_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_DATA_WIDTH> > m_axi_result_vy_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_DATA_WIDTH/8> > m_axi_result_vy_WSTRB;
    sc_out< sc_logic > m_axi_result_vy_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_WUSER_WIDTH> > m_axi_result_vy_WUSER;
    sc_out< sc_logic > m_axi_result_vy_ARVALID;
    sc_in< sc_logic > m_axi_result_vy_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ADDR_WIDTH> > m_axi_result_vy_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_ARID;
    sc_out< sc_lv<8> > m_axi_result_vy_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_vy_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_vy_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_vy_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_vy_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_vy_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_vy_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_vy_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ARUSER_WIDTH> > m_axi_result_vy_ARUSER;
    sc_in< sc_logic > m_axi_result_vy_RVALID;
    sc_out< sc_logic > m_axi_result_vy_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_DATA_WIDTH> > m_axi_result_vy_RDATA;
    sc_in< sc_logic > m_axi_result_vy_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_RUSER_WIDTH> > m_axi_result_vy_RUSER;
    sc_in< sc_lv<2> > m_axi_result_vy_RRESP;
    sc_in< sc_logic > m_axi_result_vy_BVALID;
    sc_out< sc_logic > m_axi_result_vy_BREADY;
    sc_in< sc_lv<2> > m_axi_result_vy_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_BUSER_WIDTH> > m_axi_result_vy_BUSER;
    sc_out< sc_logic > m_axi_result_vz_AWVALID;
    sc_in< sc_logic > m_axi_result_vz_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ADDR_WIDTH> > m_axi_result_vz_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_AWID;
    sc_out< sc_lv<8> > m_axi_result_vz_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_vz_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_vz_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_vz_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_vz_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_vz_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_vz_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_vz_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_AWUSER_WIDTH> > m_axi_result_vz_AWUSER;
    sc_out< sc_logic > m_axi_result_vz_WVALID;
    sc_in< sc_logic > m_axi_result_vz_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_DATA_WIDTH> > m_axi_result_vz_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_DATA_WIDTH/8> > m_axi_result_vz_WSTRB;
    sc_out< sc_logic > m_axi_result_vz_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_WUSER_WIDTH> > m_axi_result_vz_WUSER;
    sc_out< sc_logic > m_axi_result_vz_ARVALID;
    sc_in< sc_logic > m_axi_result_vz_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ADDR_WIDTH> > m_axi_result_vz_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_ARID;
    sc_out< sc_lv<8> > m_axi_result_vz_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_vz_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_vz_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_vz_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_vz_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_vz_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_vz_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_vz_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ARUSER_WIDTH> > m_axi_result_vz_ARUSER;
    sc_in< sc_logic > m_axi_result_vz_RVALID;
    sc_out< sc_logic > m_axi_result_vz_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_DATA_WIDTH> > m_axi_result_vz_RDATA;
    sc_in< sc_logic > m_axi_result_vz_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_RUSER_WIDTH> > m_axi_result_vz_RUSER;
    sc_in< sc_lv<2> > m_axi_result_vz_RRESP;
    sc_in< sc_logic > m_axi_result_vz_BVALID;
    sc_out< sc_logic > m_axi_result_vz_BREADY;
    sc_in< sc_lv<2> > m_axi_result_vz_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_BUSER_WIDTH> > m_axi_result_vz_BUSER;
    sc_out< sc_logic > m_axi_result_ax_AWVALID;
    sc_in< sc_logic > m_axi_result_ax_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ADDR_WIDTH> > m_axi_result_ax_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_AWID;
    sc_out< sc_lv<8> > m_axi_result_ax_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_ax_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_ax_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_ax_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_ax_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_ax_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_ax_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_ax_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_AWUSER_WIDTH> > m_axi_result_ax_AWUSER;
    sc_out< sc_logic > m_axi_result_ax_WVALID;
    sc_in< sc_logic > m_axi_result_ax_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_DATA_WIDTH> > m_axi_result_ax_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_DATA_WIDTH/8> > m_axi_result_ax_WSTRB;
    sc_out< sc_logic > m_axi_result_ax_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_WUSER_WIDTH> > m_axi_result_ax_WUSER;
    sc_out< sc_logic > m_axi_result_ax_ARVALID;
    sc_in< sc_logic > m_axi_result_ax_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ADDR_WIDTH> > m_axi_result_ax_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_ARID;
    sc_out< sc_lv<8> > m_axi_result_ax_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_ax_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_ax_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_ax_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_ax_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_ax_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_ax_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_ax_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ARUSER_WIDTH> > m_axi_result_ax_ARUSER;
    sc_in< sc_logic > m_axi_result_ax_RVALID;
    sc_out< sc_logic > m_axi_result_ax_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_DATA_WIDTH> > m_axi_result_ax_RDATA;
    sc_in< sc_logic > m_axi_result_ax_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_RUSER_WIDTH> > m_axi_result_ax_RUSER;
    sc_in< sc_lv<2> > m_axi_result_ax_RRESP;
    sc_in< sc_logic > m_axi_result_ax_BVALID;
    sc_out< sc_logic > m_axi_result_ax_BREADY;
    sc_in< sc_lv<2> > m_axi_result_ax_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_BUSER_WIDTH> > m_axi_result_ax_BUSER;
    sc_out< sc_logic > m_axi_result_ay_AWVALID;
    sc_in< sc_logic > m_axi_result_ay_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ADDR_WIDTH> > m_axi_result_ay_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_AWID;
    sc_out< sc_lv<8> > m_axi_result_ay_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_ay_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_ay_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_ay_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_ay_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_ay_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_ay_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_ay_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_AWUSER_WIDTH> > m_axi_result_ay_AWUSER;
    sc_out< sc_logic > m_axi_result_ay_WVALID;
    sc_in< sc_logic > m_axi_result_ay_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_DATA_WIDTH> > m_axi_result_ay_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_DATA_WIDTH/8> > m_axi_result_ay_WSTRB;
    sc_out< sc_logic > m_axi_result_ay_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_WUSER_WIDTH> > m_axi_result_ay_WUSER;
    sc_out< sc_logic > m_axi_result_ay_ARVALID;
    sc_in< sc_logic > m_axi_result_ay_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ADDR_WIDTH> > m_axi_result_ay_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_ARID;
    sc_out< sc_lv<8> > m_axi_result_ay_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_ay_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_ay_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_ay_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_ay_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_ay_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_ay_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_ay_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ARUSER_WIDTH> > m_axi_result_ay_ARUSER;
    sc_in< sc_logic > m_axi_result_ay_RVALID;
    sc_out< sc_logic > m_axi_result_ay_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_DATA_WIDTH> > m_axi_result_ay_RDATA;
    sc_in< sc_logic > m_axi_result_ay_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_RUSER_WIDTH> > m_axi_result_ay_RUSER;
    sc_in< sc_lv<2> > m_axi_result_ay_RRESP;
    sc_in< sc_logic > m_axi_result_ay_BVALID;
    sc_out< sc_logic > m_axi_result_ay_BREADY;
    sc_in< sc_lv<2> > m_axi_result_ay_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_BUSER_WIDTH> > m_axi_result_ay_BUSER;
    sc_out< sc_logic > m_axi_result_az_AWVALID;
    sc_in< sc_logic > m_axi_result_az_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ADDR_WIDTH> > m_axi_result_az_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_AWID;
    sc_out< sc_lv<8> > m_axi_result_az_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_az_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_az_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_az_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_az_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_az_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_az_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_az_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_AWUSER_WIDTH> > m_axi_result_az_AWUSER;
    sc_out< sc_logic > m_axi_result_az_WVALID;
    sc_in< sc_logic > m_axi_result_az_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_DATA_WIDTH> > m_axi_result_az_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_DATA_WIDTH/8> > m_axi_result_az_WSTRB;
    sc_out< sc_logic > m_axi_result_az_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_WUSER_WIDTH> > m_axi_result_az_WUSER;
    sc_out< sc_logic > m_axi_result_az_ARVALID;
    sc_in< sc_logic > m_axi_result_az_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ADDR_WIDTH> > m_axi_result_az_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_ARID;
    sc_out< sc_lv<8> > m_axi_result_az_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_az_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_az_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_az_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_az_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_az_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_az_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_az_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ARUSER_WIDTH> > m_axi_result_az_ARUSER;
    sc_in< sc_logic > m_axi_result_az_RVALID;
    sc_out< sc_logic > m_axi_result_az_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_DATA_WIDTH> > m_axi_result_az_RDATA;
    sc_in< sc_logic > m_axi_result_az_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_RUSER_WIDTH> > m_axi_result_az_RUSER;
    sc_in< sc_lv<2> > m_axi_result_az_RRESP;
    sc_in< sc_logic > m_axi_result_az_BVALID;
    sc_out< sc_logic > m_axi_result_az_BREADY;
    sc_in< sc_lv<2> > m_axi_result_az_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_BUSER_WIDTH> > m_axi_result_az_BUSER;
    sc_out< sc_logic > m_axi_result_m_AWVALID;
    sc_in< sc_logic > m_axi_result_m_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ADDR_WIDTH> > m_axi_result_m_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_AWID;
    sc_out< sc_lv<8> > m_axi_result_m_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_m_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_m_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_m_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_m_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_m_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_m_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_m_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_M_AWUSER_WIDTH> > m_axi_result_m_AWUSER;
    sc_out< sc_logic > m_axi_result_m_WVALID;
    sc_in< sc_logic > m_axi_result_m_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_M_DATA_WIDTH> > m_axi_result_m_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_M_DATA_WIDTH/8> > m_axi_result_m_WSTRB;
    sc_out< sc_logic > m_axi_result_m_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_M_WUSER_WIDTH> > m_axi_result_m_WUSER;
    sc_out< sc_logic > m_axi_result_m_ARVALID;
    sc_in< sc_logic > m_axi_result_m_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ADDR_WIDTH> > m_axi_result_m_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_ARID;
    sc_out< sc_lv<8> > m_axi_result_m_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_m_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_m_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_m_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_m_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_m_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_m_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_m_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ARUSER_WIDTH> > m_axi_result_m_ARUSER;
    sc_in< sc_logic > m_axi_result_m_RVALID;
    sc_out< sc_logic > m_axi_result_m_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_M_DATA_WIDTH> > m_axi_result_m_RDATA;
    sc_in< sc_logic > m_axi_result_m_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_M_RUSER_WIDTH> > m_axi_result_m_RUSER;
    sc_in< sc_lv<2> > m_axi_result_m_RRESP;
    sc_in< sc_logic > m_axi_result_m_BVALID;
    sc_out< sc_logic > m_axi_result_m_BREADY;
    sc_in< sc_lv<2> > m_axi_result_m_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_M_BUSER_WIDTH> > m_axi_result_m_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<8> > ap_var_for_const8;


    // Module declarations
    astroSim(sc_module_name name);
    SC_HAS_PROCESS(astroSim);

    ~astroSim();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    astroSim_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* astroSim_AXILiteS_s_axi_U;
    astroSim_result_x_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_X_ID_WIDTH,C_M_AXI_RESULT_X_ADDR_WIDTH,C_M_AXI_RESULT_X_DATA_WIDTH,C_M_AXI_RESULT_X_AWUSER_WIDTH,C_M_AXI_RESULT_X_ARUSER_WIDTH,C_M_AXI_RESULT_X_WUSER_WIDTH,C_M_AXI_RESULT_X_RUSER_WIDTH,C_M_AXI_RESULT_X_BUSER_WIDTH,C_M_AXI_RESULT_X_TARGET_ADDR,C_M_AXI_RESULT_X_USER_VALUE,C_M_AXI_RESULT_X_PROT_VALUE,C_M_AXI_RESULT_X_CACHE_VALUE>* astroSim_result_x_m_axi_U;
    astroSim_result_y_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_Y_ID_WIDTH,C_M_AXI_RESULT_Y_ADDR_WIDTH,C_M_AXI_RESULT_Y_DATA_WIDTH,C_M_AXI_RESULT_Y_AWUSER_WIDTH,C_M_AXI_RESULT_Y_ARUSER_WIDTH,C_M_AXI_RESULT_Y_WUSER_WIDTH,C_M_AXI_RESULT_Y_RUSER_WIDTH,C_M_AXI_RESULT_Y_BUSER_WIDTH,C_M_AXI_RESULT_Y_TARGET_ADDR,C_M_AXI_RESULT_Y_USER_VALUE,C_M_AXI_RESULT_Y_PROT_VALUE,C_M_AXI_RESULT_Y_CACHE_VALUE>* astroSim_result_y_m_axi_U;
    astroSim_result_z_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_Z_ID_WIDTH,C_M_AXI_RESULT_Z_ADDR_WIDTH,C_M_AXI_RESULT_Z_DATA_WIDTH,C_M_AXI_RESULT_Z_AWUSER_WIDTH,C_M_AXI_RESULT_Z_ARUSER_WIDTH,C_M_AXI_RESULT_Z_WUSER_WIDTH,C_M_AXI_RESULT_Z_RUSER_WIDTH,C_M_AXI_RESULT_Z_BUSER_WIDTH,C_M_AXI_RESULT_Z_TARGET_ADDR,C_M_AXI_RESULT_Z_USER_VALUE,C_M_AXI_RESULT_Z_PROT_VALUE,C_M_AXI_RESULT_Z_CACHE_VALUE>* astroSim_result_z_m_axi_U;
    astroSim_result_vx_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_VX_ID_WIDTH,C_M_AXI_RESULT_VX_ADDR_WIDTH,C_M_AXI_RESULT_VX_DATA_WIDTH,C_M_AXI_RESULT_VX_AWUSER_WIDTH,C_M_AXI_RESULT_VX_ARUSER_WIDTH,C_M_AXI_RESULT_VX_WUSER_WIDTH,C_M_AXI_RESULT_VX_RUSER_WIDTH,C_M_AXI_RESULT_VX_BUSER_WIDTH,C_M_AXI_RESULT_VX_TARGET_ADDR,C_M_AXI_RESULT_VX_USER_VALUE,C_M_AXI_RESULT_VX_PROT_VALUE,C_M_AXI_RESULT_VX_CACHE_VALUE>* astroSim_result_vx_m_axi_U;
    astroSim_result_vy_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_VY_ID_WIDTH,C_M_AXI_RESULT_VY_ADDR_WIDTH,C_M_AXI_RESULT_VY_DATA_WIDTH,C_M_AXI_RESULT_VY_AWUSER_WIDTH,C_M_AXI_RESULT_VY_ARUSER_WIDTH,C_M_AXI_RESULT_VY_WUSER_WIDTH,C_M_AXI_RESULT_VY_RUSER_WIDTH,C_M_AXI_RESULT_VY_BUSER_WIDTH,C_M_AXI_RESULT_VY_TARGET_ADDR,C_M_AXI_RESULT_VY_USER_VALUE,C_M_AXI_RESULT_VY_PROT_VALUE,C_M_AXI_RESULT_VY_CACHE_VALUE>* astroSim_result_vy_m_axi_U;
    astroSim_result_vz_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_VZ_ID_WIDTH,C_M_AXI_RESULT_VZ_ADDR_WIDTH,C_M_AXI_RESULT_VZ_DATA_WIDTH,C_M_AXI_RESULT_VZ_AWUSER_WIDTH,C_M_AXI_RESULT_VZ_ARUSER_WIDTH,C_M_AXI_RESULT_VZ_WUSER_WIDTH,C_M_AXI_RESULT_VZ_RUSER_WIDTH,C_M_AXI_RESULT_VZ_BUSER_WIDTH,C_M_AXI_RESULT_VZ_TARGET_ADDR,C_M_AXI_RESULT_VZ_USER_VALUE,C_M_AXI_RESULT_VZ_PROT_VALUE,C_M_AXI_RESULT_VZ_CACHE_VALUE>* astroSim_result_vz_m_axi_U;
    astroSim_result_ax_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_AX_ID_WIDTH,C_M_AXI_RESULT_AX_ADDR_WIDTH,C_M_AXI_RESULT_AX_DATA_WIDTH,C_M_AXI_RESULT_AX_AWUSER_WIDTH,C_M_AXI_RESULT_AX_ARUSER_WIDTH,C_M_AXI_RESULT_AX_WUSER_WIDTH,C_M_AXI_RESULT_AX_RUSER_WIDTH,C_M_AXI_RESULT_AX_BUSER_WIDTH,C_M_AXI_RESULT_AX_TARGET_ADDR,C_M_AXI_RESULT_AX_USER_VALUE,C_M_AXI_RESULT_AX_PROT_VALUE,C_M_AXI_RESULT_AX_CACHE_VALUE>* astroSim_result_ax_m_axi_U;
    astroSim_result_ay_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_AY_ID_WIDTH,C_M_AXI_RESULT_AY_ADDR_WIDTH,C_M_AXI_RESULT_AY_DATA_WIDTH,C_M_AXI_RESULT_AY_AWUSER_WIDTH,C_M_AXI_RESULT_AY_ARUSER_WIDTH,C_M_AXI_RESULT_AY_WUSER_WIDTH,C_M_AXI_RESULT_AY_RUSER_WIDTH,C_M_AXI_RESULT_AY_BUSER_WIDTH,C_M_AXI_RESULT_AY_TARGET_ADDR,C_M_AXI_RESULT_AY_USER_VALUE,C_M_AXI_RESULT_AY_PROT_VALUE,C_M_AXI_RESULT_AY_CACHE_VALUE>* astroSim_result_ay_m_axi_U;
    astroSim_result_az_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_AZ_ID_WIDTH,C_M_AXI_RESULT_AZ_ADDR_WIDTH,C_M_AXI_RESULT_AZ_DATA_WIDTH,C_M_AXI_RESULT_AZ_AWUSER_WIDTH,C_M_AXI_RESULT_AZ_ARUSER_WIDTH,C_M_AXI_RESULT_AZ_WUSER_WIDTH,C_M_AXI_RESULT_AZ_RUSER_WIDTH,C_M_AXI_RESULT_AZ_BUSER_WIDTH,C_M_AXI_RESULT_AZ_TARGET_ADDR,C_M_AXI_RESULT_AZ_USER_VALUE,C_M_AXI_RESULT_AZ_PROT_VALUE,C_M_AXI_RESULT_AZ_CACHE_VALUE>* astroSim_result_az_m_axi_U;
    astroSim_result_m_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_M_ID_WIDTH,C_M_AXI_RESULT_M_ADDR_WIDTH,C_M_AXI_RESULT_M_DATA_WIDTH,C_M_AXI_RESULT_M_AWUSER_WIDTH,C_M_AXI_RESULT_M_ARUSER_WIDTH,C_M_AXI_RESULT_M_WUSER_WIDTH,C_M_AXI_RESULT_M_RUSER_WIDTH,C_M_AXI_RESULT_M_BUSER_WIDTH,C_M_AXI_RESULT_M_TARGET_ADDR,C_M_AXI_RESULT_M_USER_VALUE,C_M_AXI_RESULT_M_PROT_VALUE,C_M_AXI_RESULT_M_CACHE_VALUE>* astroSim_result_m_m_axi_U;
    janus_step* grp_janus_step_fu_960;
    to_int* grp_to_int_fu_1252;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<28> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > p_x_6;
    sc_signal< sc_lv<64> > p_x_0;
    sc_signal< sc_lv<64> > p_x_3;
    sc_signal< sc_lv<64> > p_y_6;
    sc_signal< sc_lv<64> > p_y_0;
    sc_signal< sc_lv<64> > p_y_3;
    sc_signal< sc_lv<64> > p_z_6;
    sc_signal< sc_lv<64> > p_z_0;
    sc_signal< sc_lv<64> > p_z_3;
    sc_signal< sc_lv<64> > p_vx_6;
    sc_signal< sc_lv<64> > p_vx_0;
    sc_signal< sc_lv<64> > p_vx_3;
    sc_signal< sc_lv<64> > p_vy_6;
    sc_signal< sc_lv<64> > p_vy_0;
    sc_signal< sc_lv<64> > p_vy_3;
    sc_signal< sc_lv<64> > p_vz_6;
    sc_signal< sc_lv<64> > p_vz_0;
    sc_signal< sc_lv<64> > p_vz_3;
    sc_signal< sc_lv<64> > p_x_7;
    sc_signal< sc_lv<64> > p_x_1;
    sc_signal< sc_lv<64> > p_x_4;
    sc_signal< sc_lv<64> > p_y_7;
    sc_signal< sc_lv<64> > p_y_1;
    sc_signal< sc_lv<64> > p_y_4;
    sc_signal< sc_lv<64> > p_z_7;
    sc_signal< sc_lv<64> > p_z_1;
    sc_signal< sc_lv<64> > p_z_4;
    sc_signal< sc_lv<64> > p_vx_7;
    sc_signal< sc_lv<64> > p_vx_1;
    sc_signal< sc_lv<64> > p_vx_4;
    sc_signal< sc_lv<64> > p_vy_7;
    sc_signal< sc_lv<64> > p_vy_1;
    sc_signal< sc_lv<64> > p_vy_4;
    sc_signal< sc_lv<64> > p_vz_7;
    sc_signal< sc_lv<64> > p_vz_1;
    sc_signal< sc_lv<64> > p_vz_4;
    sc_signal< sc_lv<64> > p_x_8;
    sc_signal< sc_lv<64> > p_x_2;
    sc_signal< sc_lv<64> > p_x_5;
    sc_signal< sc_lv<64> > p_y_8;
    sc_signal< sc_lv<64> > p_y_2;
    sc_signal< sc_lv<64> > p_y_5;
    sc_signal< sc_lv<64> > p_z_8;
    sc_signal< sc_lv<64> > p_z_2;
    sc_signal< sc_lv<64> > p_z_5;
    sc_signal< sc_lv<64> > p_vx_8;
    sc_signal< sc_lv<64> > p_vx_2;
    sc_signal< sc_lv<64> > p_vx_5;
    sc_signal< sc_lv<64> > p_vy_8;
    sc_signal< sc_lv<64> > p_vy_2;
    sc_signal< sc_lv<64> > p_vy_5;
    sc_signal< sc_lv<64> > p_vz_8;
    sc_signal< sc_lv<64> > p_vz_2;
    sc_signal< sc_lv<64> > p_vz_5;
    sc_signal< sc_lv<64> > p_m_1;
    sc_signal< sc_lv<64> > p_m_2;
    sc_signal< sc_lv<64> > p_m_3;
    sc_signal< sc_lv<64> > p_m_4;
    sc_signal< sc_lv<64> > p_m_5;
    sc_signal< sc_lv<64> > p_ax_0;
    sc_signal< sc_lv<64> > p_ay_0;
    sc_signal< sc_lv<64> > p_az_0;
    sc_signal< sc_lv<64> > p_m_0;
    sc_signal< sc_lv<64> > p_ax_1;
    sc_signal< sc_lv<64> > p_ay_1;
    sc_signal< sc_lv<64> > p_az_1;
    sc_signal< sc_lv<64> > p_ax_2;
    sc_signal< sc_lv<64> > p_ay_2;
    sc_signal< sc_lv<64> > p_az_2;
    sc_signal< sc_lv<64> > p_ax_3;
    sc_signal< sc_lv<64> > p_ay_3;
    sc_signal< sc_lv<64> > p_az_3;
    sc_signal< sc_lv<64> > p_ax_4;
    sc_signal< sc_lv<64> > p_ay_4;
    sc_signal< sc_lv<64> > p_az_4;
    sc_signal< sc_lv<64> > p_ax_5;
    sc_signal< sc_lv<64> > p_ay_5;
    sc_signal< sc_lv<64> > p_az_5;
    sc_signal< sc_logic > result_x_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > exitcond_4_fu_2066_p2;
    sc_signal< sc_logic > result_x_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > exitcond1_reg_3309;
    sc_signal< sc_logic > result_x_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > result_y_blk_n_AW;
    sc_signal< sc_logic > result_y_blk_n_W;
    sc_signal< sc_logic > result_y_blk_n_B;
    sc_signal< sc_logic > result_z_blk_n_AW;
    sc_signal< sc_logic > result_z_blk_n_W;
    sc_signal< sc_logic > result_z_blk_n_B;
    sc_signal< sc_logic > result_vx_blk_n_AW;
    sc_signal< sc_logic > result_vx_blk_n_W;
    sc_signal< sc_logic > result_vx_blk_n_B;
    sc_signal< sc_logic > result_vy_blk_n_AW;
    sc_signal< sc_logic > result_vy_blk_n_W;
    sc_signal< sc_logic > result_vy_blk_n_B;
    sc_signal< sc_logic > result_vz_blk_n_AW;
    sc_signal< sc_logic > result_vz_blk_n_W;
    sc_signal< sc_logic > result_vz_blk_n_B;
    sc_signal< sc_logic > result_ax_blk_n_AW;
    sc_signal< sc_logic > result_ax_blk_n_W;
    sc_signal< sc_logic > result_ax_blk_n_B;
    sc_signal< sc_logic > result_ay_blk_n_AW;
    sc_signal< sc_logic > result_ay_blk_n_W;
    sc_signal< sc_logic > result_ay_blk_n_B;
    sc_signal< sc_logic > result_az_blk_n_AW;
    sc_signal< sc_logic > result_az_blk_n_W;
    sc_signal< sc_logic > result_az_blk_n_B;
    sc_signal< sc_logic > result_m_blk_n_AW;
    sc_signal< sc_logic > result_m_blk_n_W;
    sc_signal< sc_logic > result_m_blk_n_B;
    sc_signal< sc_logic > result_x_AWVALID;
    sc_signal< sc_logic > result_x_AWREADY;
    sc_signal< sc_logic > result_x_WVALID;
    sc_signal< sc_logic > result_x_WREADY;
    sc_signal< sc_logic > result_x_ARREADY;
    sc_signal< sc_logic > result_x_RVALID;
    sc_signal< sc_lv<64> > result_x_RDATA;
    sc_signal< sc_logic > result_x_RLAST;
    sc_signal< sc_lv<1> > result_x_RID;
    sc_signal< sc_lv<1> > result_x_RUSER;
    sc_signal< sc_lv<2> > result_x_RRESP;
    sc_signal< sc_logic > result_x_BVALID;
    sc_signal< sc_logic > result_x_BREADY;
    sc_signal< sc_lv<2> > result_x_BRESP;
    sc_signal< sc_lv<1> > result_x_BID;
    sc_signal< sc_lv<1> > result_x_BUSER;
    sc_signal< sc_logic > result_y_AWVALID;
    sc_signal< sc_logic > result_y_AWREADY;
    sc_signal< sc_logic > result_y_WVALID;
    sc_signal< sc_logic > result_y_WREADY;
    sc_signal< sc_logic > result_y_ARREADY;
    sc_signal< sc_logic > result_y_RVALID;
    sc_signal< sc_lv<64> > result_y_RDATA;
    sc_signal< sc_logic > result_y_RLAST;
    sc_signal< sc_lv<1> > result_y_RID;
    sc_signal< sc_lv<1> > result_y_RUSER;
    sc_signal< sc_lv<2> > result_y_RRESP;
    sc_signal< sc_logic > result_y_BVALID;
    sc_signal< sc_logic > result_y_BREADY;
    sc_signal< sc_lv<2> > result_y_BRESP;
    sc_signal< sc_lv<1> > result_y_BID;
    sc_signal< sc_lv<1> > result_y_BUSER;
    sc_signal< sc_logic > result_z_AWVALID;
    sc_signal< sc_logic > result_z_AWREADY;
    sc_signal< sc_logic > result_z_WVALID;
    sc_signal< sc_logic > result_z_WREADY;
    sc_signal< sc_logic > result_z_ARREADY;
    sc_signal< sc_logic > result_z_RVALID;
    sc_signal< sc_lv<64> > result_z_RDATA;
    sc_signal< sc_logic > result_z_RLAST;
    sc_signal< sc_lv<1> > result_z_RID;
    sc_signal< sc_lv<1> > result_z_RUSER;
    sc_signal< sc_lv<2> > result_z_RRESP;
    sc_signal< sc_logic > result_z_BVALID;
    sc_signal< sc_logic > result_z_BREADY;
    sc_signal< sc_lv<2> > result_z_BRESP;
    sc_signal< sc_lv<1> > result_z_BID;
    sc_signal< sc_lv<1> > result_z_BUSER;
    sc_signal< sc_logic > result_vx_AWVALID;
    sc_signal< sc_logic > result_vx_AWREADY;
    sc_signal< sc_logic > result_vx_WVALID;
    sc_signal< sc_logic > result_vx_WREADY;
    sc_signal< sc_logic > result_vx_ARREADY;
    sc_signal< sc_logic > result_vx_RVALID;
    sc_signal< sc_lv<64> > result_vx_RDATA;
    sc_signal< sc_logic > result_vx_RLAST;
    sc_signal< sc_lv<1> > result_vx_RID;
    sc_signal< sc_lv<1> > result_vx_RUSER;
    sc_signal< sc_lv<2> > result_vx_RRESP;
    sc_signal< sc_logic > result_vx_BVALID;
    sc_signal< sc_logic > result_vx_BREADY;
    sc_signal< sc_lv<2> > result_vx_BRESP;
    sc_signal< sc_lv<1> > result_vx_BID;
    sc_signal< sc_lv<1> > result_vx_BUSER;
    sc_signal< sc_logic > result_vy_AWVALID;
    sc_signal< sc_logic > result_vy_AWREADY;
    sc_signal< sc_logic > result_vy_WVALID;
    sc_signal< sc_logic > result_vy_WREADY;
    sc_signal< sc_logic > result_vy_ARREADY;
    sc_signal< sc_logic > result_vy_RVALID;
    sc_signal< sc_lv<64> > result_vy_RDATA;
    sc_signal< sc_logic > result_vy_RLAST;
    sc_signal< sc_lv<1> > result_vy_RID;
    sc_signal< sc_lv<1> > result_vy_RUSER;
    sc_signal< sc_lv<2> > result_vy_RRESP;
    sc_signal< sc_logic > result_vy_BVALID;
    sc_signal< sc_logic > result_vy_BREADY;
    sc_signal< sc_lv<2> > result_vy_BRESP;
    sc_signal< sc_lv<1> > result_vy_BID;
    sc_signal< sc_lv<1> > result_vy_BUSER;
    sc_signal< sc_logic > result_vz_AWVALID;
    sc_signal< sc_logic > result_vz_AWREADY;
    sc_signal< sc_logic > result_vz_WVALID;
    sc_signal< sc_logic > result_vz_WREADY;
    sc_signal< sc_logic > result_vz_ARREADY;
    sc_signal< sc_logic > result_vz_RVALID;
    sc_signal< sc_lv<64> > result_vz_RDATA;
    sc_signal< sc_logic > result_vz_RLAST;
    sc_signal< sc_lv<1> > result_vz_RID;
    sc_signal< sc_lv<1> > result_vz_RUSER;
    sc_signal< sc_lv<2> > result_vz_RRESP;
    sc_signal< sc_logic > result_vz_BVALID;
    sc_signal< sc_logic > result_vz_BREADY;
    sc_signal< sc_lv<2> > result_vz_BRESP;
    sc_signal< sc_lv<1> > result_vz_BID;
    sc_signal< sc_lv<1> > result_vz_BUSER;
    sc_signal< sc_logic > result_ax_AWVALID;
    sc_signal< sc_logic > result_ax_AWREADY;
    sc_signal< sc_logic > result_ax_WVALID;
    sc_signal< sc_logic > result_ax_WREADY;
    sc_signal< sc_logic > result_ax_ARREADY;
    sc_signal< sc_logic > result_ax_RVALID;
    sc_signal< sc_lv<64> > result_ax_RDATA;
    sc_signal< sc_logic > result_ax_RLAST;
    sc_signal< sc_lv<1> > result_ax_RID;
    sc_signal< sc_lv<1> > result_ax_RUSER;
    sc_signal< sc_lv<2> > result_ax_RRESP;
    sc_signal< sc_logic > result_ax_BVALID;
    sc_signal< sc_logic > result_ax_BREADY;
    sc_signal< sc_lv<2> > result_ax_BRESP;
    sc_signal< sc_lv<1> > result_ax_BID;
    sc_signal< sc_lv<1> > result_ax_BUSER;
    sc_signal< sc_logic > result_ay_AWVALID;
    sc_signal< sc_logic > result_ay_AWREADY;
    sc_signal< sc_logic > result_ay_WVALID;
    sc_signal< sc_logic > result_ay_WREADY;
    sc_signal< sc_logic > result_ay_ARREADY;
    sc_signal< sc_logic > result_ay_RVALID;
    sc_signal< sc_lv<64> > result_ay_RDATA;
    sc_signal< sc_logic > result_ay_RLAST;
    sc_signal< sc_lv<1> > result_ay_RID;
    sc_signal< sc_lv<1> > result_ay_RUSER;
    sc_signal< sc_lv<2> > result_ay_RRESP;
    sc_signal< sc_logic > result_ay_BVALID;
    sc_signal< sc_logic > result_ay_BREADY;
    sc_signal< sc_lv<2> > result_ay_BRESP;
    sc_signal< sc_lv<1> > result_ay_BID;
    sc_signal< sc_lv<1> > result_ay_BUSER;
    sc_signal< sc_logic > result_az_AWVALID;
    sc_signal< sc_logic > result_az_AWREADY;
    sc_signal< sc_logic > result_az_WVALID;
    sc_signal< sc_logic > result_az_WREADY;
    sc_signal< sc_logic > result_az_ARREADY;
    sc_signal< sc_logic > result_az_RVALID;
    sc_signal< sc_lv<64> > result_az_RDATA;
    sc_signal< sc_logic > result_az_RLAST;
    sc_signal< sc_lv<1> > result_az_RID;
    sc_signal< sc_lv<1> > result_az_RUSER;
    sc_signal< sc_lv<2> > result_az_RRESP;
    sc_signal< sc_logic > result_az_BVALID;
    sc_signal< sc_logic > result_az_BREADY;
    sc_signal< sc_lv<2> > result_az_BRESP;
    sc_signal< sc_lv<1> > result_az_BID;
    sc_signal< sc_lv<1> > result_az_BUSER;
    sc_signal< sc_logic > result_m_AWVALID;
    sc_signal< sc_logic > result_m_AWREADY;
    sc_signal< sc_logic > result_m_WVALID;
    sc_signal< sc_logic > result_m_WREADY;
    sc_signal< sc_logic > result_m_ARREADY;
    sc_signal< sc_logic > result_m_RVALID;
    sc_signal< sc_lv<64> > result_m_RDATA;
    sc_signal< sc_logic > result_m_RLAST;
    sc_signal< sc_lv<1> > result_m_RID;
    sc_signal< sc_lv<1> > result_m_RUSER;
    sc_signal< sc_lv<2> > result_m_RRESP;
    sc_signal< sc_logic > result_m_BVALID;
    sc_signal< sc_logic > result_m_BREADY;
    sc_signal< sc_lv<2> > result_m_BRESP;
    sc_signal< sc_lv<1> > result_m_BID;
    sc_signal< sc_lv<1> > result_m_BUSER;
    sc_signal< sc_lv<3> > indvar_reg_949;
    sc_signal< sc_lv<64> > reg_1580;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_janus_step_fu_960_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_sig_ioackin_result_x_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_y_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_z_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vx_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vy_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vz_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_ax_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_ay_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_az_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_m_AWREADY;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<64> > reg_1585;
    sc_signal< sc_lv<64> > reg_1590;
    sc_signal< sc_lv<64> > reg_1595;
    sc_signal< sc_lv<64> > reg_1600;
    sc_signal< sc_lv<64> > reg_1605;
    sc_signal< sc_lv<64> > reg_1610;
    sc_signal< sc_lv<64> > reg_1615;
    sc_signal< sc_lv<64> > reg_1620;
    sc_signal< sc_lv<64> > reg_1625;
    sc_signal< sc_lv<64> > reg_1630;
    sc_signal< sc_lv<64> > reg_1635;
    sc_signal< sc_lv<64> > reg_1640;
    sc_signal< sc_lv<64> > reg_1645;
    sc_signal< sc_lv<64> > reg_1650;
    sc_signal< sc_lv<64> > reg_1655;
    sc_signal< sc_lv<64> > reg_1660;
    sc_signal< sc_lv<64> > reg_1665;
    sc_signal< sc_lv<64> > reg_1670;
    sc_signal< sc_lv<64> > reg_1675;
    sc_signal< sc_lv<64> > reg_1680;
    sc_signal< sc_lv<64> > reg_1685;
    sc_signal< sc_lv<64> > reg_1690;
    sc_signal< sc_lv<64> > reg_1695;
    sc_signal< sc_lv<64> > reg_1700;
    sc_signal< sc_lv<64> > reg_1705;
    sc_signal< sc_lv<64> > reg_1710;
    sc_signal< sc_lv<64> > reg_1715;
    sc_signal< sc_lv<64> > reg_1720;
    sc_signal< sc_lv<64> > reg_1725;
    sc_signal< sc_lv<64> > reg_1730;
    sc_signal< sc_lv<64> > reg_1735;
    sc_signal< sc_lv<64> > reg_1740;
    sc_signal< sc_lv<64> > reg_1745;
    sc_signal< sc_lv<64> > reg_1750;
    sc_signal< sc_lv<64> > reg_1755;
    sc_signal< sc_lv<64> > reg_1760;
    sc_signal< sc_lv<64> > reg_1765;
    sc_signal< sc_lv<64> > reg_1770;
    sc_signal< sc_lv<64> > reg_1775;
    sc_signal< sc_lv<64> > reg_1780;
    sc_signal< sc_lv<64> > reg_1785;
    sc_signal< sc_lv<64> > reg_1790;
    sc_signal< sc_lv<64> > reg_1795;
    sc_signal< sc_lv<64> > reg_1800;
    sc_signal< sc_lv<64> > reg_1805;
    sc_signal< sc_lv<64> > reg_1810;
    sc_signal< sc_lv<64> > reg_1815;
    sc_signal< sc_lv<64> > reg_1820;
    sc_signal< sc_lv<64> > reg_1825;
    sc_signal< sc_lv<64> > reg_1830;
    sc_signal< sc_lv<64> > reg_1835;
    sc_signal< sc_lv<64> > reg_1840;
    sc_signal< sc_lv<64> > reg_1845;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_to_int_fu_1252_ap_done;
    sc_signal< sc_lv<13> > t_1_9_fu_2072_p2;
    sc_signal< sc_lv<13> > t_1_9_reg_3034;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<1> > exitcond1_fu_2078_p2;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_result_x_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_y_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_z_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vx_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vy_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vz_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_ax_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_ay_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_az_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_m_WREADY;
    sc_signal< bool > ap_block_state24_io;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<3> > indvar_next_fu_2084_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > p_x_gep3_phi_fu_2176_p3;
    sc_signal< sc_lv<64> > p_x_gep3_phi_reg_3318;
    sc_signal< sc_lv<64> > p_y_gep6_phi_fu_2240_p3;
    sc_signal< sc_lv<64> > p_y_gep6_phi_reg_3323;
    sc_signal< sc_lv<64> > p_z_gep9_phi_fu_2304_p3;
    sc_signal< sc_lv<64> > p_z_gep9_phi_reg_3328;
    sc_signal< sc_lv<64> > p_vx_gep12_phi_fu_2368_p3;
    sc_signal< sc_lv<64> > p_vx_gep12_phi_reg_3333;
    sc_signal< sc_lv<64> > p_vy_gep15_phi_fu_2432_p3;
    sc_signal< sc_lv<64> > p_vy_gep15_phi_reg_3338;
    sc_signal< sc_lv<64> > p_vz_gep18_phi_fu_2496_p3;
    sc_signal< sc_lv<64> > p_vz_gep18_phi_reg_3343;
    sc_signal< sc_lv<64> > p_ax_gep21_phi_fu_2560_p3;
    sc_signal< sc_lv<64> > p_ax_gep21_phi_reg_3348;
    sc_signal< sc_lv<64> > p_ay_gep24_phi_fu_2624_p3;
    sc_signal< sc_lv<64> > p_ay_gep24_phi_reg_3353;
    sc_signal< sc_lv<64> > p_az_gep27_phi_fu_2688_p3;
    sc_signal< sc_lv<64> > p_az_gep27_phi_reg_3358;
    sc_signal< sc_lv<64> > p_m_gep30_phi_fu_2752_p3;
    sc_signal< sc_lv<64> > p_m_gep30_phi_reg_3363;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state23;
    sc_signal< sc_logic > grp_janus_step_fu_960_ap_start;
    sc_signal< sc_logic > grp_janus_step_fu_960_ap_idle;
    sc_signal< sc_logic > grp_janus_step_fu_960_ap_ready;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_0_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_1_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_2_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_3_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_4_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_5_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_6_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_7_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_8_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_0_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_1_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_2_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_3_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_4_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_5_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_6_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_7_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_8_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_0_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_1_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_2_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_3_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_4_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_5_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_6_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_7_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_8_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_0_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_1_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_2_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_3_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_4_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_5_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_6_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_7_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_8_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_0_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_1_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_2_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_3_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_4_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_5_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_6_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_7_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_8_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_0_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_1_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_2_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_3_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_4_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_5_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_6_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_7_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_int_8_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_x_0_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_x_0_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_y_0_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_y_0_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_z_0_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_z_0_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vx_0;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vx_0_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vy_0;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vy_0_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vz_0;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vz_0_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_x_1_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_x_1_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_y_1_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_y_1_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_z_1_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_z_1_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vx_1;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vx_1_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vy_1;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vy_1_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vz_1;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vz_1_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_x_2_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_x_2_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_y_2_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_y_2_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_z_2_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_z_2_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vx_2;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vx_2_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vy_2;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vy_2_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vz_2;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vz_2_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_x_3_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_x_3_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_y_3_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_y_3_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_z_3_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_z_3_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vx_3;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vx_3_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vy_3;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vy_3_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vz_3;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vz_3_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_x_4_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_x_4_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_y_4_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_y_4_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_z_4_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_z_4_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vx_4;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vx_4_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vy_4;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vy_4_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vz_4;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vz_4_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_x_5_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_x_5_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_y_5_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_y_5_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_z_5_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_z_5_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vx_5;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vx_5_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vy_5;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vy_5_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vz_5;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vz_5_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_x_6_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_x_6_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_y_6_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_y_6_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_z_6_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_z_6_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vx_6;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vx_6_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vy_6;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vy_6_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vz_6;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vz_6_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_x_7_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_x_7_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_y_7_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_y_7_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_z_7_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_z_7_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vx_7;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vx_7_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vy_7;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vy_7_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vz_7;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vz_7_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_x_8_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_x_8_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_y_8_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_y_8_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_z_8_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_z_8_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vx_8;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vx_8_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vy_8;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vy_8_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_vz_8;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_vz_8_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ax_0_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ax_0_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ay_0_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ay_0_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_az_0_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_az_0_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ax_1_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ax_1_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ay_1_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ay_1_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_az_1_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_az_1_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ax_2_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ax_2_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ay_2_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ay_2_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_az_2_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_az_2_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ax_3_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ax_3_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ay_3_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ay_3_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_az_3_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_az_3_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ax_4_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ax_4_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ay_4_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ay_4_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_az_4_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_az_4_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ax_5_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ax_5_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_ay_5_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_ay_5_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_p_az_5_o;
    sc_signal< sc_logic > grp_janus_step_fu_960_p_az_5_o_ap_vld;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_0;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_1;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_2;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_3;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_4;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_5;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_6;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_7;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_8;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_9;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_10;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_11;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_12;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_13;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_14;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_15;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_16;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_17;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_18;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_19;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_20;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_21;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_22;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_23;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_24;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_25;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_26;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_27;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_28;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_29;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_30;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_31;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_32;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_33;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_34;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_35;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_36;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_37;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_38;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_39;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_40;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_41;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_42;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_43;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_44;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_45;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_46;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_47;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_48;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_49;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_50;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_51;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_52;
    sc_signal< sc_lv<64> > grp_janus_step_fu_960_ap_return_53;
    sc_signal< sc_logic > grp_to_int_fu_1252_ap_start;
    sc_signal< sc_logic > grp_to_int_fu_1252_ap_idle;
    sc_signal< sc_logic > grp_to_int_fu_1252_ap_ready;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_0;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_1;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_2;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_3;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_4;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_5;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_6;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_7;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_8;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_9;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_10;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_11;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_12;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_13;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_14;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_15;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_16;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_17;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_18;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_19;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_20;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_21;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_22;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_23;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_24;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_25;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_26;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_27;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_28;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_29;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_30;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_31;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_32;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_33;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_34;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_35;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_36;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_37;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_38;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_39;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_40;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_41;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_42;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_43;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_44;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_45;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_46;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_47;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_48;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_49;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_50;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_51;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_52;
    sc_signal< sc_lv<64> > grp_to_int_fu_1252_ap_return_53;
    sc_signal< sc_lv<64> > p_int_vz_8_reg_398;
    sc_signal< sc_lv<64> > p_int_vz_7_reg_408;
    sc_signal< sc_lv<64> > p_int_vz_6_reg_418;
    sc_signal< sc_lv<64> > p_int_vz_5_reg_428;
    sc_signal< sc_lv<64> > p_int_vz_4_reg_438;
    sc_signal< sc_lv<64> > p_int_vz_3_reg_448;
    sc_signal< sc_lv<64> > p_int_vz_2_reg_458;
    sc_signal< sc_lv<64> > p_int_vz_1_reg_468;
    sc_signal< sc_lv<64> > p_int_vz_reg_478;
    sc_signal< sc_lv<64> > p_int_vy_8_reg_488;
    sc_signal< sc_lv<64> > p_int_vy_7_reg_498;
    sc_signal< sc_lv<64> > p_int_vy_6_reg_508;
    sc_signal< sc_lv<64> > p_int_vy_5_reg_518;
    sc_signal< sc_lv<64> > p_int_vy_4_reg_528;
    sc_signal< sc_lv<64> > p_int_vy_3_reg_538;
    sc_signal< sc_lv<64> > p_int_vy_2_reg_548;
    sc_signal< sc_lv<64> > p_int_vy_1_reg_558;
    sc_signal< sc_lv<64> > p_int_vy_reg_568;
    sc_signal< sc_lv<64> > p_int_vx_8_reg_578;
    sc_signal< sc_lv<64> > p_int_vx_7_reg_588;
    sc_signal< sc_lv<64> > p_int_vx_6_reg_598;
    sc_signal< sc_lv<64> > p_int_vx_5_reg_608;
    sc_signal< sc_lv<64> > p_int_vx_4_reg_618;
    sc_signal< sc_lv<64> > p_int_vx_3_reg_628;
    sc_signal< sc_lv<64> > p_int_vx_2_reg_638;
    sc_signal< sc_lv<64> > p_int_vx_1_reg_648;
    sc_signal< sc_lv<64> > p_int_vx_reg_658;
    sc_signal< sc_lv<64> > p_int_z_8_reg_668;
    sc_signal< sc_lv<64> > p_int_z_7_reg_678;
    sc_signal< sc_lv<64> > p_int_z_6_reg_688;
    sc_signal< sc_lv<64> > p_int_z_5_reg_698;
    sc_signal< sc_lv<64> > p_int_z_4_reg_708;
    sc_signal< sc_lv<64> > p_int_z_3_reg_718;
    sc_signal< sc_lv<64> > p_int_z_2_reg_728;
    sc_signal< sc_lv<64> > p_int_z_1_reg_738;
    sc_signal< sc_lv<64> > p_int_z_reg_748;
    sc_signal< sc_lv<64> > p_int_y_8_reg_758;
    sc_signal< sc_lv<64> > p_int_y_7_reg_768;
    sc_signal< sc_lv<64> > p_int_y_6_reg_778;
    sc_signal< sc_lv<64> > p_int_y_5_reg_788;
    sc_signal< sc_lv<64> > p_int_y_4_reg_798;
    sc_signal< sc_lv<64> > p_int_y_3_reg_808;
    sc_signal< sc_lv<64> > p_int_y_2_reg_818;
    sc_signal< sc_lv<64> > p_int_y_1_reg_828;
    sc_signal< sc_lv<64> > p_int_y_reg_838;
    sc_signal< sc_lv<64> > p_int_x_8_reg_848;
    sc_signal< sc_lv<64> > p_int_x_7_reg_858;
    sc_signal< sc_lv<64> > p_int_x_6_reg_868;
    sc_signal< sc_lv<64> > p_int_x_5_reg_878;
    sc_signal< sc_lv<64> > p_int_x_4_reg_888;
    sc_signal< sc_lv<64> > p_int_x_3_reg_898;
    sc_signal< sc_lv<64> > p_int_x_2_reg_908;
    sc_signal< sc_lv<64> > p_int_x_1_reg_918;
    sc_signal< sc_lv<64> > p_int_x_reg_928;
    sc_signal< sc_lv<13> > t_reg_938;
    sc_signal< sc_logic > ap_reg_grp_janus_step_fu_960_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_reg_grp_to_int_fu_1252_ap_start;
    sc_signal< sc_logic > ap_reg_ioackin_result_x_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_x_WREADY;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< bool > ap_block_state29;
    sc_signal< sc_logic > ap_reg_ioackin_result_y_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_y_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_z_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_z_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vx_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vx_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vy_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vy_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vz_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vz_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_ax_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_ax_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_ay_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_ay_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_az_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_az_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_m_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_m_WREADY;
    sc_signal< sc_lv<1> > sel_tmp_fu_2114_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_2128_p2;
    sc_signal< sc_lv<64> > sel_tmp1_fu_2120_p3;
    sc_signal< sc_lv<1> > sel_tmp4_fu_2142_p2;
    sc_signal< sc_lv<64> > sel_tmp3_fu_2134_p3;
    sc_signal< sc_lv<1> > sel_tmp6_fu_2156_p2;
    sc_signal< sc_lv<64> > sel_tmp5_fu_2148_p3;
    sc_signal< sc_lv<1> > sel_tmp8_fu_2170_p2;
    sc_signal< sc_lv<64> > sel_tmp7_fu_2162_p3;
    sc_signal< sc_lv<64> > sel_tmp11_fu_2208_p3;
    sc_signal< sc_lv<64> > sel_tmp13_fu_2216_p3;
    sc_signal< sc_lv<64> > sel_tmp15_fu_2224_p3;
    sc_signal< sc_lv<64> > sel_tmp17_fu_2232_p3;
    sc_signal< sc_lv<64> > sel_tmp21_fu_2272_p3;
    sc_signal< sc_lv<64> > sel_tmp23_fu_2280_p3;
    sc_signal< sc_lv<64> > sel_tmp24_fu_2288_p3;
    sc_signal< sc_lv<64> > sel_tmp25_fu_2296_p3;
    sc_signal< sc_lv<64> > sel_tmp26_fu_2336_p3;
    sc_signal< sc_lv<64> > sel_tmp27_fu_2344_p3;
    sc_signal< sc_lv<64> > sel_tmp28_fu_2352_p3;
    sc_signal< sc_lv<64> > sel_tmp29_fu_2360_p3;
    sc_signal< sc_lv<64> > sel_tmp30_fu_2400_p3;
    sc_signal< sc_lv<64> > sel_tmp31_fu_2408_p3;
    sc_signal< sc_lv<64> > sel_tmp32_fu_2416_p3;
    sc_signal< sc_lv<64> > sel_tmp33_fu_2424_p3;
    sc_signal< sc_lv<64> > sel_tmp34_fu_2464_p3;
    sc_signal< sc_lv<64> > sel_tmp35_fu_2472_p3;
    sc_signal< sc_lv<64> > sel_tmp36_fu_2480_p3;
    sc_signal< sc_lv<64> > sel_tmp37_fu_2488_p3;
    sc_signal< sc_lv<64> > sel_tmp38_fu_2528_p3;
    sc_signal< sc_lv<64> > sel_tmp39_fu_2536_p3;
    sc_signal< sc_lv<64> > sel_tmp40_fu_2544_p3;
    sc_signal< sc_lv<64> > sel_tmp41_fu_2552_p3;
    sc_signal< sc_lv<64> > sel_tmp42_fu_2592_p3;
    sc_signal< sc_lv<64> > sel_tmp43_fu_2600_p3;
    sc_signal< sc_lv<64> > sel_tmp44_fu_2608_p3;
    sc_signal< sc_lv<64> > sel_tmp45_fu_2616_p3;
    sc_signal< sc_lv<64> > sel_tmp46_fu_2656_p3;
    sc_signal< sc_lv<64> > sel_tmp47_fu_2664_p3;
    sc_signal< sc_lv<64> > sel_tmp48_fu_2672_p3;
    sc_signal< sc_lv<64> > sel_tmp49_fu_2680_p3;
    sc_signal< sc_lv<64> > sel_tmp50_fu_2720_p3;
    sc_signal< sc_lv<64> > sel_tmp51_fu_2728_p3;
    sc_signal< sc_lv<64> > sel_tmp52_fu_2736_p3;
    sc_signal< sc_lv<64> > sel_tmp53_fu_2744_p3;
    sc_signal< sc_lv<28> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_10620;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<28> ap_ST_fsm_state1;
    static const sc_lv<28> ap_ST_fsm_state2;
    static const sc_lv<28> ap_ST_fsm_state3;
    static const sc_lv<28> ap_ST_fsm_state4;
    static const sc_lv<28> ap_ST_fsm_state5;
    static const sc_lv<28> ap_ST_fsm_state6;
    static const sc_lv<28> ap_ST_fsm_state7;
    static const sc_lv<28> ap_ST_fsm_state8;
    static const sc_lv<28> ap_ST_fsm_state9;
    static const sc_lv<28> ap_ST_fsm_state10;
    static const sc_lv<28> ap_ST_fsm_state11;
    static const sc_lv<28> ap_ST_fsm_state12;
    static const sc_lv<28> ap_ST_fsm_state13;
    static const sc_lv<28> ap_ST_fsm_state14;
    static const sc_lv<28> ap_ST_fsm_state15;
    static const sc_lv<28> ap_ST_fsm_state16;
    static const sc_lv<28> ap_ST_fsm_state17;
    static const sc_lv<28> ap_ST_fsm_state18;
    static const sc_lv<28> ap_ST_fsm_state19;
    static const sc_lv<28> ap_ST_fsm_state20;
    static const sc_lv<28> ap_ST_fsm_state21;
    static const sc_lv<28> ap_ST_fsm_state22;
    static const sc_lv<28> ap_ST_fsm_pp0_stage0;
    static const sc_lv<28> ap_ST_fsm_state25;
    static const sc_lv<28> ap_ST_fsm_state26;
    static const sc_lv<28> ap_ST_fsm_state27;
    static const sc_lv<28> ap_ST_fsm_state28;
    static const sc_lv<28> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_16;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_RESULT_X_TARGET_ADDR;
    static const int C_M_AXI_RESULT_X_USER_VALUE;
    static const int C_M_AXI_RESULT_X_PROT_VALUE;
    static const int C_M_AXI_RESULT_X_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_RESULT_Y_TARGET_ADDR;
    static const int C_M_AXI_RESULT_Y_USER_VALUE;
    static const int C_M_AXI_RESULT_Y_PROT_VALUE;
    static const int C_M_AXI_RESULT_Y_CACHE_VALUE;
    static const int C_M_AXI_RESULT_Z_TARGET_ADDR;
    static const int C_M_AXI_RESULT_Z_USER_VALUE;
    static const int C_M_AXI_RESULT_Z_PROT_VALUE;
    static const int C_M_AXI_RESULT_Z_CACHE_VALUE;
    static const int C_M_AXI_RESULT_VX_TARGET_ADDR;
    static const int C_M_AXI_RESULT_VX_USER_VALUE;
    static const int C_M_AXI_RESULT_VX_PROT_VALUE;
    static const int C_M_AXI_RESULT_VX_CACHE_VALUE;
    static const int C_M_AXI_RESULT_VY_TARGET_ADDR;
    static const int C_M_AXI_RESULT_VY_USER_VALUE;
    static const int C_M_AXI_RESULT_VY_PROT_VALUE;
    static const int C_M_AXI_RESULT_VY_CACHE_VALUE;
    static const int C_M_AXI_RESULT_VZ_TARGET_ADDR;
    static const int C_M_AXI_RESULT_VZ_USER_VALUE;
    static const int C_M_AXI_RESULT_VZ_PROT_VALUE;
    static const int C_M_AXI_RESULT_VZ_CACHE_VALUE;
    static const int C_M_AXI_RESULT_AX_TARGET_ADDR;
    static const int C_M_AXI_RESULT_AX_USER_VALUE;
    static const int C_M_AXI_RESULT_AX_PROT_VALUE;
    static const int C_M_AXI_RESULT_AX_CACHE_VALUE;
    static const int C_M_AXI_RESULT_AY_TARGET_ADDR;
    static const int C_M_AXI_RESULT_AY_USER_VALUE;
    static const int C_M_AXI_RESULT_AY_PROT_VALUE;
    static const int C_M_AXI_RESULT_AY_CACHE_VALUE;
    static const int C_M_AXI_RESULT_AZ_TARGET_ADDR;
    static const int C_M_AXI_RESULT_AZ_USER_VALUE;
    static const int C_M_AXI_RESULT_AZ_PROT_VALUE;
    static const int C_M_AXI_RESULT_AZ_CACHE_VALUE;
    static const int C_M_AXI_RESULT_M_TARGET_ADDR;
    static const int C_M_AXI_RESULT_M_USER_VALUE;
    static const int C_M_AXI_RESULT_M_PROT_VALUE;
    static const int C_M_AXI_RESULT_M_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<13> ap_const_lv13_1888;
    static const sc_lv<13> ap_const_lv13_A;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state10_io();
    void thread_ap_block_state23_pp0_stage0_iter0();
    void thread_ap_block_state24_io();
    void thread_ap_block_state24_pp0_stage0_iter1();
    void thread_ap_block_state29();
    void thread_ap_condition_10620();
    void thread_ap_condition_pp0_exit_iter0_state23();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_result_ax_AWREADY();
    void thread_ap_sig_ioackin_result_ax_WREADY();
    void thread_ap_sig_ioackin_result_ay_AWREADY();
    void thread_ap_sig_ioackin_result_ay_WREADY();
    void thread_ap_sig_ioackin_result_az_AWREADY();
    void thread_ap_sig_ioackin_result_az_WREADY();
    void thread_ap_sig_ioackin_result_m_AWREADY();
    void thread_ap_sig_ioackin_result_m_WREADY();
    void thread_ap_sig_ioackin_result_vx_AWREADY();
    void thread_ap_sig_ioackin_result_vx_WREADY();
    void thread_ap_sig_ioackin_result_vy_AWREADY();
    void thread_ap_sig_ioackin_result_vy_WREADY();
    void thread_ap_sig_ioackin_result_vz_AWREADY();
    void thread_ap_sig_ioackin_result_vz_WREADY();
    void thread_ap_sig_ioackin_result_x_AWREADY();
    void thread_ap_sig_ioackin_result_x_WREADY();
    void thread_ap_sig_ioackin_result_y_AWREADY();
    void thread_ap_sig_ioackin_result_y_WREADY();
    void thread_ap_sig_ioackin_result_z_AWREADY();
    void thread_ap_sig_ioackin_result_z_WREADY();
    void thread_exitcond1_fu_2078_p2();
    void thread_exitcond_4_fu_2066_p2();
    void thread_grp_janus_step_fu_960_ap_start();
    void thread_grp_janus_step_fu_960_p_int_0_vx_read();
    void thread_grp_janus_step_fu_960_p_int_0_vy_read();
    void thread_grp_janus_step_fu_960_p_int_0_vz_read();
    void thread_grp_janus_step_fu_960_p_int_0_x_read();
    void thread_grp_janus_step_fu_960_p_int_0_y_read();
    void thread_grp_janus_step_fu_960_p_int_0_z_read();
    void thread_grp_janus_step_fu_960_p_int_1_vx_read();
    void thread_grp_janus_step_fu_960_p_int_1_vy_read();
    void thread_grp_janus_step_fu_960_p_int_1_vz_read();
    void thread_grp_janus_step_fu_960_p_int_1_x_read();
    void thread_grp_janus_step_fu_960_p_int_1_y_read();
    void thread_grp_janus_step_fu_960_p_int_1_z_read();
    void thread_grp_janus_step_fu_960_p_int_2_vx_read();
    void thread_grp_janus_step_fu_960_p_int_2_vy_read();
    void thread_grp_janus_step_fu_960_p_int_2_vz_read();
    void thread_grp_janus_step_fu_960_p_int_2_x_read();
    void thread_grp_janus_step_fu_960_p_int_2_y_read();
    void thread_grp_janus_step_fu_960_p_int_2_z_read();
    void thread_grp_janus_step_fu_960_p_int_3_vx_read();
    void thread_grp_janus_step_fu_960_p_int_3_vy_read();
    void thread_grp_janus_step_fu_960_p_int_3_vz_read();
    void thread_grp_janus_step_fu_960_p_int_3_x_read();
    void thread_grp_janus_step_fu_960_p_int_3_y_read();
    void thread_grp_janus_step_fu_960_p_int_3_z_read();
    void thread_grp_janus_step_fu_960_p_int_4_vx_read();
    void thread_grp_janus_step_fu_960_p_int_4_vy_read();
    void thread_grp_janus_step_fu_960_p_int_4_vz_read();
    void thread_grp_janus_step_fu_960_p_int_4_x_read();
    void thread_grp_janus_step_fu_960_p_int_4_y_read();
    void thread_grp_janus_step_fu_960_p_int_4_z_read();
    void thread_grp_janus_step_fu_960_p_int_5_vx_read();
    void thread_grp_janus_step_fu_960_p_int_5_vy_read();
    void thread_grp_janus_step_fu_960_p_int_5_vz_read();
    void thread_grp_janus_step_fu_960_p_int_5_x_read();
    void thread_grp_janus_step_fu_960_p_int_5_y_read();
    void thread_grp_janus_step_fu_960_p_int_5_z_read();
    void thread_grp_janus_step_fu_960_p_int_6_vx_read();
    void thread_grp_janus_step_fu_960_p_int_6_vy_read();
    void thread_grp_janus_step_fu_960_p_int_6_vz_read();
    void thread_grp_janus_step_fu_960_p_int_6_x_read();
    void thread_grp_janus_step_fu_960_p_int_6_y_read();
    void thread_grp_janus_step_fu_960_p_int_6_z_read();
    void thread_grp_janus_step_fu_960_p_int_7_vx_read();
    void thread_grp_janus_step_fu_960_p_int_7_vy_read();
    void thread_grp_janus_step_fu_960_p_int_7_vz_read();
    void thread_grp_janus_step_fu_960_p_int_7_x_read();
    void thread_grp_janus_step_fu_960_p_int_7_y_read();
    void thread_grp_janus_step_fu_960_p_int_7_z_read();
    void thread_grp_janus_step_fu_960_p_int_8_vx_read();
    void thread_grp_janus_step_fu_960_p_int_8_vy_read();
    void thread_grp_janus_step_fu_960_p_int_8_vz_read();
    void thread_grp_janus_step_fu_960_p_int_8_x_read();
    void thread_grp_janus_step_fu_960_p_int_8_y_read();
    void thread_grp_janus_step_fu_960_p_int_8_z_read();
    void thread_grp_to_int_fu_1252_ap_start();
    void thread_indvar_next_fu_2084_p2();
    void thread_p_ax_gep21_phi_fu_2560_p3();
    void thread_p_ay_gep24_phi_fu_2624_p3();
    void thread_p_az_gep27_phi_fu_2688_p3();
    void thread_p_m_gep30_phi_fu_2752_p3();
    void thread_p_vx_gep12_phi_fu_2368_p3();
    void thread_p_vy_gep15_phi_fu_2432_p3();
    void thread_p_vz_gep18_phi_fu_2496_p3();
    void thread_p_x_gep3_phi_fu_2176_p3();
    void thread_p_y_gep6_phi_fu_2240_p3();
    void thread_p_z_gep9_phi_fu_2304_p3();
    void thread_result_ax_AWVALID();
    void thread_result_ax_BREADY();
    void thread_result_ax_WVALID();
    void thread_result_ax_blk_n_AW();
    void thread_result_ax_blk_n_B();
    void thread_result_ax_blk_n_W();
    void thread_result_ay_AWVALID();
    void thread_result_ay_BREADY();
    void thread_result_ay_WVALID();
    void thread_result_ay_blk_n_AW();
    void thread_result_ay_blk_n_B();
    void thread_result_ay_blk_n_W();
    void thread_result_az_AWVALID();
    void thread_result_az_BREADY();
    void thread_result_az_WVALID();
    void thread_result_az_blk_n_AW();
    void thread_result_az_blk_n_B();
    void thread_result_az_blk_n_W();
    void thread_result_m_AWVALID();
    void thread_result_m_BREADY();
    void thread_result_m_WVALID();
    void thread_result_m_blk_n_AW();
    void thread_result_m_blk_n_B();
    void thread_result_m_blk_n_W();
    void thread_result_vx_AWVALID();
    void thread_result_vx_BREADY();
    void thread_result_vx_WVALID();
    void thread_result_vx_blk_n_AW();
    void thread_result_vx_blk_n_B();
    void thread_result_vx_blk_n_W();
    void thread_result_vy_AWVALID();
    void thread_result_vy_BREADY();
    void thread_result_vy_WVALID();
    void thread_result_vy_blk_n_AW();
    void thread_result_vy_blk_n_B();
    void thread_result_vy_blk_n_W();
    void thread_result_vz_AWVALID();
    void thread_result_vz_BREADY();
    void thread_result_vz_WVALID();
    void thread_result_vz_blk_n_AW();
    void thread_result_vz_blk_n_B();
    void thread_result_vz_blk_n_W();
    void thread_result_x_AWVALID();
    void thread_result_x_BREADY();
    void thread_result_x_WVALID();
    void thread_result_x_blk_n_AW();
    void thread_result_x_blk_n_B();
    void thread_result_x_blk_n_W();
    void thread_result_y_AWVALID();
    void thread_result_y_BREADY();
    void thread_result_y_WVALID();
    void thread_result_y_blk_n_AW();
    void thread_result_y_blk_n_B();
    void thread_result_y_blk_n_W();
    void thread_result_z_AWVALID();
    void thread_result_z_BREADY();
    void thread_result_z_WVALID();
    void thread_result_z_blk_n_AW();
    void thread_result_z_blk_n_B();
    void thread_result_z_blk_n_W();
    void thread_sel_tmp11_fu_2208_p3();
    void thread_sel_tmp13_fu_2216_p3();
    void thread_sel_tmp15_fu_2224_p3();
    void thread_sel_tmp17_fu_2232_p3();
    void thread_sel_tmp1_fu_2120_p3();
    void thread_sel_tmp21_fu_2272_p3();
    void thread_sel_tmp23_fu_2280_p3();
    void thread_sel_tmp24_fu_2288_p3();
    void thread_sel_tmp25_fu_2296_p3();
    void thread_sel_tmp26_fu_2336_p3();
    void thread_sel_tmp27_fu_2344_p3();
    void thread_sel_tmp28_fu_2352_p3();
    void thread_sel_tmp29_fu_2360_p3();
    void thread_sel_tmp2_fu_2128_p2();
    void thread_sel_tmp30_fu_2400_p3();
    void thread_sel_tmp31_fu_2408_p3();
    void thread_sel_tmp32_fu_2416_p3();
    void thread_sel_tmp33_fu_2424_p3();
    void thread_sel_tmp34_fu_2464_p3();
    void thread_sel_tmp35_fu_2472_p3();
    void thread_sel_tmp36_fu_2480_p3();
    void thread_sel_tmp37_fu_2488_p3();
    void thread_sel_tmp38_fu_2528_p3();
    void thread_sel_tmp39_fu_2536_p3();
    void thread_sel_tmp3_fu_2134_p3();
    void thread_sel_tmp40_fu_2544_p3();
    void thread_sel_tmp41_fu_2552_p3();
    void thread_sel_tmp42_fu_2592_p3();
    void thread_sel_tmp43_fu_2600_p3();
    void thread_sel_tmp44_fu_2608_p3();
    void thread_sel_tmp45_fu_2616_p3();
    void thread_sel_tmp46_fu_2656_p3();
    void thread_sel_tmp47_fu_2664_p3();
    void thread_sel_tmp48_fu_2672_p3();
    void thread_sel_tmp49_fu_2680_p3();
    void thread_sel_tmp4_fu_2142_p2();
    void thread_sel_tmp50_fu_2720_p3();
    void thread_sel_tmp51_fu_2728_p3();
    void thread_sel_tmp52_fu_2736_p3();
    void thread_sel_tmp53_fu_2744_p3();
    void thread_sel_tmp5_fu_2148_p3();
    void thread_sel_tmp6_fu_2156_p2();
    void thread_sel_tmp7_fu_2162_p3();
    void thread_sel_tmp8_fu_2170_p2();
    void thread_sel_tmp_fu_2114_p2();
    void thread_t_1_9_fu_2072_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
