0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 16/Day 16.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 16/day_16.sv,1667319201,systemVerilog,,C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 16/day_16_tb.sv,,day_16,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 16/day_16_tb.sv,1667319560,systemVerilog,,,,day_16_tb,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
