module ring_counter_tb;
reg clk,clr;
wire [3:0]q;
ring_counter uut(.clk(clk),.clr(clr),.q(q));
initial
begin
clk=0;
forever #5 clk=~clk;
end
initial
begin

#10 clr=1;
//#30 clr=4'b1101;
#20 clr=0;
#50 clr=1;
#60 clr=0;

end
endmodule
