/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [9:0] _04_;
  reg [7:0] _05_;
  wire [3:0] _06_;
  reg [9:0] _07_;
  wire [15:0] _08_;
  wire [16:0] _09_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [22:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [20:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [20:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [11:0] celloutsig_0_4z;
  wire [24:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [29:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[71] & in_data[57]);
  assign celloutsig_0_21z = ~(celloutsig_0_14z[15] & celloutsig_0_9z[3]);
  assign celloutsig_0_32z = ~(celloutsig_0_31z & celloutsig_0_25z);
  assign celloutsig_0_52z = !(celloutsig_0_6z ? celloutsig_0_32z : celloutsig_0_45z);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_1z[7]);
  assign celloutsig_0_44z = ~((celloutsig_0_15z | celloutsig_0_34z[0]) & celloutsig_0_16z);
  assign celloutsig_0_5z = ~((in_data[27] | celloutsig_0_0z) & celloutsig_0_4z[3]);
  assign celloutsig_1_18z = ~((_00_ | _01_) & celloutsig_1_14z);
  assign celloutsig_0_20z = ~((celloutsig_0_19z[1] | in_data[59]) & celloutsig_0_4z[8]);
  assign celloutsig_0_40z = celloutsig_0_2z | ~(celloutsig_0_12z[2]);
  assign celloutsig_1_5z = celloutsig_1_1z | ~(celloutsig_1_2z[4]);
  assign celloutsig_1_6z = celloutsig_1_4z | ~(_03_);
  assign celloutsig_0_25z = celloutsig_0_1z[0] | ~(celloutsig_0_18z[1]);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_34z[5:4], celloutsig_0_10z, celloutsig_0_7z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 8'h00;
    else _05_ <= { celloutsig_0_51z[12:7], celloutsig_0_31z, celloutsig_0_17z };
  reg [3:0] _25_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _25_ <= 4'h0;
    else _25_ <= in_data[172:169];
  assign { _03_, _01_, _06_[1:0] } = _25_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 10'h000;
    else _07_ <= celloutsig_1_2z[10:1];
  reg [15:0] _27_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 16'h0000;
    else _27_ <= in_data[134:119];
  assign { _08_[15:2], _00_, _08_[0] } = _27_;
  reg [16:0] _28_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 17'h00000;
    else _28_ <= { celloutsig_0_10z[5:1], celloutsig_0_2z, celloutsig_0_9z[5:2], celloutsig_0_9z[2], celloutsig_0_9z[3], celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_6z };
  assign { _09_[16:12], _02_, _09_[10:0] } = _28_;
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_7z } / { 1'h1, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_18z[3:2], celloutsig_0_0z } / { 1'h1, celloutsig_0_4z[4:3] };
  assign celloutsig_0_38z = { celloutsig_0_10z[6:3], celloutsig_0_10z, celloutsig_0_7z } == { celloutsig_0_9z[3], celloutsig_0_33z, celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_45z = { celloutsig_0_36z[2:0], celloutsig_0_39z } == { celloutsig_0_39z[5:3], celloutsig_0_33z };
  assign celloutsig_0_55z = celloutsig_0_1z[5:2] == { _04_[3:2], celloutsig_0_2z, celloutsig_0_32z };
  assign celloutsig_0_6z = celloutsig_0_4z[10:5] == { celloutsig_0_4z[9:5], celloutsig_0_2z };
  assign celloutsig_1_9z = in_data[188:186] == { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_4z[8:3], celloutsig_0_4z[4], celloutsig_0_4z[4:3] } == celloutsig_0_3z[13:5];
  assign celloutsig_0_16z = celloutsig_0_3z == { in_data[59:42], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_13z[5:0] == { celloutsig_0_9z[5:2], celloutsig_0_9z[2], celloutsig_0_6z };
  assign celloutsig_0_57z = { celloutsig_0_41z[15], celloutsig_0_41z[20], celloutsig_0_41z[18], celloutsig_0_41z[12], celloutsig_0_39z, celloutsig_0_16z, celloutsig_0_11z } >= { celloutsig_0_27z[10:2], celloutsig_0_6z, celloutsig_0_52z, celloutsig_0_40z };
  assign celloutsig_0_58z = { _05_[7:2], celloutsig_0_44z } >= { celloutsig_0_55z, celloutsig_0_9z[5:2], celloutsig_0_9z[2], celloutsig_0_9z[3] };
  assign celloutsig_1_1z = in_data[136:111] >= { in_data[183:166], _03_, _01_, _06_[1:0], _03_, _01_, _06_[1:0] };
  assign celloutsig_0_7z = celloutsig_0_1z[3:1] >= { celloutsig_0_4z[4], celloutsig_0_4z[4], celloutsig_0_5z };
  assign celloutsig_1_12z = celloutsig_1_2z[6:1] >= { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_24z = celloutsig_0_1z[8:1] >= { celloutsig_0_3z[10:4], celloutsig_0_20z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } * { in_data[34:15], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_3z[6:4], celloutsig_0_6z } * in_data[72:69];
  assign celloutsig_0_34z = ~ { in_data[88:84], celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_0_35z = ~ { celloutsig_0_12z[12:10], celloutsig_0_6z };
  assign celloutsig_0_10z = ~ { celloutsig_0_4z[9:4], celloutsig_0_8z };
  assign celloutsig_0_1z = ~ in_data[37:29];
  assign celloutsig_0_18z = ~ celloutsig_0_1z[7:3];
  assign celloutsig_0_22z = ~ celloutsig_0_19z[3:1];
  assign celloutsig_0_33z = { celloutsig_0_27z[11:8], celloutsig_0_7z, celloutsig_0_6z } | { celloutsig_0_1z[7:3], celloutsig_0_0z };
  assign celloutsig_0_39z = celloutsig_0_36z | { celloutsig_0_36z[3:2], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_51z = { celloutsig_0_4z[9:3], celloutsig_0_24z, celloutsig_0_9z[5:2], celloutsig_0_9z[2], celloutsig_0_9z[3], celloutsig_0_9z[5:2], celloutsig_0_9z[2], celloutsig_0_9z[3], celloutsig_0_35z, celloutsig_0_38z } | { in_data[59:39], celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_1_4z = ~^ { _07_, celloutsig_1_1z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_15z = ~^ celloutsig_0_1z[5:1];
  assign celloutsig_0_31z = ~^ { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z } << { celloutsig_0_4z[11:3], celloutsig_0_4z[4], celloutsig_0_4z[4:3], celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_22z[1], celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_0z } << { in_data[91], celloutsig_0_4z[11:3], celloutsig_0_4z[4], celloutsig_0_4z[4:3] };
  assign celloutsig_1_2z = { in_data[155], celloutsig_1_1z, _03_, _01_, _06_[1:0], _03_, _01_, _06_[1:0], celloutsig_1_1z } >>> in_data[111:101];
  assign celloutsig_1_10z = { _01_, _06_[1], celloutsig_1_8z, celloutsig_1_9z } >>> { celloutsig_1_7z[4:2], celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_2z } >>> { _08_[5:2], _03_, _01_, _06_[1:0], celloutsig_1_10z };
  assign celloutsig_0_14z = { celloutsig_0_3z[19:6], celloutsig_0_1z } >>> { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_36z = _09_[5:0] - { celloutsig_0_4z[5:3], celloutsig_0_4z[4], celloutsig_0_4z[4:3] };
  assign celloutsig_1_7z = { _03_, _01_, _06_[1:0], _03_, _01_, _06_[1:0], celloutsig_1_2z, _07_, celloutsig_1_4z } - { celloutsig_1_2z, celloutsig_1_6z, _07_, _03_, _01_, _06_[1:0], _03_, _01_, _06_[1:0] };
  assign celloutsig_1_8z = ~((_07_[5] & _07_[1]) | (celloutsig_1_6z & celloutsig_1_5z));
  assign celloutsig_1_14z = ~((celloutsig_1_8z & celloutsig_1_6z) | (_07_[6] & _07_[7]));
  assign celloutsig_1_16z = ~((celloutsig_1_13z[11] & celloutsig_1_5z) | (celloutsig_1_12z & celloutsig_1_14z));
  assign celloutsig_0_11z = ~((celloutsig_0_8z & celloutsig_0_5z) | (celloutsig_0_1z[4] & celloutsig_0_7z));
  assign celloutsig_0_26z = ~((celloutsig_0_23z[0] & in_data[32]) | (celloutsig_0_21z & celloutsig_0_25z));
  assign { celloutsig_0_4z[11:5], celloutsig_0_4z[3], celloutsig_0_4z[4] } = ~ { celloutsig_0_3z[19:13], celloutsig_0_2z, celloutsig_0_0z };
  assign { celloutsig_0_9z[2], celloutsig_0_9z[5:3] } = ~ { celloutsig_0_6z, celloutsig_0_3z[15:14], celloutsig_0_2z };
  assign { celloutsig_0_41z[6:0], celloutsig_0_41z[18], celloutsig_0_41z[20:19], celloutsig_0_41z[17:15], celloutsig_0_41z[11:7], celloutsig_0_41z[12] } = ~ { celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_0z };
  assign _06_[3:2] = { _03_, _01_ };
  assign _08_[1] = _00_;
  assign _09_[11] = _02_;
  assign celloutsig_0_41z[14:13] = { celloutsig_0_41z[20], celloutsig_0_41z[18] };
  assign celloutsig_0_4z[2:0] = { celloutsig_0_4z[4], celloutsig_0_4z[4:3] };
  assign celloutsig_0_9z[1:0] = { celloutsig_0_9z[2], celloutsig_0_9z[3] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
