



connect_debug_port u_ila_1/probe24 [get_nets [list jadepix_ctrl/APLSE]]
connect_debug_port u_ila_1/probe36 [get_nets [list jadepix_ctrl/DPLSE]]
connect_debug_port u_ila_1/probe40 [get_nets [list jadepix_ctrl/GSHUTTER]]
connect_debug_port u_ila_1/probe45 [get_nets [list ipbus_payload/slave3/MATRIX_GRST]]
connect_debug_port u_ila_1/probe52 [get_nets [list jadepix_ctrl/rs_stop]]


connect_debug_port u_ila_1/probe46 [get_nets [list jadepix_ctrl/n_0_0]]
connect_debug_port u_ila_1/probe47 [get_nets [list jadepix_ctrl/n_0_1]]
connect_debug_port u_ila_1/probe48 [get_nets [list jadepix_ctrl/n_0_2]]
connect_debug_port u_ila_1/probe49 [get_nets [list jadepix_ctrl/n_0_3]]
connect_debug_port u_ila_1/probe50 [get_nets [list jadepix_ctrl/n_0_4]]
connect_debug_port u_ila_1/probe51 [get_nets [list jadepix_ctrl/n_0_5]]
connect_debug_port u_ila_1/probe52 [get_nets [list jadepix_ctrl/n_0_6]]
connect_debug_port u_ila_1/probe53 [get_nets [list jadepix_ctrl/n_0_7]]
connect_debug_port u_ila_1/probe54 [get_nets [list jadepix_ctrl/n_0_8]]
connect_debug_port u_ila_1/probe55 [get_nets [list jadepix_ctrl/n_0_9]]
connect_debug_port u_ila_1/probe56 [get_nets [list jadepix_ctrl/n_0_10]]
connect_debug_port u_ila_1/probe57 [get_nets [list jadepix_ctrl/n_0_11]]
connect_debug_port u_ila_1/probe58 [get_nets [list jadepix_ctrl/n_0_12]]
connect_debug_port u_ila_1/probe59 [get_nets [list jadepix_ctrl/n_0_13]]
connect_debug_port u_ila_1/probe60 [get_nets [list jadepix_ctrl/n_0_14]]
connect_debug_port u_ila_1/probe61 [get_nets [list jadepix_ctrl/n_0_15]]
connect_debug_port u_ila_1/probe62 [get_nets [list jadepix_ctrl/n_0_16]]
connect_debug_port u_ila_1/probe63 [get_nets [list jadepix_ctrl/n_0_17]]
connect_debug_port u_ila_1/probe64 [get_nets [list jadepix_ctrl/n_0_18]]
connect_debug_port u_ila_1/probe65 [get_nets [list jadepix_ctrl/n_0_19]]
connect_debug_port u_ila_1/probe66 [get_nets [list jadepix_ctrl/n_0_20]]
connect_debug_port u_ila_1/probe67 [get_nets [list jadepix_ctrl/n_0_21]]
connect_debug_port u_ila_1/probe68 [get_nets [list jadepix_ctrl/n_0_22]]
connect_debug_port u_ila_1/probe69 [get_nets [list jadepix_ctrl/n_0_23]]
connect_debug_port u_ila_1/probe70 [get_nets [list jadepix_ctrl/n_0_24]]
connect_debug_port u_ila_1/probe71 [get_nets [list jadepix_ctrl/n_0_25]]
connect_debug_port u_ila_1/probe72 [get_nets [list jadepix_ctrl/n_0_26]]
connect_debug_port u_ila_1/probe73 [get_nets [list jadepix_ctrl/n_0_27]]
connect_debug_port u_ila_1/probe74 [get_nets [list jadepix_ctrl/n_0_28]]
connect_debug_port u_ila_1/probe75 [get_nets [list jadepix_ctrl/n_0_29]]
connect_debug_port u_ila_1/probe76 [get_nets [list jadepix_ctrl/n_0_30]]
connect_debug_port u_ila_1/probe77 [get_nets [list jadepix_ctrl/n_0_31]]





connect_debug_port u_ila_1/probe46 [get_nets [list ipbus_payload/slave3/LOAD]]

connect_debug_port u_ila_1/probe45 [get_nets [list ipbus_payload/LOAD]]
connect_debug_port u_ila_2/probe3 [get_nets [list {ipbus_payload/ss[0]}]]

connect_debug_port u_ila_1/probe3 [get_nets [list {jadepix_ctrl/state_reg[0]} {jadepix_ctrl/state_reg[1]} {jadepix_ctrl/state_reg[2]} {jadepix_ctrl/state_reg[3]} {jadepix_ctrl/state_reg[4]}]]
connect_debug_port u_ila_1/probe4 [get_nets [list {jadepix_ctrl/state_next[0]} {jadepix_ctrl/state_next[1]} {jadepix_ctrl/state_next[2]} {jadepix_ctrl/state_next[3]} {jadepix_ctrl/state_next[4]}]]
connect_debug_port u_ila_1/probe5 [get_nets [list {jadepix_ctrl/rs_frame_num_set[0]} {jadepix_ctrl/rs_frame_num_set[1]} {jadepix_ctrl/rs_frame_num_set[2]} {jadepix_ctrl/rs_frame_num_set[3]} {jadepix_ctrl/rs_frame_num_set[4]} {jadepix_ctrl/rs_frame_num_set[5]} {jadepix_ctrl/rs_frame_num_set[6]} {jadepix_ctrl/rs_frame_num_set[7]} {jadepix_ctrl/rs_frame_num_set[8]} {jadepix_ctrl/rs_frame_num_set[9]} {jadepix_ctrl/rs_frame_num_set[10]} {jadepix_ctrl/rs_frame_num_set[11]} {jadepix_ctrl/rs_frame_num_set[12]} {jadepix_ctrl/rs_frame_num_set[13]} {jadepix_ctrl/rs_frame_num_set[14]} {jadepix_ctrl/rs_frame_num_set[15]} {jadepix_ctrl/rs_frame_num_set[16]} {jadepix_ctrl/rs_frame_num_set[17]} {jadepix_ctrl/rs_frame_num_set[18]} {jadepix_ctrl/rs_frame_num_set[19]} {jadepix_ctrl/rs_frame_num_set[20]} {jadepix_ctrl/rs_frame_num_set[21]} {jadepix_ctrl/rs_frame_num_set[22]} {jadepix_ctrl/rs_frame_num_set[23]} {jadepix_ctrl/rs_frame_num_set[24]} {jadepix_ctrl/rs_frame_num_set[25]} {jadepix_ctrl/rs_frame_num_set[26]} {jadepix_ctrl/rs_frame_num_set[27]} {jadepix_ctrl/rs_frame_num_set[28]} {jadepix_ctrl/rs_frame_num_set[29]} {jadepix_ctrl/rs_frame_num_set[30]} {jadepix_ctrl/rs_frame_num_set[31]}]]
connect_debug_port u_ila_1/probe6 [get_nets [list {jadepix_ctrl/rs_frame_cnt[0]} {jadepix_ctrl/rs_frame_cnt[1]} {jadepix_ctrl/rs_frame_cnt[2]} {jadepix_ctrl/rs_frame_cnt[3]} {jadepix_ctrl/rs_frame_cnt[4]} {jadepix_ctrl/rs_frame_cnt[5]} {jadepix_ctrl/rs_frame_cnt[6]} {jadepix_ctrl/rs_frame_cnt[7]} {jadepix_ctrl/rs_frame_cnt[8]} {jadepix_ctrl/rs_frame_cnt[9]} {jadepix_ctrl/rs_frame_cnt[10]} {jadepix_ctrl/rs_frame_cnt[11]} {jadepix_ctrl/rs_frame_cnt[12]} {jadepix_ctrl/rs_frame_cnt[13]} {jadepix_ctrl/rs_frame_cnt[14]} {jadepix_ctrl/rs_frame_cnt[15]} {jadepix_ctrl/rs_frame_cnt[16]} {jadepix_ctrl/rs_frame_cnt[17]} {jadepix_ctrl/rs_frame_cnt[18]} {jadepix_ctrl/rs_frame_cnt[19]} {jadepix_ctrl/rs_frame_cnt[20]} {jadepix_ctrl/rs_frame_cnt[21]} {jadepix_ctrl/rs_frame_cnt[22]} {jadepix_ctrl/rs_frame_cnt[23]} {jadepix_ctrl/rs_frame_cnt[24]} {jadepix_ctrl/rs_frame_cnt[25]} {jadepix_ctrl/rs_frame_cnt[26]} {jadepix_ctrl/rs_frame_cnt[27]} {jadepix_ctrl/rs_frame_cnt[28]} {jadepix_ctrl/rs_frame_cnt[29]} {jadepix_ctrl/rs_frame_cnt[30]}]]
connect_debug_port u_ila_1/probe7 [get_nets [list {jadepix_ctrl/rs_cnt[0]} {jadepix_ctrl/rs_cnt[1]} {jadepix_ctrl/rs_cnt[2]} {jadepix_ctrl/rs_cnt[3]} {jadepix_ctrl/rs_cnt[4]}]]
connect_debug_port u_ila_1/probe8 [get_nets [list {jadepix_ctrl/pix_cnt[0]} {jadepix_ctrl/pix_cnt[1]} {jadepix_ctrl/pix_cnt[2]} {jadepix_ctrl/pix_cnt[3]} {jadepix_ctrl/pix_cnt[4]} {jadepix_ctrl/pix_cnt[5]} {jadepix_ctrl/pix_cnt[6]} {jadepix_ctrl/pix_cnt[7]} {jadepix_ctrl/pix_cnt[8]} {jadepix_ctrl/pix_cnt[9]} {jadepix_ctrl/pix_cnt[10]} {jadepix_ctrl/pix_cnt[11]} {jadepix_ctrl/pix_cnt[12]} {jadepix_ctrl/pix_cnt[13]} {jadepix_ctrl/pix_cnt[14]} {jadepix_ctrl/pix_cnt[15]} {jadepix_ctrl/pix_cnt[16]}]]
connect_debug_port u_ila_1/probe9 [get_nets [list {jadepix_ctrl/hitmap_num[0]} {jadepix_ctrl/hitmap_num[1]} {jadepix_ctrl/hitmap_num[2]} {jadepix_ctrl/hitmap_num[3]}]]
connect_debug_port u_ila_1/probe10 [get_nets [list {jadepix_ctrl/gs_width_counter[0]} {jadepix_ctrl/gs_width_counter[1]} {jadepix_ctrl/gs_width_counter[2]} {jadepix_ctrl/gs_width_counter[3]} {jadepix_ctrl/gs_width_counter[4]} {jadepix_ctrl/gs_width_counter[5]} {jadepix_ctrl/gs_width_counter[6]} {jadepix_ctrl/gs_width_counter[7]} {jadepix_ctrl/gs_width_counter[8]} {jadepix_ctrl/gs_width_counter[9]} {jadepix_ctrl/gs_width_counter[10]} {jadepix_ctrl/gs_width_counter[11]} {jadepix_ctrl/gs_width_counter[12]} {jadepix_ctrl/gs_width_counter[13]} {jadepix_ctrl/gs_width_counter[14]} {jadepix_ctrl/gs_width_counter[15]} {jadepix_ctrl/gs_width_counter[16]} {jadepix_ctrl/gs_width_counter[17]} {jadepix_ctrl/gs_width_counter[18]} {jadepix_ctrl/gs_width_counter[19]} {jadepix_ctrl/gs_width_counter[20]} {jadepix_ctrl/gs_width_counter[21]} {jadepix_ctrl/gs_width_counter[22]} {jadepix_ctrl/gs_width_counter[23]} {jadepix_ctrl/gs_width_counter[24]} {jadepix_ctrl/gs_width_counter[25]} {jadepix_ctrl/gs_width_counter[26]} {jadepix_ctrl/gs_width_counter[27]} {jadepix_ctrl/gs_width_counter[28]} {jadepix_ctrl/gs_width_counter[29]} {jadepix_ctrl/gs_width_counter[30]} {jadepix_ctrl/gs_width_counter[31]} {jadepix_ctrl/gs_width_counter[32]} {jadepix_ctrl/gs_width_counter[33]}]]
connect_debug_port u_ila_1/probe11 [get_nets [list {jadepix_ctrl/gs_pulse_width_cnt_low[0]} {jadepix_ctrl/gs_pulse_width_cnt_low[1]} {jadepix_ctrl/gs_pulse_width_cnt_low[2]} {jadepix_ctrl/gs_pulse_width_cnt_low[3]} {jadepix_ctrl/gs_pulse_width_cnt_low[4]} {jadepix_ctrl/gs_pulse_width_cnt_low[5]} {jadepix_ctrl/gs_pulse_width_cnt_low[6]} {jadepix_ctrl/gs_pulse_width_cnt_low[7]} {jadepix_ctrl/gs_pulse_width_cnt_low[8]} {jadepix_ctrl/gs_pulse_width_cnt_low[9]} {jadepix_ctrl/gs_pulse_width_cnt_low[10]} {jadepix_ctrl/gs_pulse_width_cnt_low[11]} {jadepix_ctrl/gs_pulse_width_cnt_low[12]} {jadepix_ctrl/gs_pulse_width_cnt_low[13]} {jadepix_ctrl/gs_pulse_width_cnt_low[14]} {jadepix_ctrl/gs_pulse_width_cnt_low[15]} {jadepix_ctrl/gs_pulse_width_cnt_low[16]} {jadepix_ctrl/gs_pulse_width_cnt_low[17]} {jadepix_ctrl/gs_pulse_width_cnt_low[18]} {jadepix_ctrl/gs_pulse_width_cnt_low[19]} {jadepix_ctrl/gs_pulse_width_cnt_low[20]} {jadepix_ctrl/gs_pulse_width_cnt_low[21]} {jadepix_ctrl/gs_pulse_width_cnt_low[22]} {jadepix_ctrl/gs_pulse_width_cnt_low[23]} {jadepix_ctrl/gs_pulse_width_cnt_low[24]} {jadepix_ctrl/gs_pulse_width_cnt_low[25]} {jadepix_ctrl/gs_pulse_width_cnt_low[26]} {jadepix_ctrl/gs_pulse_width_cnt_low[27]} {jadepix_ctrl/gs_pulse_width_cnt_low[28]} {jadepix_ctrl/gs_pulse_width_cnt_low[29]} {jadepix_ctrl/gs_pulse_width_cnt_low[30]} {jadepix_ctrl/gs_pulse_width_cnt_low[31]}]]
connect_debug_port u_ila_1/probe12 [get_nets [list {jadepix_ctrl/gs_pulse_width_cnt_high[0]} {jadepix_ctrl/gs_pulse_width_cnt_high[1]}]]
connect_debug_port u_ila_1/probe13 [get_nets [list {jadepix_ctrl/gs_pulse_delay_counter[0]} {jadepix_ctrl/gs_pulse_delay_counter[1]} {jadepix_ctrl/gs_pulse_delay_counter[2]} {jadepix_ctrl/gs_pulse_delay_counter[3]} {jadepix_ctrl/gs_pulse_delay_counter[4]} {jadepix_ctrl/gs_pulse_delay_counter[5]} {jadepix_ctrl/gs_pulse_delay_counter[6]} {jadepix_ctrl/gs_pulse_delay_counter[7]} {jadepix_ctrl/gs_pulse_delay_counter[8]}]]
connect_debug_port u_ila_1/probe14 [get_nets [list {jadepix_ctrl/gs_pulse_delay_cnt[0]} {jadepix_ctrl/gs_pulse_delay_cnt[1]} {jadepix_ctrl/gs_pulse_delay_cnt[2]} {jadepix_ctrl/gs_pulse_delay_cnt[3]} {jadepix_ctrl/gs_pulse_delay_cnt[4]} {jadepix_ctrl/gs_pulse_delay_cnt[5]} {jadepix_ctrl/gs_pulse_delay_cnt[6]} {jadepix_ctrl/gs_pulse_delay_cnt[7]} {jadepix_ctrl/gs_pulse_delay_cnt[8]}]]
connect_debug_port u_ila_1/probe15 [get_nets [list {jadepix_ctrl/gs_pulse_deassert_counter[0]} {jadepix_ctrl/gs_pulse_deassert_counter[1]} {jadepix_ctrl/gs_pulse_deassert_counter[2]} {jadepix_ctrl/gs_pulse_deassert_counter[3]} {jadepix_ctrl/gs_pulse_deassert_counter[4]} {jadepix_ctrl/gs_pulse_deassert_counter[5]} {jadepix_ctrl/gs_pulse_deassert_counter[6]} {jadepix_ctrl/gs_pulse_deassert_counter[7]} {jadepix_ctrl/gs_pulse_deassert_counter[8]}]]
connect_debug_port u_ila_1/probe16 [get_nets [list {jadepix_ctrl/gs_pulse_deassert_cnt[0]} {jadepix_ctrl/gs_pulse_deassert_cnt[1]} {jadepix_ctrl/gs_pulse_deassert_cnt[2]} {jadepix_ctrl/gs_pulse_deassert_cnt[3]} {jadepix_ctrl/gs_pulse_deassert_cnt[4]} {jadepix_ctrl/gs_pulse_deassert_cnt[5]} {jadepix_ctrl/gs_pulse_deassert_cnt[6]} {jadepix_ctrl/gs_pulse_deassert_cnt[7]} {jadepix_ctrl/gs_pulse_deassert_cnt[8]}]]
connect_debug_port u_ila_1/probe17 [get_nets [list {jadepix_ctrl/gs_deassert_counter[0]} {jadepix_ctrl/gs_deassert_counter[1]} {jadepix_ctrl/gs_deassert_counter[2]} {jadepix_ctrl/gs_deassert_counter[3]} {jadepix_ctrl/gs_deassert_counter[4]} {jadepix_ctrl/gs_deassert_counter[5]} {jadepix_ctrl/gs_deassert_counter[6]} {jadepix_ctrl/gs_deassert_counter[7]} {jadepix_ctrl/gs_deassert_counter[8]}]]
connect_debug_port u_ila_1/probe18 [get_nets [list {jadepix_ctrl/gs_deassert_cnt[0]} {jadepix_ctrl/gs_deassert_cnt[1]} {jadepix_ctrl/gs_deassert_cnt[2]} {jadepix_ctrl/gs_deassert_cnt[3]} {jadepix_ctrl/gs_deassert_cnt[4]} {jadepix_ctrl/gs_deassert_cnt[5]} {jadepix_ctrl/gs_deassert_cnt[6]} {jadepix_ctrl/gs_deassert_cnt[7]} {jadepix_ctrl/gs_deassert_cnt[8]}]]
connect_debug_port u_ila_1/probe19 [get_nets [list {jadepix_ctrl/cfg_sync[din][0]} {jadepix_ctrl/cfg_sync[din][1]} {jadepix_ctrl/cfg_sync[din][2]}]]
connect_debug_port u_ila_1/probe20 [get_nets [list {jadepix_ctrl/gs_col[0]} {jadepix_ctrl/gs_col[1]} {jadepix_ctrl/gs_col[2]} {jadepix_ctrl/gs_col[3]} {jadepix_ctrl/gs_col[4]} {jadepix_ctrl/gs_col[5]} {jadepix_ctrl/gs_col[6]} {jadepix_ctrl/gs_col[7]} {jadepix_ctrl/gs_col[8]}]]
connect_debug_port u_ila_1/probe21 [get_nets [list {jadepix_ctrl/cfg_fifo_count[0]} {jadepix_ctrl/cfg_fifo_count[1]} {jadepix_ctrl/cfg_fifo_count[2]} {jadepix_ctrl/cfg_fifo_count[3]} {jadepix_ctrl/cfg_fifo_count[4]} {jadepix_ctrl/cfg_fifo_count[5]} {jadepix_ctrl/cfg_fifo_count[6]} {jadepix_ctrl/cfg_fifo_count[7]} {jadepix_ctrl/cfg_fifo_count[8]} {jadepix_ctrl/cfg_fifo_count[9]} {jadepix_ctrl/cfg_fifo_count[10]} {jadepix_ctrl/cfg_fifo_count[11]} {jadepix_ctrl/cfg_fifo_count[12]} {jadepix_ctrl/cfg_fifo_count[13]} {jadepix_ctrl/cfg_fifo_count[14]} {jadepix_ctrl/cfg_fifo_count[15]} {jadepix_ctrl/cfg_fifo_count[16]}]]
connect_debug_port u_ila_1/probe22 [get_nets [list {jadepix_ctrl/cfg_dout[0]} {jadepix_ctrl/cfg_dout[1]} {jadepix_ctrl/cfg_dout[2]}]]
connect_debug_port u_ila_1/probe23 [get_nets [list {jadepix_ctrl/cfg_cnt[0]} {jadepix_ctrl/cfg_cnt[1]} {jadepix_ctrl/cfg_cnt[2]} {jadepix_ctrl/cfg_cnt[3]} {jadepix_ctrl/cfg_cnt[4]}]]
connect_debug_port u_ila_1/probe24 [get_nets [list {jadepix_ctrl/RA[0]} {jadepix_ctrl/RA[1]} {jadepix_ctrl/RA[2]} {jadepix_ctrl/RA[3]} {jadepix_ctrl/RA[4]} {jadepix_ctrl/RA[5]} {jadepix_ctrl/RA[6]} {jadepix_ctrl/RA[7]} {jadepix_ctrl/RA[8]}]]
connect_debug_port u_ila_1/probe25 [get_nets [list {jadepix_ctrl/CA[0]} {jadepix_ctrl/CA[1]} {jadepix_ctrl/CA[2]} {jadepix_ctrl/CA[3]} {jadepix_ctrl/CA[4]} {jadepix_ctrl/CA[5]} {jadepix_ctrl/CA[6]} {jadepix_ctrl/CA[7]} {jadepix_ctrl/CA[8]}]]
connect_debug_port u_ila_1/probe26 [get_nets [list jadepix_ctrl/aplse_gs]]
connect_debug_port u_ila_1/probe27 [get_nets [list jadepix_ctrl/CA_EN]]
connect_debug_port u_ila_1/probe28 [get_nets [list jadepix_ctrl/cfg_busy]]
connect_debug_port u_ila_1/probe29 [get_nets [list jadepix_ctrl/cfg_dout_valid]]
connect_debug_port u_ila_1/probe30 [get_nets [list jadepix_ctrl/cfg_fifo_empty]]
connect_debug_port u_ila_1/probe31 [get_nets [list jadepix_ctrl/cfg_fifo_pfull]]
connect_debug_port u_ila_1/probe32 [get_nets [list jadepix_ctrl/cfg_rd_en]]
connect_debug_port u_ila_1/probe33 [get_nets [list jadepix_ctrl/cfg_start]]
connect_debug_port u_ila_1/probe34 [get_nets [list {jadepix_ctrl/cfg_sync[wr_en]}]]
connect_debug_port u_ila_1/probe35 [get_nets [list jadepix_ctrl/CON_DATA]]
connect_debug_port u_ila_1/probe36 [get_nets [list jadepix_ctrl/CON_SELM]]
connect_debug_port u_ila_1/probe37 [get_nets [list jadepix_ctrl/CON_SELP]]
connect_debug_port u_ila_1/probe38 [get_nets [list jadepix_ctrl/dplse_gs]]
connect_debug_port u_ila_1/probe39 [get_nets [list jadepix_ctrl/fifo_rst]]
connect_debug_port u_ila_1/probe40 [get_nets [list jadepix_ctrl/gs_sel_pulse]]
connect_debug_port u_ila_1/probe41 [get_nets [list jadepix_ctrl/gs_start]]
connect_debug_port u_ila_1/probe42 [get_nets [list jadepix_ctrl/gshutter_gs]]
connect_debug_port u_ila_1/probe43 [get_nets [list jadepix_ctrl/HIT_RST]]
connect_debug_port u_ila_1/probe48 [get_nets [list jadepix_ctrl/pulse_out]]
connect_debug_port u_ila_1/probe49 [get_nets [list jadepix_ctrl/RA_EN]]
connect_debug_port u_ila_1/probe50 [get_nets [list jadepix_ctrl/RD_EN]]
connect_debug_port u_ila_1/probe51 [get_nets [list jadepix_ctrl/rs_busy]]
connect_debug_port u_ila_1/probe52 [get_nets [list jadepix_ctrl/rs_start]]
connect_debug_port u_ila_2/probe1 [get_nets [list {ipbus_payload/slave2/spi/shift/rx_bit_pos[0]} {ipbus_payload/slave2/spi/shift/rx_bit_pos[1]} {ipbus_payload/slave2/spi/shift/rx_bit_pos[2]} {ipbus_payload/slave2/spi/shift/rx_bit_pos[3]} {ipbus_payload/slave2/spi/shift/rx_bit_pos[4]} {ipbus_payload/slave2/spi/shift/rx_bit_pos[5]} {ipbus_payload/slave2/spi/shift/rx_bit_pos[6]} {ipbus_payload/slave2/spi/shift/rx_bit_pos[7]} {ipbus_payload/slave2/spi/shift/rx_bit_pos[8]}]]
connect_debug_port u_ila_2/probe2 [get_nets [list {ipbus_payload/slave2/spi/shift/tx_bit_pos[0]} {ipbus_payload/slave2/spi/shift/tx_bit_pos[1]} {ipbus_payload/slave2/spi/shift/tx_bit_pos[2]} {ipbus_payload/slave2/spi/shift/tx_bit_pos[3]} {ipbus_payload/slave2/spi/shift/tx_bit_pos[4]} {ipbus_payload/slave2/spi/shift/tx_bit_pos[5]} {ipbus_payload/slave2/spi/shift/tx_bit_pos[6]} {ipbus_payload/slave2/spi/shift/tx_bit_pos[7]} {ipbus_payload/slave2/spi/shift/tx_bit_pos[8]}]]
connect_debug_port u_ila_2/probe3 [get_nets [list {ipbus_payload/slave2/spi/shift/data[0]} {ipbus_payload/slave2/spi/shift/data[1]} {ipbus_payload/slave2/spi/shift/data[2]} {ipbus_payload/slave2/spi/shift/data[3]} {ipbus_payload/slave2/spi/shift/data[4]} {ipbus_payload/slave2/spi/shift/data[5]} {ipbus_payload/slave2/spi/shift/data[6]} {ipbus_payload/slave2/spi/shift/data[7]} {ipbus_payload/slave2/spi/shift/data[8]} {ipbus_payload/slave2/spi/shift/data[9]} {ipbus_payload/slave2/spi/shift/data[10]} {ipbus_payload/slave2/spi/shift/data[11]} {ipbus_payload/slave2/spi/shift/data[12]} {ipbus_payload/slave2/spi/shift/data[13]} {ipbus_payload/slave2/spi/shift/data[14]} {ipbus_payload/slave2/spi/shift/data[15]} {ipbus_payload/slave2/spi/shift/data[16]} {ipbus_payload/slave2/spi/shift/data[17]} {ipbus_payload/slave2/spi/shift/data[18]} {ipbus_payload/slave2/spi/shift/data[19]} {ipbus_payload/slave2/spi/shift/data[20]} {ipbus_payload/slave2/spi/shift/data[21]} {ipbus_payload/slave2/spi/shift/data[22]} {ipbus_payload/slave2/spi/shift/data[23]} {ipbus_payload/slave2/spi/shift/data[24]} {ipbus_payload/slave2/spi/shift/data[25]} {ipbus_payload/slave2/spi/shift/data[26]} {ipbus_payload/slave2/spi/shift/data[27]} {ipbus_payload/slave2/spi/shift/data[28]} {ipbus_payload/slave2/spi/shift/data[29]} {ipbus_payload/slave2/spi/shift/data[30]} {ipbus_payload/slave2/spi/shift/data[31]} {ipbus_payload/slave2/spi/shift/data[32]} {ipbus_payload/slave2/spi/shift/data[33]} {ipbus_payload/slave2/spi/shift/data[34]} {ipbus_payload/slave2/spi/shift/data[35]} {ipbus_payload/slave2/spi/shift/data[36]} {ipbus_payload/slave2/spi/shift/data[37]} {ipbus_payload/slave2/spi/shift/data[38]} {ipbus_payload/slave2/spi/shift/data[39]} {ipbus_payload/slave2/spi/shift/data[40]} {ipbus_payload/slave2/spi/shift/data[41]} {ipbus_payload/slave2/spi/shift/data[42]} {ipbus_payload/slave2/spi/shift/data[43]} {ipbus_payload/slave2/spi/shift/data[44]} {ipbus_payload/slave2/spi/shift/data[45]} {ipbus_payload/slave2/spi/shift/data[46]} {ipbus_payload/slave2/spi/shift/data[47]} {ipbus_payload/slave2/spi/shift/data[48]} {ipbus_payload/slave2/spi/shift/data[49]} {ipbus_payload/slave2/spi/shift/data[50]} {ipbus_payload/slave2/spi/shift/data[51]} {ipbus_payload/slave2/spi/shift/data[52]} {ipbus_payload/slave2/spi/shift/data[53]} {ipbus_payload/slave2/spi/shift/data[54]} {ipbus_payload/slave2/spi/shift/data[55]} {ipbus_payload/slave2/spi/shift/data[56]} {ipbus_payload/slave2/spi/shift/data[57]} {ipbus_payload/slave2/spi/shift/data[58]} {ipbus_payload/slave2/spi/shift/data[59]} {ipbus_payload/slave2/spi/shift/data[60]} {ipbus_payload/slave2/spi/shift/data[61]} {ipbus_payload/slave2/spi/shift/data[62]} {ipbus_payload/slave2/spi/shift/data[63]} {ipbus_payload/slave2/spi/shift/data[64]} {ipbus_payload/slave2/spi/shift/data[65]} {ipbus_payload/slave2/spi/shift/data[66]} {ipbus_payload/slave2/spi/shift/data[67]} {ipbus_payload/slave2/spi/shift/data[68]} {ipbus_payload/slave2/spi/shift/data[69]} {ipbus_payload/slave2/spi/shift/data[70]} {ipbus_payload/slave2/spi/shift/data[71]} {ipbus_payload/slave2/spi/shift/data[72]} {ipbus_payload/slave2/spi/shift/data[73]} {ipbus_payload/slave2/spi/shift/data[74]} {ipbus_payload/slave2/spi/shift/data[75]} {ipbus_payload/slave2/spi/shift/data[76]} {ipbus_payload/slave2/spi/shift/data[77]} {ipbus_payload/slave2/spi/shift/data[78]} {ipbus_payload/slave2/spi/shift/data[79]} {ipbus_payload/slave2/spi/shift/data[80]} {ipbus_payload/slave2/spi/shift/data[81]} {ipbus_payload/slave2/spi/shift/data[82]} {ipbus_payload/slave2/spi/shift/data[83]} {ipbus_payload/slave2/spi/shift/data[84]} {ipbus_payload/slave2/spi/shift/data[85]} {ipbus_payload/slave2/spi/shift/data[86]} {ipbus_payload/slave2/spi/shift/data[87]} {ipbus_payload/slave2/spi/shift/data[88]} {ipbus_payload/slave2/spi/shift/data[89]} {ipbus_payload/slave2/spi/shift/data[90]} {ipbus_payload/slave2/spi/shift/data[91]} {ipbus_payload/slave2/spi/shift/data[92]} {ipbus_payload/slave2/spi/shift/data[93]} {ipbus_payload/slave2/spi/shift/data[94]} {ipbus_payload/slave2/spi/shift/data[95]} {ipbus_payload/slave2/spi/shift/data[96]} {ipbus_payload/slave2/spi/shift/data[97]} {ipbus_payload/slave2/spi/shift/data[98]} {ipbus_payload/slave2/spi/shift/data[99]} {ipbus_payload/slave2/spi/shift/data[100]} {ipbus_payload/slave2/spi/shift/data[101]} {ipbus_payload/slave2/spi/shift/data[102]} {ipbus_payload/slave2/spi/shift/data[103]} {ipbus_payload/slave2/spi/shift/data[104]} {ipbus_payload/slave2/spi/shift/data[105]} {ipbus_payload/slave2/spi/shift/data[106]} {ipbus_payload/slave2/spi/shift/data[107]} {ipbus_payload/slave2/spi/shift/data[108]} {ipbus_payload/slave2/spi/shift/data[109]} {ipbus_payload/slave2/spi/shift/data[110]} {ipbus_payload/slave2/spi/shift/data[111]} {ipbus_payload/slave2/spi/shift/data[112]} {ipbus_payload/slave2/spi/shift/data[113]} {ipbus_payload/slave2/spi/shift/data[114]} {ipbus_payload/slave2/spi/shift/data[115]} {ipbus_payload/slave2/spi/shift/data[116]} {ipbus_payload/slave2/spi/shift/data[117]} {ipbus_payload/slave2/spi/shift/data[118]} {ipbus_payload/slave2/spi/shift/data[119]} {ipbus_payload/slave2/spi/shift/data[120]} {ipbus_payload/slave2/spi/shift/data[121]} {ipbus_payload/slave2/spi/shift/data[122]} {ipbus_payload/slave2/spi/shift/data[123]} {ipbus_payload/slave2/spi/shift/data[124]} {ipbus_payload/slave2/spi/shift/data[125]} {ipbus_payload/slave2/spi/shift/data[126]} {ipbus_payload/slave2/spi/shift/data[127]} {ipbus_payload/slave2/spi/shift/data[128]} {ipbus_payload/slave2/spi/shift/data[129]} {ipbus_payload/slave2/spi/shift/data[130]} {ipbus_payload/slave2/spi/shift/data[131]} {ipbus_payload/slave2/spi/shift/data[132]} {ipbus_payload/slave2/spi/shift/data[133]} {ipbus_payload/slave2/spi/shift/data[134]} {ipbus_payload/slave2/spi/shift/data[135]} {ipbus_payload/slave2/spi/shift/data[136]} {ipbus_payload/slave2/spi/shift/data[137]} {ipbus_payload/slave2/spi/shift/data[138]} {ipbus_payload/slave2/spi/shift/data[139]} {ipbus_payload/slave2/spi/shift/data[140]} {ipbus_payload/slave2/spi/shift/data[141]} {ipbus_payload/slave2/spi/shift/data[142]} {ipbus_payload/slave2/spi/shift/data[143]} {ipbus_payload/slave2/spi/shift/data[144]} {ipbus_payload/slave2/spi/shift/data[145]} {ipbus_payload/slave2/spi/shift/data[146]} {ipbus_payload/slave2/spi/shift/data[147]} {ipbus_payload/slave2/spi/shift/data[148]} {ipbus_payload/slave2/spi/shift/data[149]} {ipbus_payload/slave2/spi/shift/data[150]} {ipbus_payload/slave2/spi/shift/data[151]} {ipbus_payload/slave2/spi/shift/data[152]} {ipbus_payload/slave2/spi/shift/data[153]} {ipbus_payload/slave2/spi/shift/data[154]} {ipbus_payload/slave2/spi/shift/data[155]} {ipbus_payload/slave2/spi/shift/data[156]} {ipbus_payload/slave2/spi/shift/data[157]} {ipbus_payload/slave2/spi/shift/data[158]} {ipbus_payload/slave2/spi/shift/data[159]} {ipbus_payload/slave2/spi/shift/data[160]} {ipbus_payload/slave2/spi/shift/data[161]} {ipbus_payload/slave2/spi/shift/data[162]} {ipbus_payload/slave2/spi/shift/data[163]} {ipbus_payload/slave2/spi/shift/data[164]} {ipbus_payload/slave2/spi/shift/data[165]} {ipbus_payload/slave2/spi/shift/data[166]} {ipbus_payload/slave2/spi/shift/data[167]} {ipbus_payload/slave2/spi/shift/data[168]} {ipbus_payload/slave2/spi/shift/data[169]} {ipbus_payload/slave2/spi/shift/data[170]} {ipbus_payload/slave2/spi/shift/data[171]} {ipbus_payload/slave2/spi/shift/data[172]} {ipbus_payload/slave2/spi/shift/data[173]} {ipbus_payload/slave2/spi/shift/data[174]} {ipbus_payload/slave2/spi/shift/data[175]} {ipbus_payload/slave2/spi/shift/data[176]} {ipbus_payload/slave2/spi/shift/data[177]} {ipbus_payload/slave2/spi/shift/data[178]} {ipbus_payload/slave2/spi/shift/data[179]} {ipbus_payload/slave2/spi/shift/data[180]} {ipbus_payload/slave2/spi/shift/data[181]} {ipbus_payload/slave2/spi/shift/data[182]} {ipbus_payload/slave2/spi/shift/data[183]} {ipbus_payload/slave2/spi/shift/data[184]} {ipbus_payload/slave2/spi/shift/data[185]} {ipbus_payload/slave2/spi/shift/data[186]} {ipbus_payload/slave2/spi/shift/data[187]} {ipbus_payload/slave2/spi/shift/data[188]} {ipbus_payload/slave2/spi/shift/data[189]} {ipbus_payload/slave2/spi/shift/data[190]} {ipbus_payload/slave2/spi/shift/data[191]} {ipbus_payload/slave2/spi/shift/data[192]} {ipbus_payload/slave2/spi/shift/data[193]} {ipbus_payload/slave2/spi/shift/data[194]} {ipbus_payload/slave2/spi/shift/data[195]} {ipbus_payload/slave2/spi/shift/data[196]} {ipbus_payload/slave2/spi/shift/data[197]} {ipbus_payload/slave2/spi/shift/data[198]} {ipbus_payload/slave2/spi/shift/data[199]} {ipbus_payload/slave2/spi/shift/data[200]} {ipbus_payload/slave2/spi/shift/data[201]} {ipbus_payload/slave2/spi/shift/data[202]} {ipbus_payload/slave2/spi/shift/data[203]} {ipbus_payload/slave2/spi/shift/data[204]} {ipbus_payload/slave2/spi/shift/data[205]} {ipbus_payload/slave2/spi/shift/data[206]} {ipbus_payload/slave2/spi/shift/data[207]} {ipbus_payload/slave2/spi/shift/data[208]} {ipbus_payload/slave2/spi/shift/data[209]} {ipbus_payload/slave2/spi/shift/data[210]} {ipbus_payload/slave2/spi/shift/data[211]} {ipbus_payload/slave2/spi/shift/data[212]} {ipbus_payload/slave2/spi/shift/data[213]} {ipbus_payload/slave2/spi/shift/data[214]} {ipbus_payload/slave2/spi/shift/data[215]} {ipbus_payload/slave2/spi/shift/data[216]} {ipbus_payload/slave2/spi/shift/data[217]} {ipbus_payload/slave2/spi/shift/data[218]} {ipbus_payload/slave2/spi/shift/data[219]} {ipbus_payload/slave2/spi/shift/data[220]} {ipbus_payload/slave2/spi/shift/data[221]} {ipbus_payload/slave2/spi/shift/data[222]} {ipbus_payload/slave2/spi/shift/data[223]} {ipbus_payload/slave2/spi/shift/data[224]} {ipbus_payload/slave2/spi/shift/data[225]} {ipbus_payload/slave2/spi/shift/data[226]} {ipbus_payload/slave2/spi/shift/data[227]} {ipbus_payload/slave2/spi/shift/data[228]} {ipbus_payload/slave2/spi/shift/data[229]} {ipbus_payload/slave2/spi/shift/data[230]} {ipbus_payload/slave2/spi/shift/data[231]} {ipbus_payload/slave2/spi/shift/data[232]} {ipbus_payload/slave2/spi/shift/data[233]} {ipbus_payload/slave2/spi/shift/data[234]} {ipbus_payload/slave2/spi/shift/data[235]} {ipbus_payload/slave2/spi/shift/data[236]} {ipbus_payload/slave2/spi/shift/data[237]} {ipbus_payload/slave2/spi/shift/data[238]} {ipbus_payload/slave2/spi/shift/data[239]} {ipbus_payload/slave2/spi/shift/data[240]} {ipbus_payload/slave2/spi/shift/data[241]} {ipbus_payload/slave2/spi/shift/data[242]} {ipbus_payload/slave2/spi/shift/data[243]} {ipbus_payload/slave2/spi/shift/data[244]} {ipbus_payload/slave2/spi/shift/data[245]} {ipbus_payload/slave2/spi/shift/data[246]} {ipbus_payload/slave2/spi/shift/data[247]} {ipbus_payload/slave2/spi/shift/data[248]} {ipbus_payload/slave2/spi/shift/data[249]} {ipbus_payload/slave2/spi/shift/data[250]} {ipbus_payload/slave2/spi/shift/data[251]} {ipbus_payload/slave2/spi/shift/data[252]} {ipbus_payload/slave2/spi/shift/data[253]} {ipbus_payload/slave2/spi/shift/data[254]} {ipbus_payload/slave2/spi/shift/data[255]}]]
connect_debug_port u_ila_2/probe4 [get_nets [list {ipbus_payload/slave2/spi/shift/cnt[0]} {ipbus_payload/slave2/spi/shift/cnt[1]} {ipbus_payload/slave2/spi/shift/cnt[2]} {ipbus_payload/slave2/spi/shift/cnt[3]} {ipbus_payload/slave2/spi/shift/cnt[4]} {ipbus_payload/slave2/spi/shift/cnt[5]} {ipbus_payload/slave2/spi/shift/cnt[6]} {ipbus_payload/slave2/spi/shift/cnt[7]} {ipbus_payload/slave2/spi/shift/cnt[8]}]]
connect_debug_port u_ila_2/probe16 [get_nets [list ipbus_payload/slave2/spi/shift/rx_clk]]
connect_debug_port u_ila_2/probe17 [get_nets [list ipbus_payload/slave2/spi/shift/s_out_tmp]]
connect_debug_port u_ila_2/probe20 [get_nets [list ipbus_payload/slave2/spi/shift/tx_clk]]



connect_debug_port u_ila_1/clk [get_nets [list jadepix_clocks/clk]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list jadepix_clocks/clk_sys]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/state_reg[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/state_reg[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/state_reg[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/state_reg[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/state_reg[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/state_next[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/state_next[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/state_next[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/state_next[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/state_next[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/rs_hitmap_cnt[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_hitmap_cnt[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_hitmap_cnt[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 22 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[8]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[9]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[10]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[11]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[12]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[13]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[14]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[15]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[16]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[17]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[18]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[19]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[20]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_num_set[21]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 22 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[8]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[9]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[10]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[11]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[12]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[13]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[14]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[15]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[16]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[17]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[18]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[19]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[20]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_frame_cnt[21]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 5 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/rs_cnt[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_cnt[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_cnt[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_cnt[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/rs_cnt[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 17 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[8]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[9]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[10]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[11]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[12]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[13]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[14]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[15]} {jadepix_ctrl_wrapper/jadepix_ctrl/pix_cnt[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/hitmap_num[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/hitmap_num[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/hitmap_num[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/hitmap_num[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/hitmap_cnt[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/hitmap_cnt[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/hitmap_cnt[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/hitmap_cnt[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 34 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[8]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[9]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[10]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[11]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[12]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[13]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[14]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[15]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[16]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[17]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[18]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[19]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[20]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[21]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[22]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[23]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[24]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[25]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[26]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[27]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[28]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[29]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[30]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[31]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[32]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_width_counter[33]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[8]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[9]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[10]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[11]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[12]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[13]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[14]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[15]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[16]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[17]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[18]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[19]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[20]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[21]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[22]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[23]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[24]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[25]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[26]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[27]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[28]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[29]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[30]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_low[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_high[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_width_cnt_high[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 9 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_counter[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_counter[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_counter[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_counter[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_counter[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_counter[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_counter[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_counter[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_counter[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 9 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_cnt[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_cnt[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_cnt[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_cnt[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_cnt[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_cnt[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_cnt[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_cnt[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_delay_cnt[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 9 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_counter[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_counter[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_counter[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_counter[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_counter[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_counter[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_counter[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_counter[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_counter[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 9 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_cnt[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_cnt[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_cnt[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_cnt[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_cnt[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_cnt[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_cnt[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_cnt[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_pulse_deassert_cnt[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 9 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_counter[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_counter[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_counter[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_counter[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_counter[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_counter[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_counter[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_counter[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_counter[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 9 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_col[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_col[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_col[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_col[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_col[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_col[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_col[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_col[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_col[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 3 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_sync[din][0]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_sync[din][1]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_sync[din][2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 9 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_cnt[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_cnt[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_cnt[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_cnt[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_cnt[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_cnt[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_cnt[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_cnt[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/gs_deassert_cnt[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 17 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[8]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[9]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[10]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[11]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[12]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[13]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[14]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[15]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_count[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 3 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_dout[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_dout[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_dout[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 5 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_cnt[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_cnt[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_cnt[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_cnt[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_cnt[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 9 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/RA[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/RA[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/RA[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/RA[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/RA[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/RA[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/RA[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/RA[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/RA[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 9 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/CA[0]} {jadepix_ctrl_wrapper/jadepix_ctrl/CA[1]} {jadepix_ctrl_wrapper/jadepix_ctrl/CA[2]} {jadepix_ctrl_wrapper/jadepix_ctrl/CA[3]} {jadepix_ctrl_wrapper/jadepix_ctrl/CA[4]} {jadepix_ctrl_wrapper/jadepix_ctrl/CA[5]} {jadepix_ctrl_wrapper/jadepix_ctrl/CA[6]} {jadepix_ctrl_wrapper/jadepix_ctrl/CA[7]} {jadepix_ctrl_wrapper/jadepix_ctrl/CA[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 9 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ipbus_payload/slave3/hitmap_col_low[0]} {ipbus_payload/slave3/hitmap_col_low[1]} {ipbus_payload/slave3/hitmap_col_low[2]} {ipbus_payload/slave3/hitmap_col_low[3]} {ipbus_payload/slave3/hitmap_col_low[4]} {ipbus_payload/slave3/hitmap_col_low[5]} {ipbus_payload/slave3/hitmap_col_low[6]} {ipbus_payload/slave3/hitmap_col_low[7]} {ipbus_payload/slave3/hitmap_col_low[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 9 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {ipbus_payload/slave3/hitmap_col_high[0]} {ipbus_payload/slave3/hitmap_col_high[1]} {ipbus_payload/slave3/hitmap_col_high[2]} {ipbus_payload/slave3/hitmap_col_high[3]} {ipbus_payload/slave3/hitmap_col_high[4]} {ipbus_payload/slave3/hitmap_col_high[5]} {ipbus_payload/slave3/hitmap_col_high[6]} {ipbus_payload/slave3/hitmap_col_high[7]} {ipbus_payload/slave3/hitmap_col_high[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 4 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {ipbus_payload/slave3/CACHE_BIT_SET[0]} {ipbus_payload/slave3/CACHE_BIT_SET[1]} {ipbus_payload/slave3/CACHE_BIT_SET[2]} {ipbus_payload/slave3/CACHE_BIT_SET[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/aplse_gs]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/CA_EN]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/cfg_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/cfg_dout_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/cfg_fifo_pfull]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/cfg_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/cfg_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {jadepix_ctrl_wrapper/jadepix_ctrl/cfg_sync[wr_en]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/CON_DATA]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/CON_SELM]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/CON_SELP]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/dplse_gs]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/fifo_rst]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/gs_sel_pulse]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/gs_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/gshutter_gs]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/HIT_RST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list ipbus_payload/slave3/hitmap_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list ipbus_payload/load_soft]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list ipbus_payload/slave3/load_soft]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ipbus_payload/slave3/PDB]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/pulse_out]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/RA_EN]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/RD_EN]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/rs_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list jadepix_ctrl_wrapper/jadepix_ctrl/rs_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list ipbus_payload/slave3/spi_rst]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_sys]
