<div class="unit1-styled" markdown>


# Concept List


This document contains 410 concepts for the Introduction to Digital System Design course (EE 2301).


## Unit 1: Number Systems (1-40)

1. Digital Systems
2. Analog vs Digital Signals
3. Binary Number System
4. Decimal Number System
5. Octal Number System
6. Hexadecimal Number System
7. Positional Notation
8. Base of Number System
9. Radix Point
10. Bit
11. Nibble
12. Byte
13. Word
14. Most Significant Bit
15. Least Significant Bit
16. Binary to Decimal Conversion
17. Decimal to Binary Conversion
18. Octal to Decimal Conversion
19. Decimal to Octal Conversion
20. Hexadecimal to Decimal
21. Decimal to Hexadecimal
22. Binary to Octal Conversion
23. Octal to Binary Conversion
24. Binary to Hexadecimal
25. Hexadecimal to Binary
26. Binary Addition
27. Binary Subtraction
28. Binary Multiplication
29. Binary Division
30. Signed Numbers
31. Unsigned Numbers
32. Sign Magnitude
33. Ones Complement
34. Twos Complement
35. Sign Extension
36. Twos Complement Addition
37. Twos Complement Subtraction
38. Overflow Detection
39. Underflow
40. Range of Signed Numbers

## Unit 2: Boolean Algebra (41-90)

41. Boolean Algebra
42. Boolean Variable
43. Boolean Constant
44. Logic Levels
45. High and Low States
46. Truth Value
47. AND Operation
48. OR Operation
49. NOT Operation
50. Complement
51. Logic Gates
52. AND Gate
53. OR Gate
54. NOT Gate
55. Inverter
56. NAND Gate
57. NOR Gate
58. XOR Gate
59. XNOR Gate
60. Buffer Gate
61. Universal Gates
62. Gate Symbols
63. IEEE Gate Symbols
64. Truth Table
65. Boolean Expression
66. Logic Function
67. Identity Law
68. Null Law
69. Idempotent Law
70. Involution Law
71. Complement Law
72. Commutative Law
73. Associative Law
74. Distributive Law
75. Absorption Law
76. Consensus Theorem
77. DeMorgans First Theorem
78. DeMorgans Second Theorem
79. Duality Principle
80. Algebraic Simplification
81. Literal
82. Product Term
83. Sum Term
84. Sum of Products
85. Product of Sums
86. Precedence of Operators
87. Parentheses in Boolean
88. Multiple Input Gates
89. Cascading Gates
90. Fan-In and Fan-Out

## Unit 3: Applications of Boolean Algebra (91-125)

91. Combinational Logic
92. Sequential Logic
93. Logic Circuit
94. Circuit Analysis
95. Circuit Synthesis
96. Specification to Circuit
97. Word Problems to Boolean
98. Switching Functions
99. Binary Decision
100. Enable Signal
101. Control Signal
102. Half Adder
103. Full Adder
104. Carry Bit
105. Sum Bit
106. Ripple Carry Adder
107. Half Subtractor
108. Full Subtractor
109. Borrow Bit
110. Difference Bit
111. Adder Subtractor Circuit
112. Comparator Circuit
113. Magnitude Comparator
114. Parity Generator
115. Parity Checker
116. Even Parity
117. Odd Parity
118. Code Converter
119. BCD Code
120. Gray Code
121. BCD to Binary Converter
122. Binary to Gray Converter
123. Seven Segment Display
124. Seven Segment Decoder
125. Incompletely Specified Func

## Unit 4: Minterm and Maxterm Expansions (126-160)

126. Canonical Form
127. Standard Form
128. Minterm
129. Maxterm
130. Minterm Expansion
131. Maxterm Expansion
132. Minterm Designation
133. Maxterm Designation
134. Sum of Minterms
135. Product of Maxterms
136. Minterm to Maxterm
137. Maxterm to Minterm
138. Canonical SOP Form
139. Canonical POS Form
140. Minterm List Notation
141. Maxterm List Notation
142. Sigma Notation
143. Pi Notation
144. Complement of Function
145. Function from Truth Table
146. Minterm from Truth Table
147. Maxterm from Truth Table
148. Dont Care Condition
149. Incompletely Specified
150. Dont Care in SOP
151. Dont Care in POS
152. Converting SOP to POS
153. Converting POS to SOP
154. Expansion Theorem
155. Shannon Expansion
156. Cofactor
157. On-Set of Function
158. Off-Set of Function
159. DC-Set of Function
160. Literal Count

## Unit 5: Karnaugh Maps (161-200)

161. Karnaugh Map
162. K-Map Structure
163. K-Map Cell
164. K-Map Variables
165. Two Variable K-Map
166. Three Variable K-Map
167. Four Variable K-Map
168. Five Variable K-Map
169. K-Map Gray Code Order
170. K-Map Adjacency
171. Logical Adjacency
172. Physical Adjacency
173. K-Map Grouping
174. Group of Ones
175. Group of Zeros
176. Valid Group Sizes
177. Rectangular Groups
178. Wrapping in K-Maps
179. Corner Grouping
180. Implicant
181. Prime Implicant
182. Essential Prime Implicant
183. Redundant Prime Implicant
184. K-Map SOP Simplification
185. K-Map POS Simplification
186. Minimal SOP Expression
187. Minimal POS Expression
188. K-Map with Dont Cares
189. Using Dont Cares
190. Overlapping Groups
191. Covering All Ones
192. Covering All Zeros
193. Multiple Solutions
194. Cost of Expression
195. Gate Count Minimization
196. Literal Minimization
197. K-Map Limitations
198. Five Variable Technique
199. Entered Variable K-Map
200. K-Map vs Algebraic Method

## Unit 6: Quine-McCluskey Method (201-225)

201. Quine-McCluskey Algorithm
202. Tabular Minimization Method
203. Implicant Table Construction
204. Binary Representation of Minterms
205. Grouping by Number of Ones
206. Adjacency Criterion in QM
207. Combining Adjacent Minterms
208. Dash Notation for Combined Terms
209. Iterative Combination Process
210. Unchecked Terms as Prime Implicants
211. Prime Implicant Chart Construction
212. Essential Prime Implicants Selection
213. Row Dominance
214. Column Dominance
215. Cyclic Prime Implicant Charts
216. Petrick's Method
217. Minimal Cover Selection
218. QM Method with Don't Cares
219. Computational Complexity of QM
220. QM versus K-map Comparison
221. Multi-Output Function Minimization
222. Computer Implementation of QM
223. Literal Count Optimization
224. Gate Count Optimization
225. Systematic Approach Advantages

## Unit 7: Multi-Level Gate Circuits (226-250)

226. Two-Level vs Multi-Level Circuits
227. Two-Level Circuit Definition
228. Multi-Level Circuit Definition
229. NAND-NAND Realization
230. NOR-NOR Realization
231. NAND-NOR Mixed Networks
232. NOR-NAND Mixed Networks
233. Bubble Pushing Technique
234. Gate-Level Transformation
235. AOI Gate
236. OAI Gate
237. AOI-OAI Circuit Forms
238. Propagation Delay
239. Gate Delay Model
240. Critical Path Analysis
241. Circuit Delay Optimization
242. Fan-In Constraints
243. Multi-Level Fan-In Reduction
244. Factoring Boolean Expressions
245. Multi-Level Synthesis from SOP
246. Multi-Level Synthesis from POS
247. Algebraic Factoring
248. Common Sub-expression Elimination
249. Level Reduction Techniques
250. Multi-Level Cost Analysis

## Unit 8: Combinational Logic Modules (251-275)

251. Multiplexer
252. 2-to-1 Multiplexer
253. 4-to-1 Multiplexer
254. 8-to-1 Multiplexer
255. MUX Select Lines
256. MUX Data Lines
257. MUX Boolean Expression
258. MUX-Based Function Implementation
259. Shannon Expansion for MUX
260. MUX Tree Implementation
261. Decoder
262. 2-to-4 Decoder
263. 3-to-8 Decoder
264. Decoder with Enable
265. Decoder Expansion
266. Decoder-Based Function Implementation
267. Encoder
268. Priority Encoder
269. Priority Encoder Valid Output
270. Demultiplexer
271. Magnitude Comparator Module
272. Cascading Comparators
273. Tri-State Buffer
274. Bus Architecture
275. Cascading Combinational Modules

## Unit 9: Sequential Logic Fundamentals (276-305)

276. Sequential vs Combinational Logic
277. Memory Element
278. Feedback Loop
279. SR Latch (NOR)
280. SR Latch (NAND)
281. SR Latch Invalid State
282. Gated SR Latch
283. D Latch
284. Latch Transparency
285. Clock Signal
286. Clock Edge
287. Edge Triggering
288. Positive Edge Trigger
289. Negative Edge Trigger
290. D Flip-Flop
291. JK Flip-Flop
292. T Flip-Flop
293. Master-Slave Flip-Flop
294. Setup Time
295. Hold Time
296. Clock-to-Q Delay
297. Metastability
298. Synchronous Logic
299. Asynchronous Logic
300. Timing Diagram
301. Characteristic Table
302. Excitation Table
303. State
304. Next State
305. State Transition

## Unit 10: Sequential Circuit Design (306-335)

306. Register
307. Parallel Load Register
308. Shift Register
309. SISO Shift Register
310. SIPO Shift Register
311. PISO Shift Register
312. PIPO Shift Register
313. Binary Up Counter
314. Binary Down Counter
315. Up-Down Counter
316. Modulo-N Counter
317. Ring Counter
318. Johnson Counter
319. Finite State Machine
320. State Diagram
321. State Table
322. Moore Machine
323. Mealy Machine
324. State Assignment
325. Binary State Encoding
326. One-Hot State Encoding
327. Gray Code State Encoding
328. State Minimization
329. Next-State Logic
330. Output Logic
331. FSM Design Procedure
332. Timing Analysis for Sequential Circuits
333. Counter Design Using FSM
334. Shift Register Applications
335. Sequential Circuit Synthesis

## Unit 11: Programmable Logic Devices (336-365)

336. Programmable Logic Overview
337. Fuse Technology
338. Antifuse Technology
339. SRAM-Based Programming
340. ROM
341. PROM
342. EPROM
343. EEPROM
344. PLA
345. PAL
346. PLD Selection Criteria
347. CPLD
348. Function Block
349. Interconnect Matrix
350. FPGA
351. Configurable Logic Block
352. Lookup Table
353. I/O Block
354. Routing Resources
355. FPGA Design Flow
356. Bitstream
357. Device Programming
358. In-System Programming
359. FPGA vs CPLD Comparison
360. CLB Interconnect
361. Logic Capacity Metrics
362. FPGA Timing Analysis
363. Partial Reconfiguration
364. Hard vs Soft IP Cores
365. PLD Design Entry Methods

## Unit 12: Introduction to VHDL (366-395)

366. Hardware Description Language
367. VHDL History and IEEE 1076
368. VHDL Design Entity
369. Entity Declaration
370. Port Declaration
371. Port Modes
372. Architecture Body
373. Signal Declaration
374. Concurrent Signal Assignment
375. Selected Signal Assignment
376. Conditional Signal Assignment
377. Dataflow Modeling Style
378. Process Statement
379. Sequential Statements
380. If-Then-Else Statement
381. Case Statement
382. Variables vs Signals
383. Behavioral Modeling Style
384. Component Declaration
385. Component Instantiation
386. Port Map
387. Generic Map
388. Structural Modeling Style
389. std_logic Type
390. std_logic_vector
391. VHDL Operators
392. Type Conversion
393. Testbench
394. Assert and Report
395. VHDL FSM Implementation

## Unit 13: System Integration (396-410)

396. Top-Down Design Methodology
397. Hierarchical Decomposition
398. Datapath Design
399. Controller Design
400. Datapath-Controller Partitioning
401. Control Signals
402. Status Signals
403. ASM Chart
404. Timing Budget
405. Critical Path in System
406. Pipelining Concept
407. System Verification
408. Design for Testability
409. UART Protocol Basics
410. System-Level Debugging

</div>
