{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557281309586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557281309587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:08:29 2019 " "Processing started: Tue May 07 19:08:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557281309587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1557281309587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE176FinalProject-V-T-N -c topmoduleTripleDes --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE176FinalProject-V-T-N -c topmoduleTripleDes --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1557281309587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1557281309984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1557281309984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v" { { "Info" "ISGN_ENTITY_NAME" "1 tripledes " "Found entity 1: tripledes" {  } { { "../topmoduleTripleDes.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s8.v" { { "Info" "ISGN_ENTITY_NAME" "1 s8 " "Found entity 1: s8" {  } { { "../s8.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s7.v" { { "Info" "ISGN_ENTITY_NAME" "1 s7 " "Found entity 1: s7" {  } { { "../s7.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s6.v" { { "Info" "ISGN_ENTITY_NAME" "1 s6 " "Found entity 1: s6" {  } { { "../s6.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s5.v" { { "Info" "ISGN_ENTITY_NAME" "1 s5 " "Found entity 1: s5" {  } { { "../s5.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s4.v" { { "Info" "ISGN_ENTITY_NAME" "1 s4 " "Found entity 1: s4" {  } { { "../s4.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 s3 " "Found entity 1: s3" {  } { { "../s3.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s2.v" { { "Info" "ISGN_ENTITY_NAME" "1 s2 " "Found entity 1: s2" {  } { { "../s2.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 s1 " "Found entity 1: s1" {  } { { "../s1.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_function " "Found entity 1: s_function" {  } { { "../s_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IN in p_function.v(1) " "Verilog HDL Declaration information at p_function.v(1): object \"IN\" differs only in case from object \"in\" in the same scope" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1557281322425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out p_function.v(1) " "Verilog HDL Declaration information at p_function.v(1): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1557281322425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_function " "Found entity 1: p_function" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/keymixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/keymixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyMixer " "Found entity 1: keyMixer" {  } { { "../keyMixer.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/keyMixer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/expon_is_expkc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/expon_is_expkc.v" { { "Info" "ISGN_ENTITY_NAME" "1 expon " "Found entity 1: expon" {  } { { "../expon_is_expkc.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expon_is_expkc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/expansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/expansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 expansion " "Found entity 1: expansion" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/equals.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/equals.v" { { "Info" "ISGN_ENTITY_NAME" "1 equals " "Found entity 1: equals" {  } { { "../equals.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/equals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/enot.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/enot.v" { { "Info" "ISGN_ENTITY_NAME" "1 enot " "Found entity 1: enot" {  } { { "../enot.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/enot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/encrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/encrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt " "Found entity 1: encrypt" {  } { { "../encrypt.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/desrounds.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/desrounds.v" { { "Info" "ISGN_ENTITY_NAME" "1 desRounds " "Found entity 1: desRounds" {  } { { "../desRounds.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/desRounds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/des.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/des.v" { { "Info" "ISGN_ENTITY_NAME" "1 des " "Found entity 1: des" {  } { { "../des.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/decrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/decrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt " "Found entity 1: decrypt" {  } { { "../decrypt.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/decrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmoduletripledes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file topmoduletripledes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topmoduleTripleDes " "Found entity 1: topmoduleTripleDes" {  } { { "topmoduleTripleDes.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesize/topmoduleTripleDes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557281322442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1557281322442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topmoduleTripleDes " "Elaborating entity \"topmoduleTripleDes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1557281322491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tripledes tripledes:inst " "Elaborating entity \"tripledes\" for hierarchy \"tripledes:inst\"" {  } { { "topmoduleTripleDes.bdf" "inst" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesize/topmoduleTripleDes.bdf" { { 208 328 536 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1557281322494 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "password topmoduleTripleDes.v(1) " "Output port \"password\" at topmoduleTripleDes.v(1) has no driver" {  } { { "../topmoduleTripleDes.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1557281322498 "|topmoduleTripleDes|tripledes:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des tripledes:inst\|des:creatingdes\[1\].em " "Elaborating entity \"des\" for hierarchy \"tripledes:inst\|des:creatingdes\[1\].em\"" {  } { { "../topmoduleTripleDes.v" "creatingdes\[1\].em" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1557281322499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encrypt tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en " "Elaborating entity \"encrypt\" for hierarchy \"tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\"" {  } { { "../des.v" "en" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1557281322502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_function tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|p_function:kper " "Elaborating entity \"p_function\" for hierarchy \"tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|p_function:kper\"" {  } { { "../encrypt.v" "kper" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1557281322523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 56 p_function.v(67) " "Verilog HDL assignment warning at p_function.v(67): truncated value with size 64 to match size of target (56)" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1557281322523 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|p_function:kper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_function tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|p_function:init " "Elaborating entity \"p_function\" for hierarchy \"tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|p_function:init\"" {  } { { "../encrypt.v" "init" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1557281322525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desRounds tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|desRounds:unot0 " "Elaborating entity \"desRounds\" for hierarchy \"tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|desRounds:unot0\"" {  } { { "../encrypt.v" "unot0" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1557281322527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expansion tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|expansion:encryptloop\[1\].ex " "Elaborating entity \"expansion\" for hierarchy \"tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|expansion:encryptloop\[1\].ex\"" {  } { { "../encrypt.v" "encryptloop\[1\].ex" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1557281322530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit8four expansion.v(5) " "Verilog HDL or VHDL warning at expansion.v(5): object \"bit8four\" assigned a value but never read" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1557281322531 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bit8one expansion.v(12) " "Verilog HDL warning at expansion.v(12): initial value for variable bit8one should be constant" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1557281322532 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bit8two expansion.v(12) " "Verilog HDL warning at expansion.v(12): initial value for variable bit8two should be constant" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1557281322532 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bit8three expansion.v(12) " "Verilog HDL warning at expansion.v(12): initial value for variable bit8three should be constant" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1557281322532 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bit8four expansion.v(12) " "Verilog HDL warning at expansion.v(12): initial value for variable bit8four should be constant" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1557281322532 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bit10one expansion.v(12) " "Verilog HDL warning at expansion.v(12): initial value for variable bit10one should be constant" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1557281322532 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bit10two expansion.v(12) " "Verilog HDL warning at expansion.v(12): initial value for variable bit10two should be constant" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1557281322532 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bit10three expansion.v(12) " "Verilog HDL warning at expansion.v(12): initial value for variable bit10three should be constant" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1557281322532 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bit10four expansion.v(12) " "Verilog HDL warning at expansion.v(12): initial value for variable bit10four should be constant" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1557281322532 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bit10one 0 expansion.v(7) " "Net \"bit10one\" at expansion.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1557281322533 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bit10two 0 expansion.v(8) " "Net \"bit10two\" at expansion.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1557281322533 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bit10three 0 expansion.v(9) " "Net \"bit10three\" at expansion.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1557281322533 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bit10four 0 expansion.v(10) " "Net \"bit10four\" at expansion.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1557281322533 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMixer tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|keyMixer:encryptloop\[1\].km " "Elaborating entity \"keyMixer\" for hierarchy \"tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|keyMixer:encryptloop\[1\].km\"" {  } { { "../encrypt.v" "encryptloop\[1\].km" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1557281322556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_function tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|keyMixer:encryptloop\[1\].km\|p_function:pf " "Elaborating entity \"p_function\" for hierarchy \"tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|keyMixer:encryptloop\[1\].km\|p_function:pf\"" {  } { { "../keyMixer.v" "pf" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/keyMixer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1557281322582 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "58 56 1 in p_function.v(68) " "Verilog HDL error at p_function.v(68): index 58 cannot fall outside the declared range \[56:1\] for vector \"in\"" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 68 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1557281322583 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "60 56 1 in p_function.v(69) " "Verilog HDL error at p_function.v(69): index 60 cannot fall outside the declared range \[56:1\] for vector \"in\"" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 69 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1557281322584 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "62 56 1 in p_function.v(70) " "Verilog HDL error at p_function.v(70): index 62 cannot fall outside the declared range \[56:1\] for vector \"in\"" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 70 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1557281322584 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "64 56 1 in p_function.v(71) " "Verilog HDL error at p_function.v(71): index 64 cannot fall outside the declared range \[56:1\] for vector \"in\"" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 71 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1557281322584 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "57 56 1 in p_function.v(72) " "Verilog HDL error at p_function.v(72): index 57 cannot fall outside the declared range \[56:1\] for vector \"in\"" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 72 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1557281322584 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "59 56 1 in p_function.v(73) " "Verilog HDL error at p_function.v(73): index 59 cannot fall outside the declared range \[56:1\] for vector \"in\"" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 73 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1557281322585 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "61 56 1 in p_function.v(74) " "Verilog HDL error at p_function.v(74): index 61 cannot fall outside the declared range \[56:1\] for vector \"in\"" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 74 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1557281322585 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "63 56 1 in p_function.v(75) " "Verilog HDL error at p_function.v(75): index 63 cannot fall outside the declared range \[56:1\] for vector \"in\"" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 75 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Design Software" 0 -1 1557281322585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 48 p_function.v(67) " "Verilog HDL assignment warning at p_function.v(67): truncated value with size 64 to match size of target (48)" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1557281322585 "|topmoduleTripleDes|tripledes:inst|des:creatingdes[1].em|encrypt:en|keyMixer:encryptloop[1].km|p_function:pf"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|keyMixer:encryptloop\[1\].km\|p_function:pf " "Can't elaborate user hierarchy \"tripledes:inst\|des:creatingdes\[1\].em\|encrypt:en\|keyMixer:encryptloop\[1\].km\|p_function:pf\"" {  } { { "../keyMixer.v" "pf" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/keyMixer.v" 16 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1557281322586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesize/output_files/topmoduleTripleDes.map.smsg " "Generated suppressed messages file C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesize/output_files/topmoduleTripleDes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1557281322631 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 9 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 9 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557281322666 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 07 19:08:42 2019 " "Processing ended: Tue May 07 19:08:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557281322666 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557281322666 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557281322666 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1557281322666 ""}
