gs vpinsrq xmm14,xmm1,qword [r11 + r11 * 2 + 0x26271e44],93
gs vpinsrq xmm14,xmm1,qword [r11 + r11 * 2 + 0x26271e44],127
vpinsrq xmm14,xmm1,qword [r11 + r11 * 2 + 0x26271e44],-124
gs vpinsrq xmm14,xmm1,qword [r12],93
vpinsrq xmm14,xmm1,qword [r12],127
vpinsrq xmm14,xmm1,qword [r12],-124
gs vpinsrq xmm14,xmm1,qword [rbx + 8 * rdx],93
gs vpinsrq xmm14,xmm1,qword [rbx + 8 * rdx],127
gs vpinsrq xmm14,xmm1,qword [rbx + 8 * rdx],-124
vpinsrq xmm14,xmm2,qword [r11 + r11 * 2 + 0x26271e44],93
vpinsrq xmm14,xmm2,qword [r11 + r11 * 2 + 0x26271e44],127
vpinsrq xmm14,xmm2,qword [r11 + r11 * 2 + 0x26271e44],-124
vpinsrq xmm14,xmm2,qword [r12],93
gs vpinsrq xmm14,xmm2,qword [r12],127
gs vpinsrq xmm14,xmm2,qword [r12],-124
gs vpinsrq xmm14,xmm2,qword [rbx + 8 * rdx],93
vpinsrq xmm14,xmm2,qword [rbx + 8 * rdx],127
vpinsrq xmm14,xmm2,qword [rbx + 8 * rdx],-124
vpinsrq xmm14,xmm6,qword [r11 + r11 * 2 + 0x26271e44],93
gs vpinsrq xmm14,xmm6,qword [r11 + r11 * 2 + 0x26271e44],127
vpinsrq xmm14,xmm6,qword [r11 + r11 * 2 + 0x26271e44],-124
gs vpinsrq xmm14,xmm6,qword [r12],93
vpinsrq xmm14,xmm6,qword [r12],127
gs vpinsrq xmm14,xmm6,qword [r12],-124
gs vpinsrq xmm14,xmm6,qword [rbx + 8 * rdx],93
vpinsrq xmm14,xmm6,qword [rbx + 8 * rdx],127
gs vpinsrq xmm14,xmm6,qword [rbx + 8 * rdx],-124
gs vpinsrq xmm6,xmm1,qword [r11 + r11 * 2 + 0x26271e44],93
gs vpinsrq xmm6,xmm1,qword [r11 + r11 * 2 + 0x26271e44],127
vpinsrq xmm6,xmm1,qword [r11 + r11 * 2 + 0x26271e44],-124
vpinsrq xmm6,xmm1,qword [r12],93
gs vpinsrq xmm6,xmm1,qword [r12],127
gs vpinsrq xmm6,xmm1,qword [r12],-124
vpinsrq xmm6,xmm1,qword [rbx + 8 * rdx],93
vpinsrq xmm6,xmm1,qword [rbx + 8 * rdx],127
gs vpinsrq xmm6,xmm1,qword [rbx + 8 * rdx],-124
vpinsrq xmm6,xmm2,qword [r11 + r11 * 2 + 0x26271e44],93
gs vpinsrq xmm6,xmm2,qword [r11 + r11 * 2 + 0x26271e44],127
gs vpinsrq xmm6,xmm2,qword [r11 + r11 * 2 + 0x26271e44],-124
vpinsrq xmm6,xmm2,qword [r12],93
vpinsrq xmm6,xmm2,qword [r12],127
vpinsrq xmm6,xmm2,qword [r12],-124
gs vpinsrq xmm6,xmm2,qword [rbx + 8 * rdx],93
gs vpinsrq xmm6,xmm2,qword [rbx + 8 * rdx],127
gs vpinsrq xmm6,xmm2,qword [rbx + 8 * rdx],-124
vpinsrq xmm6,xmm6,qword [r11 + r11 * 2 + 0x26271e44],93
gs vpinsrq xmm6,xmm6,qword [r11 + r11 * 2 + 0x26271e44],127
vpinsrq xmm6,xmm6,qword [r11 + r11 * 2 + 0x26271e44],-124
gs vpinsrq xmm6,xmm6,qword [r12],93
vpinsrq xmm6,xmm6,qword [r12],127
vpinsrq xmm6,xmm6,qword [r12],-124
gs vpinsrq xmm6,xmm6,qword [rbx + 8 * rdx],93
gs vpinsrq xmm6,xmm6,qword [rbx + 8 * rdx],127
gs vpinsrq xmm6,xmm6,qword [rbx + 8 * rdx],-124
vpinsrq xmm7,xmm1,qword [r11 + r11 * 2 + 0x26271e44],93
gs vpinsrq xmm7,xmm1,qword [r11 + r11 * 2 + 0x26271e44],127
vpinsrq xmm7,xmm1,qword [r11 + r11 * 2 + 0x26271e44],-124
vpinsrq xmm7,xmm1,qword [r12],93
vpinsrq xmm7,xmm1,qword [r12],127
vpinsrq xmm7,xmm1,qword [r12],-124
gs vpinsrq xmm7,xmm1,qword [rbx + 8 * rdx],93
gs vpinsrq xmm7,xmm1,qword [rbx + 8 * rdx],127
vpinsrq xmm7,xmm1,qword [rbx + 8 * rdx],-124
gs vpinsrq xmm7,xmm2,qword [r11 + r11 * 2 + 0x26271e44],93
vpinsrq xmm7,xmm2,qword [r11 + r11 * 2 + 0x26271e44],127
vpinsrq xmm7,xmm2,qword [r11 + r11 * 2 + 0x26271e44],-124
vpinsrq xmm7,xmm2,qword [r12],93
gs vpinsrq xmm7,xmm2,qword [r12],127
vpinsrq xmm7,xmm2,qword [r12],-124
vpinsrq xmm7,xmm2,qword [rbx + 8 * rdx],93
vpinsrq xmm7,xmm2,qword [rbx + 8 * rdx],127
vpinsrq xmm7,xmm2,qword [rbx + 8 * rdx],-124
vpinsrq xmm7,xmm6,qword [r11 + r11 * 2 + 0x26271e44],93
gs vpinsrq xmm7,xmm6,qword [r11 + r11 * 2 + 0x26271e44],127
vpinsrq xmm7,xmm6,qword [r11 + r11 * 2 + 0x26271e44],-124
vpinsrq xmm7,xmm6,qword [r12],93
vpinsrq xmm7,xmm6,qword [r12],127
gs vpinsrq xmm7,xmm6,qword [r12],-124
vpinsrq xmm7,xmm6,qword [rbx + 8 * rdx],93
gs vpinsrq xmm7,xmm6,qword [rbx + 8 * rdx],127
gs vpinsrq xmm7,xmm6,qword [rbx + 8 * rdx],-124
a32 vpinsrq xmm8,xmm4,qword [eax],0
a32 gs vpinsrq xmm8,xmm4,qword [eax],127
a32 vpinsrq xmm8,xmm4,qword [eax],56
a32 vpinsrq xmm8,xmm4,qword [r13d],0
vpinsrq xmm8,xmm4,qword [r13d],127
a32 vpinsrq xmm8,xmm4,qword [r13d],56
a32 gs vpinsrq xmm8,xmm4,qword [edx - 0x80000000],0
vpinsrq xmm8,xmm4,qword [edx - 0x80000000],127
gs a32 vpinsrq xmm8,xmm4,qword [edx - 0x80000000],56
gs vpinsrq xmm8,xmm14,qword [eax],0
a32 gs vpinsrq xmm8,xmm14,qword [eax],127
gs vpinsrq xmm8,xmm14,qword [eax],56
a32 gs vpinsrq xmm8,xmm14,qword [r13d],0
gs vpinsrq xmm8,xmm14,qword [r13d],127
a32 vpinsrq xmm8,xmm14,qword [r13d],56
vpinsrq xmm8,xmm14,qword [edx - 0x80000000],0
vpinsrq xmm8,xmm14,qword [edx - 0x80000000],127
gs a32 vpinsrq xmm8,xmm14,qword [edx - 0x80000000],56
a32 vpinsrq xmm8,xmm5,qword [eax],0
vpinsrq xmm8,xmm5,qword [eax],127
vpinsrq xmm8,xmm5,qword [eax],56
a32 vpinsrq xmm8,xmm5,qword [r13d],0
gs vpinsrq xmm8,xmm5,qword [r13d],127
a32 vpinsrq xmm8,xmm5,qword [r13d],56
gs vpinsrq xmm8,xmm5,qword [edx - 0x80000000],0
vpinsrq xmm8,xmm5,qword [edx - 0x80000000],127
a32 gs vpinsrq xmm8,xmm5,qword [edx - 0x80000000],56
gs a32 vpinsrq xmm6,xmm4,qword [eax],0
vpinsrq xmm6,xmm4,qword [eax],127
gs a32 vpinsrq xmm6,xmm4,qword [eax],56
gs a32 vpinsrq xmm6,xmm4,qword [r13d],0
a32 vpinsrq xmm6,xmm4,qword [r13d],127
a32 gs vpinsrq xmm6,xmm4,qword [r13d],56
vpinsrq xmm6,xmm4,qword [edx - 0x80000000],0
gs vpinsrq xmm6,xmm4,qword [edx - 0x80000000],127
a32 vpinsrq xmm6,xmm4,qword [edx - 0x80000000],56
a32 gs vpinsrq xmm6,xmm14,qword [eax],0
gs a32 vpinsrq xmm6,xmm14,qword [eax],127
gs a32 vpinsrq xmm6,xmm14,qword [eax],56
gs a32 vpinsrq xmm6,xmm14,qword [r13d],0
vpinsrq xmm6,xmm14,qword [r13d],127
gs vpinsrq xmm6,xmm14,qword [r13d],56
gs vpinsrq xmm6,xmm14,qword [edx - 0x80000000],0
gs vpinsrq xmm6,xmm14,qword [edx - 0x80000000],127
gs vpinsrq xmm6,xmm14,qword [edx - 0x80000000],56
gs a32 vpinsrq xmm6,xmm5,qword [eax],0
gs a32 vpinsrq xmm6,xmm5,qword [eax],127
gs a32 vpinsrq xmm6,xmm5,qword [eax],56
a32 gs vpinsrq xmm6,xmm5,qword [r13d],0
gs vpinsrq xmm6,xmm5,qword [r13d],127
gs a32 vpinsrq xmm6,xmm5,qword [r13d],56
gs a32 vpinsrq xmm6,xmm5,qword [edx - 0x80000000],0
gs a32 vpinsrq xmm6,xmm5,qword [edx - 0x80000000],127
a32 vpinsrq xmm6,xmm5,qword [edx - 0x80000000],56
a32 vpinsrq xmm9,xmm4,qword [eax],0
a32 gs vpinsrq xmm9,xmm4,qword [eax],127
a32 gs vpinsrq xmm9,xmm4,qword [eax],56
gs a32 vpinsrq xmm9,xmm4,qword [r13d],0
vpinsrq xmm9,xmm4,qword [r13d],127
a32 gs vpinsrq xmm9,xmm4,qword [r13d],56
a32 vpinsrq xmm9,xmm4,qword [edx - 0x80000000],0
a32 vpinsrq xmm9,xmm4,qword [edx - 0x80000000],127
gs a32 vpinsrq xmm9,xmm4,qword [edx - 0x80000000],56
vpinsrq xmm9,xmm14,qword [eax],0
gs a32 vpinsrq xmm9,xmm14,qword [eax],127
gs vpinsrq xmm9,xmm14,qword [eax],56
gs a32 vpinsrq xmm9,xmm14,qword [r13d],0
gs vpinsrq xmm9,xmm14,qword [r13d],127
vpinsrq xmm9,xmm14,qword [r13d],56
a32 vpinsrq xmm9,xmm14,qword [edx - 0x80000000],0
a32 vpinsrq xmm9,xmm14,qword [edx - 0x80000000],127
a32 gs vpinsrq xmm9,xmm14,qword [edx - 0x80000000],56
a32 vpinsrq xmm9,xmm5,qword [eax],0
a32 gs vpinsrq xmm9,xmm5,qword [eax],127
a32 vpinsrq xmm9,xmm5,qword [eax],56
vpinsrq xmm9,xmm5,qword [r13d],0
a32 vpinsrq xmm9,xmm5,qword [r13d],127
gs a32 vpinsrq xmm9,xmm5,qword [r13d],56
gs a32 vpinsrq xmm9,xmm5,qword [edx - 0x80000000],0
gs a32 vpinsrq xmm9,xmm5,qword [edx - 0x80000000],127
gs a32 vpinsrq xmm9,xmm5,qword [edx - 0x80000000],56
gs vpinsrq xmm12,xmm8,r8,-124
a32 vpinsrq xmm12,xmm8,r8,56
gs a32 vpinsrq xmm12,xmm8,r8,127
gs a32 vpinsrq xmm12,xmm8,rsi,-124
gs a32 vpinsrq xmm12,xmm8,rsi,56
gs vpinsrq xmm12,xmm8,rsi,127
a32 gs vpinsrq xmm12,xmm8,r15,-124
vpinsrq xmm12,xmm8,r15,56
a32 vpinsrq xmm12,xmm8,r15,127
vpinsrq xmm12,xmm9,r8,-124
vpinsrq xmm12,xmm9,r8,56
a32 gs vpinsrq xmm12,xmm9,r8,127
a32 vpinsrq xmm12,xmm9,rsi,-124
vpinsrq xmm12,xmm9,rsi,56
a32 gs vpinsrq xmm12,xmm9,rsi,127
a32 vpinsrq xmm12,xmm9,r15,-124
gs a32 vpinsrq xmm12,xmm9,r15,56
gs vpinsrq xmm12,xmm9,r15,127
gs a32 vpinsrq xmm12,xmm15,r8,-124
a32 vpinsrq xmm12,xmm15,r8,56
vpinsrq xmm12,xmm15,r8,127
gs vpinsrq xmm12,xmm15,rsi,-124
a32 gs vpinsrq xmm12,xmm15,rsi,56
a32 vpinsrq xmm12,xmm15,rsi,127
gs vpinsrq xmm12,xmm15,r15,-124
vpinsrq xmm12,xmm15,r15,56
gs vpinsrq xmm12,xmm15,r15,127
a32 gs vpinsrq xmm0,xmm8,r8,-124
gs a32 vpinsrq xmm0,xmm8,r8,56
a32 vpinsrq xmm0,xmm8,r8,127
a32 vpinsrq xmm0,xmm8,rsi,-124
gs vpinsrq xmm0,xmm8,rsi,56
a32 gs vpinsrq xmm0,xmm8,rsi,127
gs vpinsrq xmm0,xmm8,r15,-124
vpinsrq xmm0,xmm8,r15,56
a32 vpinsrq xmm0,xmm8,r15,127
vpinsrq xmm0,xmm9,r8,-124
vpinsrq xmm0,xmm9,r8,56
gs vpinsrq xmm0,xmm9,r8,127
gs vpinsrq xmm0,xmm9,rsi,-124
a32 gs vpinsrq xmm0,xmm9,rsi,56
gs vpinsrq xmm0,xmm9,rsi,127
a32 vpinsrq xmm0,xmm9,r15,-124
a32 gs vpinsrq xmm0,xmm9,r15,56
a32 vpinsrq xmm0,xmm9,r15,127
gs vpinsrq xmm0,xmm15,r8,-124
a32 gs vpinsrq xmm0,xmm15,r8,56
a32 gs vpinsrq xmm0,xmm15,r8,127
vpinsrq xmm0,xmm15,rsi,-124
a32 gs vpinsrq xmm0,xmm15,rsi,56
vpinsrq xmm0,xmm15,rsi,127
a32 gs vpinsrq xmm0,xmm15,r15,-124
a32 gs vpinsrq xmm0,xmm15,r15,56
gs a32 vpinsrq xmm0,xmm15,r15,127
a32 gs vpinsrq xmm15,xmm8,r8,-124
a32 vpinsrq xmm15,xmm8,r8,56
a32 gs vpinsrq xmm15,xmm8,r8,127
gs a32 vpinsrq xmm15,xmm8,rsi,-124
vpinsrq xmm15,xmm8,rsi,56
gs vpinsrq xmm15,xmm8,rsi,127
a32 gs vpinsrq xmm15,xmm8,r15,-124
vpinsrq xmm15,xmm8,r15,56
gs a32 vpinsrq xmm15,xmm8,r15,127
gs a32 vpinsrq xmm15,xmm9,r8,-124
a32 gs vpinsrq xmm15,xmm9,r8,56
gs a32 vpinsrq xmm15,xmm9,r8,127
a32 vpinsrq xmm15,xmm9,rsi,-124
a32 vpinsrq xmm15,xmm9,rsi,56
gs a32 vpinsrq xmm15,xmm9,rsi,127
a32 gs vpinsrq xmm15,xmm9,r15,-124
a32 vpinsrq xmm15,xmm9,r15,56
a32 vpinsrq xmm15,xmm9,r15,127
a32 gs vpinsrq xmm15,xmm15,r8,-124
gs vpinsrq xmm15,xmm15,r8,56
a32 gs vpinsrq xmm15,xmm15,r8,127
vpinsrq xmm15,xmm15,rsi,-124
a32 vpinsrq xmm15,xmm15,rsi,56
gs a32 vpinsrq xmm15,xmm15,rsi,127
a32 vpinsrq xmm15,xmm15,r15,-124
gs a32 vpinsrq xmm15,xmm15,r15,56
gs a32 vpinsrq xmm15,xmm15,r15,127
