Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Feb 15 11:32:47 2019
| Host         : bobac.sice.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: tog0/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tog0/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.136        0.000                      0                   70        0.275        0.000                      0                   70        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.136        0.000                      0                   70        0.275        0.000                      0                   70        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.952ns (18.026%)  route 4.329ns (81.974%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          1.074    10.435    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  tog0/tim0/tim0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/tim0/tim0/CLK
    SLICE_X6Y42          FDRE                                         r  tog0/tim0/tim0/count_reg[23]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y42          FDRE (Setup_fdre_C_R)       -0.524    14.571    tog0/tim0/tim0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.952ns (18.523%)  route 4.187ns (81.477%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.932    10.293    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  tog0/tim0/tim0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/tim0/tim0/CLK
    SLICE_X7Y41          FDRE                                         r  tog0/tim0/tim0/count_reg[21]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    14.666    tog0/tim0/tim0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.952ns (18.523%)  route 4.187ns (81.477%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.932    10.293    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  tog0/tim0/tim0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/tim0/tim0/CLK
    SLICE_X7Y41          FDRE                                         r  tog0/tim0/tim0/count_reg[22]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    14.666    tog0/tim0/tim0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.952ns (18.523%)  route 4.187ns (81.477%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.932    10.293    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  tog0/tim0/tim0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    tog0/tim0/tim0/CLK
    SLICE_X7Y41          FDRE                                         r  tog0/tim0/tim0/count_reg[24]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    14.666    tog0/tim0/tim0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.952ns (18.920%)  route 4.080ns (81.080%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.824    10.185    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  tog0/tim0/tim0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.515    14.856    tog0/tim0/tim0/CLK
    SLICE_X7Y39          FDRE                                         r  tog0/tim0/tim0/count_reg[14]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    14.665    tog0/tim0/tim0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.952ns (18.920%)  route 4.080ns (81.080%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.824    10.185    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  tog0/tim0/tim0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.515    14.856    tog0/tim0/tim0/CLK
    SLICE_X7Y39          FDRE                                         r  tog0/tim0/tim0/count_reg[15]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    14.665    tog0/tim0/tim0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.952ns (19.087%)  route 4.036ns (80.913%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.780    10.141    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  tog0/tim0/tim0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.515    14.856    tog0/tim0/tim0/CLK
    SLICE_X7Y40          FDRE                                         r  tog0/tim0/tim0/count_reg[18]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X7Y40          FDRE (Setup_fdre_C_R)       -0.429    14.665    tog0/tim0/tim0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.952ns (19.087%)  route 4.036ns (80.913%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.780    10.141    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  tog0/tim0/tim0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.515    14.856    tog0/tim0/tim0/CLK
    SLICE_X7Y40          FDRE                                         r  tog0/tim0/tim0/count_reg[20]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X7Y40          FDRE (Setup_fdre_C_R)       -0.429    14.665    tog0/tim0/tim0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.952ns (19.347%)  route 3.969ns (80.653%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.713    10.074    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  tog0/tim0/tim0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.515    14.856    tog0/tim0/tim0/CLK
    SLICE_X5Y39          FDRE                                         r  tog0/tim0/tim0/count_reg[16]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.429    14.665    tog0/tim0/tim0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.952ns (19.347%)  route 3.969ns (80.653%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.153    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.986     6.595    tog0/tim0/tim0/state
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.719 f  tog0/tim0/tim0/savedValue[24]_i_1/O
                         net (fo=58, routed)          0.412     7.131    tog0/tim0/tim0/savedValue_reg[9]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.255 f  tog0/tim0/tim0/count[24]_i_12/O
                         net (fo=1, routed)           1.024     8.279    tog0/tim0/tim0/count[24]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.403 f  tog0/tim0/tim0/count[24]_i_4/O
                         net (fo=27, routed)          0.833     9.237    tog0/tim0/tim0/count[24]_i_4_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.124     9.361 r  tog0/tim0/tim0/count[24]_i_1/O
                         net (fo=25, routed)          0.713    10.074    tog0/tim0/tim0/count[24]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  tog0/tim0/tim0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.515    14.856    tog0/tim0/tim0/CLK
    SLICE_X5Y39          FDRE                                         r  tog0/tim0/tim0/count_reg[17]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.429    14.665    tog0/tim0/tim0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  4.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 tog0/tim0/tim0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    tog0/tim0/tim0/CLK
    SLICE_X5Y36          FDRE                                         r  tog0/tim0/tim0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  tog0/tim0/tim0/count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.794    tog0/tim0/tim0/count[0]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.045     1.839 r  tog0/tim0/tim0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    tog0/tim0/tim0/count[0]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  tog0/tim0/tim0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     1.986    tog0/tim0/tim0/CLK
    SLICE_X5Y36          FDRE                                         r  tog0/tim0/tim0/count_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091     1.563    tog0/tim0/tim0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 tog0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    tog0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  tog0/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.183     1.798    tog0/tim0/tim0/out[0]
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  tog0/tim0/tim0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    tog0/nextState[0]
    SLICE_X4Y37          FDRE                                         r  tog0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    tog0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.091     1.564    tog0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 tog0/tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.572%)  route 0.197ns (51.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    tog0/tim0/tim0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  tog0/tim0/tim0/state_reg[0]/Q
                         net (fo=29, routed)          0.197     1.811    tog0/tim0/tim0/state_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.045     1.856 r  tog0/tim0/tim0/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    tog0/tim0/tim0/state[0]_i_1__0_n_0
    SLICE_X4Y37          FDRE                                         r  tog0/tim0/tim0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    tog0/tim0/tim0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/tim0/tim0/state_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.092     1.565    tog0/tim0/tim0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 tog0/tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.137%)  route 0.255ns (57.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    tog0/tim0/tim0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  tog0/tim0/tim0/state_reg[0]/Q
                         net (fo=29, routed)          0.255     1.870    tog0/tim0/tim0/state_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.915 r  tog0/tim0/tim0/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.915    tog0/tim0/tim0/nextCount[12]
    SLICE_X7Y38          FDRE                                         r  tog0/tim0/tim0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.989    tog0/tim0/tim0/CLK
    SLICE_X7Y38          FDRE                                         r  tog0/tim0/tim0/count_reg[12]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.092     1.582    tog0/tim0/tim0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 tog0/tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.955%)  route 0.257ns (58.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    tog0/tim0/tim0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  tog0/tim0/tim0/state_reg[0]/Q
                         net (fo=29, routed)          0.257     1.871    tog0/tim0/tim0/state_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  tog0/tim0/tim0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.916    tog0/tim0/tim0/nextCount[9]
    SLICE_X5Y37          FDRE                                         r  tog0/tim0/tim0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    tog0/tim0/tim0/CLK
    SLICE_X5Y37          FDRE                                         r  tog0/tim0/tim0/count_reg[9]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092     1.578    tog0/tim0/tim0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 tog0/tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.398%)  route 0.263ns (58.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    tog0/tim0/tim0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  tog0/tim0/tim0/state_reg[0]/Q
                         net (fo=29, routed)          0.263     1.877    tog0/tim0/tim0/state_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.922 r  tog0/tim0/tim0/count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.922    tog0/tim0/tim0/nextCount[13]
    SLICE_X7Y38          FDRE                                         r  tog0/tim0/tim0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.989    tog0/tim0/tim0/CLK
    SLICE_X7Y38          FDRE                                         r  tog0/tim0/tim0/count_reg[13]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.092     1.582    tog0/tim0/tim0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 tog0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.994%)  route 0.247ns (57.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    tog0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  tog0/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.247     1.861    tog0/tim0/tim0/out[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I3_O)        0.045     1.906 r  tog0/tim0/tim0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    tog0/nextState[1]
    SLICE_X4Y37          FDRE                                         r  tog0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    tog0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.092     1.565    tog0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 tog0/tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.840%)  route 0.269ns (59.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    tog0/tim0/tim0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  tog0/tim0/tim0/state_reg[0]/Q
                         net (fo=29, routed)          0.269     1.884    tog0/tim0/tim0/state_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I1_O)        0.045     1.929 r  tog0/tim0/tim0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.929    tog0/tim0/tim0/count[4]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  tog0/tim0/tim0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     1.986    tog0/tim0/tim0/CLK
    SLICE_X7Y36          FDRE                                         r  tog0/tim0/tim0/count_reg[4]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.092     1.579    tog0/tim0/tim0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 tog0/tim0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/tim0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.933%)  route 0.346ns (65.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    tog0/tim0/tim0/CLK
    SLICE_X4Y37          FDRE                                         r  tog0/tim0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  tog0/tim0/tim0/state_reg[0]/Q
                         net (fo=29, routed)          0.346     1.961    tog0/tim0/tim0/state_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I1_O)        0.045     2.006 r  tog0/tim0/tim0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.006    tog0/tim0/tim0/count[3]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  tog0/tim0/tim0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     1.986    tog0/tim0/tim0/CLK
    SLICE_X7Y36          FDRE                                         r  tog0/tim0/tim0/count_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.092     1.579    tog0/tim0/tim0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 tog0/tim0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tog0/tim0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.532%)  route 0.337ns (64.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tog0/tim0/state_reg[0]/Q
                         net (fo=40, routed)          0.337     1.953    tog0/tim0/state
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.045     1.998 r  tog0/tim0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.998    tog0/tim0/reloadRequest
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.989    tog0/tim0/CLK
    SLICE_X5Y38          FDRE                                         r  tog0/tim0/state_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.091     1.565    tog0/tim0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37    tog0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37    tog0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    tog0/tim0/savedValue_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    tog0/tim0/savedValue_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    tog0/tim0/savedValue_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    tog0/tim0/savedValue_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    tog0/tim0/savedValue_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    tog0/tim0/savedValue_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    tog0/tim0/savedValue_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    tog0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    tog0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    tog0/tim0/savedValue_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    tog0/tim0/savedValue_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    tog0/tim0/savedValue_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    tog0/tim0/savedValue_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    tog0/tim0/savedValue_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    tog0/tim0/savedValue_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    tog0/tim0/savedValue_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    tog0/tim0/savedValue_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    tog0/tim0/tim0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    tog0/tim0/tim0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    tog0/tim0/tim0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    tog0/tim0/tim0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    tog0/tim0/tim0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    tog0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    tog0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    tog0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    tog0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    tog0/tim0/savedValue_reg[17]/C



