

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Sun Nov 23 21:46:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Halfband_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     320|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     320|      96|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------------+--------------------------------------+---------------------+
    |                  Instance                 |                Module                |      Expression     |
    +-------------------------------------------+--------------------------------------+---------------------+
    |am_addmul_16s_16s_15ns_32_4_1_U100         |am_addmul_16s_16s_15ns_32_4_1         |       (i0 + i1) * i2|
    |ama_addmuladd_16s_16s_13s_32s_32_4_1_U101  |ama_addmuladd_16s_16s_13s_32s_32_4_1  |  (i0 + i1) * i2 + i3|
    +-------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |FIR_delays_read_1_reg_123      |  16|   0|   16|          0|
    |FIR_delays_read_2_reg_128      |  16|   0|   16|          0|
    |FIR_delays_read_5_reg_133      |  16|   0|   16|          0|
    |FIR_delays_read_8_int_reg      |  16|   0|   16|          0|
    |FIR_delays_read_9_int_reg      |  16|   0|   16|          0|
    |FIR_delays_read_int_reg        |  16|   0|   16|          0|
    |FIR_delays_write_int_reg       |  16|   0|   16|          0|
    |FIR_delays_write_read_reg_117  |  16|   0|   16|          0|
    |FIR_delays_read_1_reg_123      |  64|  32|   16|          0|
    |FIR_delays_read_2_reg_128      |  64|  32|   16|          0|
    |FIR_delays_write_read_reg_117  |  64|  32|   16|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 320|  96|  176|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       FIR_filter.2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       FIR_filter.2|  return value|
|ap_return_0        |  out|   16|  ap_ctrl_hs|       FIR_filter.2|  return value|
|ap_return_1        |  out|   16|  ap_ctrl_hs|       FIR_filter.2|  return value|
|ap_return_2        |  out|   16|  ap_ctrl_hs|       FIR_filter.2|  return value|
|ap_return_3        |  out|   16|  ap_ctrl_hs|       FIR_filter.2|  return value|
|FIR_delays_read    |   in|   16|     ap_none|    FIR_delays_read|        scalar|
|FIR_delays_read_8  |   in|   16|     ap_none|  FIR_delays_read_8|        scalar|
|FIR_delays_read_9  |   in|   16|     ap_none|  FIR_delays_read_9|        scalar|
|FIR_delays_write   |   in|   16|     ap_none|   FIR_delays_write|        scalar|
+-------------------+-----+-----+------------+-------------------+--------------+

