
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/pa.fromHdl.tcl
# create_project -name Processor -dir "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/planAhead_run_4" -part xc6slx45csg324-3
create_project: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 424.348 ; gain = 54.934
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "TopModule.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/TopModule.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {RegPC.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Register.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegEnWrite.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {InstructionnReg.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DR.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_tx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_rx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ProcessorCore.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Memory.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {baud_rate_generator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TopModule.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top TopModule $srcset
# add_files [list {TopModule.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/RegPC.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/Register.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/RegEnWrite.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/InstructionnReg.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/DR.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/Decoder.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/Counter.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/ALU.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/ProcessorCore.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/Memory.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/baud_rate_generator.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/TopModule.v" into library work
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/TopModule.ucf]
Finished Parsing UCF File [C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/TopModule.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 94fa446e
open_rtl_design: Time (s): elapsed = 00:00:30 . Memory (MB): peak = 616.359 ; gain = 179.453
update_compile_order -fileset sim_1
startgroup
set_property package_pin C14 [get_ports reset]
endgroup
startgroup
set_property package_pin A16 [get_ports rx]
endgroup
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Aug 03 00:47:08 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
