{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1589098844029 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arithmetic_processor EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"arithmetic_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589098844045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589098844078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589098844078 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589098844165 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589098844175 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589098845222 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 3127 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589098845227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 3128 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589098845227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 3129 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589098845227 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589098845227 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589098845234 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "134 134 " "No exact pin location assignment(s) for 134 pins of 134 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[7\] " "Pin A_REG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[6\] " "Pin A_REG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[5\] " "Pin A_REG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[4\] " "Pin A_REG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[3\] " "Pin A_REG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[2\] " "Pin A_REG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[1\] " "Pin A_REG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[0\] " "Pin A_REG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[7\] " "Pin ALU_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[6\] " "Pin ALU_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[5\] " "Pin ALU_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[4\] " "Pin ALU_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[3\] " "Pin ALU_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[2\] " "Pin ALU_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[1\] " "Pin ALU_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[0\] " "Pin ALU_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[15\] " "Pin CURRENT_INSTR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[15] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[14\] " "Pin CURRENT_INSTR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[14] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[13\] " "Pin CURRENT_INSTR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[13] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[12\] " "Pin CURRENT_INSTR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[12] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[11\] " "Pin CURRENT_INSTR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[11] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[10\] " "Pin CURRENT_INSTR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[10] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[9\] " "Pin CURRENT_INSTR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[9] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[8\] " "Pin CURRENT_INSTR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[8] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[7\] " "Pin CURRENT_INSTR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[6\] " "Pin CURRENT_INSTR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[5\] " "Pin CURRENT_INSTR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[4\] " "Pin CURRENT_INSTR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[3\] " "Pin CURRENT_INSTR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[2\] " "Pin CURRENT_INSTR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[1\] " "Pin CURRENT_INSTR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CURRENT_INSTR\[0\] " "Pin CURRENT_INSTR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CURRENT_INSTR[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1069 936 "CURRENT_INSTR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CURRENT_INSTR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[9\] " "Pin DATA_MEM_ADDR_IN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[9] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[8\] " "Pin DATA_MEM_ADDR_IN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[8] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[7\] " "Pin DATA_MEM_ADDR_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[6\] " "Pin DATA_MEM_ADDR_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[5\] " "Pin DATA_MEM_ADDR_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[4\] " "Pin DATA_MEM_ADDR_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[3\] " "Pin DATA_MEM_ADDR_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[2\] " "Pin DATA_MEM_ADDR_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[1\] " "Pin DATA_MEM_ADDR_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR_IN\[0\] " "Pin DATA_MEM_ADDR_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR_IN[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1112 848 1083 1128 "DATA_MEM_ADDR_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[15\] " "Pin DATA_MEM_DATA_IN\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[15] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[14\] " "Pin DATA_MEM_DATA_IN\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[14] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[13\] " "Pin DATA_MEM_DATA_IN\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[13] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[12\] " "Pin DATA_MEM_DATA_IN\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[12] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[11\] " "Pin DATA_MEM_DATA_IN\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[11] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[10\] " "Pin DATA_MEM_DATA_IN\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[10] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[9\] " "Pin DATA_MEM_DATA_IN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[9] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[8\] " "Pin DATA_MEM_DATA_IN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[8] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[7\] " "Pin DATA_MEM_DATA_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[6\] " "Pin DATA_MEM_DATA_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[5\] " "Pin DATA_MEM_DATA_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[4\] " "Pin DATA_MEM_DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[3\] " "Pin DATA_MEM_DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[2\] " "Pin DATA_MEM_DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[1\] " "Pin DATA_MEM_DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_IN\[0\] " "Pin DATA_MEM_DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_IN[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1136 848 1085 1152 "DATA_MEM_DATA_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[15\] " "Pin DATA_MEM_DATA_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[15] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[14\] " "Pin DATA_MEM_DATA_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[14] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[13\] " "Pin DATA_MEM_DATA_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[13] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[12\] " "Pin DATA_MEM_DATA_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[12] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[11\] " "Pin DATA_MEM_DATA_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[11] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[10\] " "Pin DATA_MEM_DATA_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[10] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[9\] " "Pin DATA_MEM_DATA_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[9] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[8\] " "Pin DATA_MEM_DATA_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[8] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[7\] " "Pin DATA_MEM_DATA_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[6\] " "Pin DATA_MEM_DATA_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[5\] " "Pin DATA_MEM_DATA_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[4\] " "Pin DATA_MEM_DATA_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[3\] " "Pin DATA_MEM_DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[2\] " "Pin DATA_MEM_DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[1\] " "Pin DATA_MEM_DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_DATA_OUT\[0\] " "Pin DATA_MEM_DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_DATA_OUT[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1160 848 1096 1176 "DATA_MEM_DATA_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[3\] " "Pin DEBUG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DEBUG[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 336 872 1048 352 "DEBUG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[2\] " "Pin DEBUG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DEBUG[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 336 872 1048 352 "DEBUG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[1\] " "Pin DEBUG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DEBUG[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 336 872 1048 352 "DEBUG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG\[0\] " "Pin DEBUG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DEBUG[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 336 872 1048 352 "DEBUG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMMEDIATE\[7\] " "Pin IMMEDIATE\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMMEDIATE[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1184 848 1028 1200 "IMMEDIATE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMMEDIATE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMMEDIATE\[6\] " "Pin IMMEDIATE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMMEDIATE[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1184 848 1028 1200 "IMMEDIATE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMMEDIATE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMMEDIATE\[5\] " "Pin IMMEDIATE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMMEDIATE[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1184 848 1028 1200 "IMMEDIATE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMMEDIATE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMMEDIATE\[4\] " "Pin IMMEDIATE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMMEDIATE[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1184 848 1028 1200 "IMMEDIATE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMMEDIATE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMMEDIATE\[3\] " "Pin IMMEDIATE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMMEDIATE[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1184 848 1028 1200 "IMMEDIATE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMMEDIATE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMMEDIATE\[2\] " "Pin IMMEDIATE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMMEDIATE[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1184 848 1028 1200 "IMMEDIATE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMMEDIATE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMMEDIATE\[1\] " "Pin IMMEDIATE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMMEDIATE[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1184 848 1028 1200 "IMMEDIATE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMMEDIATE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMMEDIATE\[0\] " "Pin IMMEDIATE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IMMEDIATE[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1184 848 1028 1200 "IMMEDIATE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMMEDIATE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[9\] " "Pin INSTR_MEM_ADDRESS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[9] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[8\] " "Pin INSTR_MEM_ADDRESS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[8] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[7\] " "Pin INSTR_MEM_ADDRESS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[6\] " "Pin INSTR_MEM_ADDRESS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[5\] " "Pin INSTR_MEM_ADDRESS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[4\] " "Pin INSTR_MEM_ADDRESS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[3\] " "Pin INSTR_MEM_ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[2\] " "Pin INSTR_MEM_ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[1\] " "Pin INSTR_MEM_ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTR_MEM_ADDRESS\[0\] " "Pin INSTR_MEM_ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INSTR_MEM_ADDRESS[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1091 912 "INSTR_MEM_ADDRESS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INSTR_MEM_ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_REG\[7\] " "Pin Q_REG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_REG[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "Q_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_REG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_REG\[6\] " "Pin Q_REG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_REG[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "Q_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_REG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_REG\[5\] " "Pin Q_REG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_REG[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "Q_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_REG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_REG\[4\] " "Pin Q_REG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_REG[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "Q_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_REG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_REG\[3\] " "Pin Q_REG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_REG[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "Q_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_REG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_REG\[2\] " "Pin Q_REG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_REG[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "Q_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_REG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_REG\[1\] " "Pin Q_REG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_REG[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "Q_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_REG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_REG\[0\] " "Pin Q_REG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_REG[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "Q_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_REG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[7\] " "Pin RF_A_READ_PORT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[6\] " "Pin RF_A_READ_PORT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[5\] " "Pin RF_A_READ_PORT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[4\] " "Pin RF_A_READ_PORT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[3\] " "Pin RF_A_READ_PORT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[2\] " "Pin RF_A_READ_PORT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[1\] " "Pin RF_A_READ_PORT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[0\] " "Pin RF_A_READ_PORT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[7\] " "Pin RF_B_READ_PORT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[6\] " "Pin RF_B_READ_PORT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[5\] " "Pin RF_B_READ_PORT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[4\] " "Pin RF_B_READ_PORT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[3\] " "Pin RF_B_READ_PORT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[2\] " "Pin RF_B_READ_PORT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[1\] " "Pin RF_B_READ_PORT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[0\] " "Pin RF_B_READ_PORT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_ADDR\[2\] " "Pin RF_W_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_ADDR[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 944 848 1039 960 "RF_W_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_ADDR\[1\] " "Pin RF_W_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_ADDR[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 944 848 1039 960 "RF_W_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_ADDR\[0\] " "Pin RF_W_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_ADDR[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 944 848 1039 960 "RF_W_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[7\] " "Pin RF_W_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[6\] " "Pin RF_W_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[5\] " "Pin RF_W_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[4\] " "Pin RF_W_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[3\] " "Pin RF_W_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[2\] " "Pin RF_W_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[1\] " "Pin RF_W_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[0\] " "Pin RF_W_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 64 -608 -440 80 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUTO " "Pin AUTO not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUTO } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 -608 -440 48 "AUTO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RUN " "Pin RUN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RUN } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 0 -608 -440 16 "RUN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RUN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589098845438 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1589098845438 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1589098845650 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1589098845653 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1589098845653 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1589098845653 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1589098845653 ""}
{ "Info" "ISTA_SDC_FOUND" "arithmetic_processor.sdc " "Reading SDC File: 'arithmetic_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589098845660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Front_Panel:inst2\|CLK " "Node: Front_Panel:inst2\|CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589098845673 "|CPU|Front_Panel:inst2|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit:inst3\|OAP\[0\] " "Node: ControlUnit:inst3\|OAP\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589098845673 "|CPU|ControlUnit:inst3|OAP[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RUN " "Node: RUN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589098845673 "|CPU|RUN"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1589098845684 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1589098845684 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1589098845684 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1589098845684 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1589098845684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Front_Panel:inst2\|CLK  " "Automatically promoted node Front_Panel:inst2\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Front_Panel:inst2\|CLK " "Destination node Front_Panel:inst2\|CLK" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Front_Panel:inst2|CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845753 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589098845753 ""}  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Front_Panel:inst2|CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845754 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|ap_function:ALU\|Mux1~0  " "Automatically promoted node Datapath:inst\|ap_function:ALU\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845754 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|ap_function:ALU|Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1424 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 3119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589098845755 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2861 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2996 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 3120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845756 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589098845756 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2754 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 3030 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1093 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1514 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845756 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589098845756 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2795 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 3044 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1095 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1531 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1532 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845758 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589098845758 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2789 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845758 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 3038 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1516 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1526 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1756 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845759 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589098845759 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2792 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 3049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1542 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589098845760 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589098845760 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2786 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845760 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1532 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589098845760 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1515 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589098845760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589098845967 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589098845969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589098845969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589098845971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589098845973 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589098845975 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589098845975 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589098845976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589098845994 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1589098845995 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589098845995 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "134 unused 3.3V 3 131 0 " "Number of I/O pins in group: 134 (unused VREF, 3.3V VCCIO, 3 input, 131 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1589098845998 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1589098845998 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1589098845998 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589098846000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589098846000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589098846000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589098846000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589098846000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589098846000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589098846000 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589098846000 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1589098846000 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1589098846000 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589098846086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589098849714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589098850284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589098850299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589098851031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589098851032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589098851248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X36_Y39 X47_Y51 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } { { "loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} 36 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1589098853196 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589098853196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589098853493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1589098853496 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1589098853496 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589098853496 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1589098853537 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589098853542 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "131 " "Found 131 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[7\] 0 " "Pin \"A_REG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[6\] 0 " "Pin \"A_REG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[5\] 0 " "Pin \"A_REG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[4\] 0 " "Pin \"A_REG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[3\] 0 " "Pin \"A_REG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[2\] 0 " "Pin \"A_REG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[1\] 0 " "Pin \"A_REG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[0\] 0 " "Pin \"A_REG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[7\] 0 " "Pin \"ALU_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[6\] 0 " "Pin \"ALU_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[5\] 0 " "Pin \"ALU_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[4\] 0 " "Pin \"ALU_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[3\] 0 " "Pin \"ALU_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[2\] 0 " "Pin \"ALU_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[1\] 0 " "Pin \"ALU_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[0\] 0 " "Pin \"ALU_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[15\] 0 " "Pin \"CURRENT_INSTR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[14\] 0 " "Pin \"CURRENT_INSTR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[13\] 0 " "Pin \"CURRENT_INSTR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[12\] 0 " "Pin \"CURRENT_INSTR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[11\] 0 " "Pin \"CURRENT_INSTR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[10\] 0 " "Pin \"CURRENT_INSTR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[9\] 0 " "Pin \"CURRENT_INSTR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[8\] 0 " "Pin \"CURRENT_INSTR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[7\] 0 " "Pin \"CURRENT_INSTR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[6\] 0 " "Pin \"CURRENT_INSTR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[5\] 0 " "Pin \"CURRENT_INSTR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[4\] 0 " "Pin \"CURRENT_INSTR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[3\] 0 " "Pin \"CURRENT_INSTR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[2\] 0 " "Pin \"CURRENT_INSTR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[1\] 0 " "Pin \"CURRENT_INSTR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CURRENT_INSTR\[0\] 0 " "Pin \"CURRENT_INSTR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[9\] 0 " "Pin \"DATA_MEM_ADDR_IN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[8\] 0 " "Pin \"DATA_MEM_ADDR_IN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[7\] 0 " "Pin \"DATA_MEM_ADDR_IN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[6\] 0 " "Pin \"DATA_MEM_ADDR_IN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[5\] 0 " "Pin \"DATA_MEM_ADDR_IN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[4\] 0 " "Pin \"DATA_MEM_ADDR_IN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[3\] 0 " "Pin \"DATA_MEM_ADDR_IN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[2\] 0 " "Pin \"DATA_MEM_ADDR_IN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[1\] 0 " "Pin \"DATA_MEM_ADDR_IN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR_IN\[0\] 0 " "Pin \"DATA_MEM_ADDR_IN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[15\] 0 " "Pin \"DATA_MEM_DATA_IN\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[14\] 0 " "Pin \"DATA_MEM_DATA_IN\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[13\] 0 " "Pin \"DATA_MEM_DATA_IN\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[12\] 0 " "Pin \"DATA_MEM_DATA_IN\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[11\] 0 " "Pin \"DATA_MEM_DATA_IN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[10\] 0 " "Pin \"DATA_MEM_DATA_IN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[9\] 0 " "Pin \"DATA_MEM_DATA_IN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[8\] 0 " "Pin \"DATA_MEM_DATA_IN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[7\] 0 " "Pin \"DATA_MEM_DATA_IN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[6\] 0 " "Pin \"DATA_MEM_DATA_IN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[5\] 0 " "Pin \"DATA_MEM_DATA_IN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[4\] 0 " "Pin \"DATA_MEM_DATA_IN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[3\] 0 " "Pin \"DATA_MEM_DATA_IN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[2\] 0 " "Pin \"DATA_MEM_DATA_IN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[1\] 0 " "Pin \"DATA_MEM_DATA_IN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_IN\[0\] 0 " "Pin \"DATA_MEM_DATA_IN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[15\] 0 " "Pin \"DATA_MEM_DATA_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[14\] 0 " "Pin \"DATA_MEM_DATA_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[13\] 0 " "Pin \"DATA_MEM_DATA_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[12\] 0 " "Pin \"DATA_MEM_DATA_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[11\] 0 " "Pin \"DATA_MEM_DATA_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[10\] 0 " "Pin \"DATA_MEM_DATA_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[9\] 0 " "Pin \"DATA_MEM_DATA_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[8\] 0 " "Pin \"DATA_MEM_DATA_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[7\] 0 " "Pin \"DATA_MEM_DATA_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[6\] 0 " "Pin \"DATA_MEM_DATA_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[5\] 0 " "Pin \"DATA_MEM_DATA_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[4\] 0 " "Pin \"DATA_MEM_DATA_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[3\] 0 " "Pin \"DATA_MEM_DATA_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[2\] 0 " "Pin \"DATA_MEM_DATA_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[1\] 0 " "Pin \"DATA_MEM_DATA_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_DATA_OUT\[0\] 0 " "Pin \"DATA_MEM_DATA_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[3\] 0 " "Pin \"DEBUG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[2\] 0 " "Pin \"DEBUG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[1\] 0 " "Pin \"DEBUG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG\[0\] 0 " "Pin \"DEBUG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMMEDIATE\[7\] 0 " "Pin \"IMMEDIATE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMMEDIATE\[6\] 0 " "Pin \"IMMEDIATE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMMEDIATE\[5\] 0 " "Pin \"IMMEDIATE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMMEDIATE\[4\] 0 " "Pin \"IMMEDIATE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMMEDIATE\[3\] 0 " "Pin \"IMMEDIATE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMMEDIATE\[2\] 0 " "Pin \"IMMEDIATE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMMEDIATE\[1\] 0 " "Pin \"IMMEDIATE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IMMEDIATE\[0\] 0 " "Pin \"IMMEDIATE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[9\] 0 " "Pin \"INSTR_MEM_ADDRESS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[8\] 0 " "Pin \"INSTR_MEM_ADDRESS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[7\] 0 " "Pin \"INSTR_MEM_ADDRESS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[6\] 0 " "Pin \"INSTR_MEM_ADDRESS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[5\] 0 " "Pin \"INSTR_MEM_ADDRESS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[4\] 0 " "Pin \"INSTR_MEM_ADDRESS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[3\] 0 " "Pin \"INSTR_MEM_ADDRESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[2\] 0 " "Pin \"INSTR_MEM_ADDRESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[1\] 0 " "Pin \"INSTR_MEM_ADDRESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INSTR_MEM_ADDRESS\[0\] 0 " "Pin \"INSTR_MEM_ADDRESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_REG\[7\] 0 " "Pin \"Q_REG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_REG\[6\] 0 " "Pin \"Q_REG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_REG\[5\] 0 " "Pin \"Q_REG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_REG\[4\] 0 " "Pin \"Q_REG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_REG\[3\] 0 " "Pin \"Q_REG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_REG\[2\] 0 " "Pin \"Q_REG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_REG\[1\] 0 " "Pin \"Q_REG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_REG\[0\] 0 " "Pin \"Q_REG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[7\] 0 " "Pin \"RF_A_READ_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[6\] 0 " "Pin \"RF_A_READ_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[5\] 0 " "Pin \"RF_A_READ_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[4\] 0 " "Pin \"RF_A_READ_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[3\] 0 " "Pin \"RF_A_READ_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[2\] 0 " "Pin \"RF_A_READ_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[1\] 0 " "Pin \"RF_A_READ_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[0\] 0 " "Pin \"RF_A_READ_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[7\] 0 " "Pin \"RF_B_READ_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[6\] 0 " "Pin \"RF_B_READ_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[5\] 0 " "Pin \"RF_B_READ_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[4\] 0 " "Pin \"RF_B_READ_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[3\] 0 " "Pin \"RF_B_READ_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[2\] 0 " "Pin \"RF_B_READ_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[1\] 0 " "Pin \"RF_B_READ_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[0\] 0 " "Pin \"RF_B_READ_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_ADDR\[2\] 0 " "Pin \"RF_W_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_ADDR\[1\] 0 " "Pin \"RF_W_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_ADDR\[0\] 0 " "Pin \"RF_W_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[7\] 0 " "Pin \"RF_W_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[6\] 0 " "Pin \"RF_W_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[5\] 0 " "Pin \"RF_W_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[4\] 0 " "Pin \"RF_W_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[3\] 0 " "Pin \"RF_W_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[2\] 0 " "Pin \"RF_W_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[1\] 0 " "Pin \"RF_W_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[0\] 0 " "Pin \"RF_W_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1589098853571 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1589098853571 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589098854002 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589098854090 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589098854522 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589098855102 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589098855124 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1589098855316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.fit.smsg " "Generated suppressed messages file D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589098855532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589098856002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 11:20:56 2020 " "Processing ended: Sun May 10 11:20:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589098856002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589098856002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589098856002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589098856002 ""}
