DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "UNISIM"
unitName "Vcomponents"
)
]
instances [
(Instance
name "Udcm_phases"
duLibraryName "hsio"
duName "cg_dcm_phases"
elements [
]
mwi 0
uid 1865,0
)
(Instance
name "Ubufgmux"
duLibraryName "unisim"
duName "BUFGMUX_VIRTEX4"
elements [
]
mwi 0
uid 1934,0
)
(Instance
name "Ubufgmux1"
duLibraryName "unisim"
duName "BUFGMUX_VIRTEX4"
elements [
]
mwi 0
uid 1959,0
)
(Instance
name "Ubufg_clk40_out2"
duLibraryName "unisim"
duName "BUFG"
elements [
]
mwi 0
uid 1984,0
)
(Instance
name "Um_power"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 3450,0
)
(Instance
name "Ureset0"
duLibraryName "hsio"
duName "xilinx_reset"
elements [
]
mwi 0
uid 3583,0
)
(Instance
name "Udcm_phases1"
duLibraryName "hsio"
duName "cg_dcm_phases"
elements [
]
mwi 0
uid 3688,0
)
(Instance
name "Ureset1"
duLibraryName "hsio"
duName "xilinx_reset"
elements [
]
mwi 0
uid 3745,0
)
]
libraryRefs [
"ieee"
"UNISIM"
]
)
version "29.1"
appVersion "2008.1b (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clock_reset_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clock_reset_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clock_reset_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clock_reset_top"
)
(vvPair
variable "date"
value "04/28/10"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "clock_reset_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "clock_reset_top"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clock_reset_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clock_reset_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:52:36"
)
(vvPair
variable "unit"
value "clock_reset_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1b (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-32000,72000,-15000,73000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-31800,72000,-21500,73000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-15000,68000,-11000,69000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-14800,68000,-11900,69000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-32000,70000,-15000,71000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-31800,70000,-21900,71000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-36000,70000,-32000,71000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-35800,70000,-34100,71000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-15000,69000,5000,73000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-14800,69200,-5700,70200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-11000,68000,5000,69000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-10800,68000,-9200,69000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-36000,68000,-15000,70000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-28950,68500,-22050,69500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-36000,71000,-32000,72000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-35800,71000,-33800,72000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-36000,72000,-32000,73000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-35800,72000,-33100,73000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-32000,71000,-15000,72000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-31800,71000,-21200,72000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-36000,68000,5000,73000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 694,0
decl (Decl
n "hi"
t "std_logic"
o 23
suid 24,0
)
declText (MLText
uid 695,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,9200,40500,10100"
st "signal hi                : std_logic"
)
)
*13 (Net
uid 956,0
decl (Decl
n "lo"
t "std_logic"
o 24
suid 30,0
)
declText (MLText
uid 957,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,10100,35900,11300"
st "signal lo                : std_logic"
)
)
*14 (SaComponent
uid 1865,0
optionalChildren [
*15 (CptPort
uid 1874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85750,-6375,-85000,-5625"
)
tg (CPTG
uid 1876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1877,0
va (VaSet
)
xt "-84000,-6500,-80200,-5500"
st "CLKIN_IN"
blo "-84000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*16 (CptPort
uid 1878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85750,625,-85000,1375"
)
tg (CPTG
uid 1880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1881,0
va (VaSet
)
xt "-84000,500,-81100,1500"
st "RST_IN"
blo "-84000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
o 2
)
)
)
*17 (CptPort
uid 1882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72000,-6375,-71250,-5625"
)
tg (CPTG
uid 1884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1885,0
va (VaSet
)
xt "-77300,-6500,-73000,-5500"
st "CLK0_OUT"
ju 2
blo "-73000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 3
)
)
)
*18 (CptPort
uid 1886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72000,5625,-71250,6375"
)
tg (CPTG
uid 1888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1889,0
va (VaSet
)
xt "-77800,5500,-73000,6500"
st "CLK90_OUT"
ju 2
blo "-73000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK90_OUT"
t "std_logic"
o 6
)
)
)
*19 (CptPort
uid 1890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72000,-2375,-71250,-1625"
)
tg (CPTG
uid 1892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1893,0
va (VaSet
)
xt "-78800,-2500,-73000,-1500"
st "CLK180_OUT"
ju 2
blo "-73000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK180_OUT"
t "std_logic"
o 7
)
)
)
*20 (CptPort
uid 1894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72000,-1375,-71250,-625"
)
tg (CPTG
uid 1896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1897,0
va (VaSet
)
xt "-78800,-1500,-73000,-500"
st "CLK270_OUT"
ju 2
blo "-73000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK270_OUT"
t "std_logic"
o 8
)
)
)
*21 (CptPort
uid 1898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72000,11625,-71250,12375"
)
tg (CPTG
uid 1900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1901,0
va (VaSet
)
xt "-79100,11500,-73000,12500"
st "LOCKED_OUT"
ju 2
blo "-73000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 9
)
)
)
*22 (CptPort
uid 1902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72000,6625,-71250,7375"
)
tg (CPTG
uid 1904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1905,0
va (VaSet
)
xt "-79900,6500,-73000,7500"
st "CLK2X180_OUT"
ju 2
blo "-73000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK2X180_OUT"
t "std_logic"
o 5
)
)
)
*23 (CptPort
uid 1906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-72000,-5375,-71250,-4625"
)
tg (CPTG
uid 1908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1909,0
va (VaSet
)
xt "-77900,-5500,-73000,-4500"
st "CLK2X_OUT"
ju 2
blo "-73000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK2X_OUT"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 1866,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-85000,-7000,-72000,14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1867,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 1868,0
va (VaSet
font "helvetica,8,1"
)
xt "-85000,8000,-83300,9000"
st "hsio"
blo "-85000,8800"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 1869,0
va (VaSet
font "helvetica,8,1"
)
xt "-85000,9000,-78000,10000"
st "cg_dcm_phases"
blo "-85000,9800"
tm "CptNameMgr"
)
*26 (Text
uid 1870,0
va (VaSet
font "helvetica,8,1"
)
xt "-85000,10000,-78800,11000"
st "Udcm_phases"
blo "-85000,10800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1871,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1872,0
text (MLText
uid 1873,0
va (VaSet
font "clean,8,0"
)
xt "-79500,10000,-79500,10000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*27 (SaComponent
uid 1934,0
optionalChildren [
*28 (CptPort
uid 1955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22000,-6375,-21250,-5625"
)
tg (CPTG
uid 1957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1958,0
va (VaSet
)
xt "-23600,-6500,-23000,-5500"
st "O"
ju 2
blo "-23000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*29 (CptPort
uid 1951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-6375,-30000,-5625"
)
tg (CPTG
uid 1953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1954,0
va (VaSet
)
xt "-29000,-6500,-28300,-5500"
st "I0"
blo "-29000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "I0"
t "std_ulogic"
o 2
)
)
)
*30 (CptPort
uid 1947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-5375,-30000,-4625"
)
tg (CPTG
uid 1949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1950,0
va (VaSet
)
xt "-29000,-5500,-28300,-4500"
st "I1"
blo "-29000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "I1"
t "std_ulogic"
o 3
)
)
)
*31 (CptPort
uid 1943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-8375,-30000,-7625"
)
tg (CPTG
uid 1945,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1946,0
va (VaSet
)
xt "-29000,-8500,-28400,-7500"
st "S"
blo "-29000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 1935,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-30000,-9000,-22000,-4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1936,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 1937,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,-5000,-24850,-4000"
st "unisim"
blo "-27450,-4200"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 1938,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,-4000,-18550,-3000"
st "BUFGMUX_VIRTEX4"
blo "-27450,-3200"
tm "CptNameMgr"
)
*34 (Text
uid 1939,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,-3000,-23250,-2000"
st "Ubufgmux"
blo "-27450,-2200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1940,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1941,0
text (MLText
uid 1942,0
va (VaSet
font "clean,8,0"
)
xt "-26000,-7000,-26000,-7000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*35 (SaComponent
uid 1959,0
optionalChildren [
*36 (CptPort
uid 1980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,3625,-30000,4375"
)
tg (CPTG
uid 1982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1983,0
va (VaSet
)
xt "-29000,3500,-28400,4500"
st "S"
blo "-29000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 4
)
)
)
*37 (CptPort
uid 1976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,6625,-30000,7375"
)
tg (CPTG
uid 1978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1979,0
va (VaSet
)
xt "-29000,6500,-28300,7500"
st "I1"
blo "-29000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "I1"
t "std_ulogic"
o 3
)
)
)
*38 (CptPort
uid 1972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,5625,-30000,6375"
)
tg (CPTG
uid 1974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1975,0
va (VaSet
)
xt "-29000,5500,-28300,6500"
st "I0"
blo "-29000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "I0"
t "std_ulogic"
o 2
)
)
)
*39 (CptPort
uid 1968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22000,5625,-21250,6375"
)
tg (CPTG
uid 1970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1971,0
va (VaSet
)
xt "-23600,5500,-23000,6500"
st "O"
ju 2
blo "-23000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 1960,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-30000,3000,-22000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1961,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 1962,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,7000,-24850,8000"
st "unisim"
blo "-27450,7800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 1963,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,8000,-18550,9000"
st "BUFGMUX_VIRTEX4"
blo "-27450,8800"
tm "CptNameMgr"
)
*42 (Text
uid 1964,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,9000,-22750,10000"
st "Ubufgmux1"
blo "-27450,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1965,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1966,0
text (MLText
uid 1967,0
va (VaSet
font "clean,8,0"
)
xt "-26000,5000,-26000,5000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*43 (SaComponent
uid 1984,0
optionalChildren [
*44 (CptPort
uid 1993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25750,-375,-25000,375"
)
tg (CPTG
uid 1995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1996,0
va (VaSet
)
xt "-24000,-500,-23800,500"
st "I"
blo "-24000,300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*45 (CptPort
uid 1997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1998,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22000,-375,-21250,375"
)
tg (CPTG
uid 1999,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2000,0
va (VaSet
)
xt "-23600,-500,-23000,500"
st "O"
ju 2
blo "-23000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 1985,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-25000,-1000,-22000,2000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1986,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 1987,0
va (VaSet
font "helvetica,8,1"
)
xt "-21300,0,-18700,1000"
st "unisim"
blo "-21300,800"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 1988,0
va (VaSet
font "helvetica,8,1"
)
xt "-21300,1000,-19000,2000"
st "BUFG"
blo "-21300,1800"
tm "CptNameMgr"
)
*48 (Text
uid 1989,0
va (VaSet
font "helvetica,8,1"
)
xt "-21300,2000,-13500,3000"
st "Ubufg_clk40_out2"
blo "-21300,2800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1990,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1991,0
text (MLText
uid 1992,0
va (VaSet
font "clean,8,0"
)
xt "-21000,-1000,-21000,-1000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*49 (Net
uid 2262,0
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 43,0
)
declText (MLText
uid 2263,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*50 (Net
uid 2264,0
decl (Decl
n "rst40"
t "std_logic"
o 13
suid 44,0
)
declText (MLText
uid 2265,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*51 (Net
uid 2268,0
decl (Decl
n "rst_ro"
t "std_logic"
o 14
suid 46,0
)
declText (MLText
uid 2269,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*52 (Net
uid 2272,0
decl (Decl
n "clk_ro"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 48,0
)
declText (MLText
uid 2273,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*53 (Net
uid 2282,0
decl (Decl
n "readout_mode80"
t "std_logic"
o 2
suid 53,0
)
declText (MLText
uid 2283,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*54 (Net
uid 2284,0
decl (Decl
n "clk40_90"
t "std_logic"
o 16
suid 54,0
)
declText (MLText
uid 2285,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*55 (Net
uid 2288,0
decl (Decl
n "clk_abc_dclk"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 56,0
)
declText (MLText
uid 2289,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*56 (Net
uid 2294,0
decl (Decl
n "clk40"
t "std_ulogic"
o 5
suid 59,0
)
declText (MLText
uid 2295,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*57 (Net
uid 2296,0
decl (Decl
n "clk40_90_x2"
t "std_logic"
o 17
suid 60,0
)
declText (MLText
uid 2297,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*58 (PortIoOut
uid 2328,0
shape (CompositeShape
uid 2329,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2330,0
sl 0
ro 270
xt "4500,-13375,6000,-12625"
)
(Line
uid 2331,0
sl 0
ro 270
xt "4000,-13000,4500,-13000"
pts [
"4000,-13000"
"4500,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2332,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2333,0
va (VaSet
isHidden 1
)
xt "7000,-13500,9900,-12500"
st "clk_bco"
blo "7000,-12700"
tm "WireNameMgr"
)
)
)
*59 (PortIoOut
uid 2376,0
shape (CompositeShape
uid 2377,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2378,0
sl 0
ro 270
xt "-8500,31625,-7000,32375"
)
(Line
uid 2379,0
sl 0
ro 270
xt "-9000,32000,-8500,32000"
pts [
"-9000,32000"
"-8500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2380,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2381,0
va (VaSet
isHidden 1
)
xt "-6000,31500,-3700,32500"
st "clk_ro"
blo "-6000,32300"
tm "WireNameMgr"
)
)
)
*60 (PortIoOut
uid 2388,0
shape (CompositeShape
uid 2389,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2390,0
sl 0
ro 270
xt "4500,5625,6000,6375"
)
(Line
uid 2391,0
sl 0
ro 270
xt "4000,6000,4500,6000"
pts [
"4000,6000"
"4500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2392,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2393,0
va (VaSet
isHidden 1
)
xt "7000,5500,12300,6500"
st "clk_abc_dclk"
blo "7000,6300"
tm "WireNameMgr"
)
)
)
*61 (PortIoOut
uid 2394,0
shape (CompositeShape
uid 2395,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2396,0
sl 0
ro 270
xt "-8500,30625,-7000,31375"
)
(Line
uid 2397,0
sl 0
ro 270
xt "-9000,31000,-8500,31000"
pts [
"-9000,31000"
"-8500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2398,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2399,0
va (VaSet
isHidden 1
)
xt "-6000,30500,-3700,31500"
st "rst_ro"
blo "-6000,31300"
tm "WireNameMgr"
)
)
)
*62 (PortIoIn
uid 2422,0
shape (CompositeShape
uid 2423,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2424,0
sl 0
ro 270
xt "-42000,-8375,-40500,-7625"
)
(Line
uid 2425,0
sl 0
ro 270
xt "-40500,-8000,-40000,-8000"
pts [
"-40500,-8000"
"-40000,-8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2426,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2427,0
va (VaSet
isHidden 1
)
xt "-49800,-8500,-43000,-7500"
st "readout_mode80"
ju 2
blo "-43000,-7700"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 2680,0
decl (Decl
n "clkn_ro"
t "std_ulogic"
o 11
suid 69,0
)
declText (MLText
uid 2681,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*64 (PortIoOut
uid 2686,0
shape (CompositeShape
uid 2687,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2688,0
sl 0
ro 270
xt "4500,-18375,6000,-17625"
)
(Line
uid 2689,0
sl 0
ro 270
xt "4000,-18000,4500,-18000"
pts [
"4000,-18000"
"4500,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2690,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2691,0
va (VaSet
isHidden 1
)
xt "7000,-18500,9800,-17500"
st "clkn_ro"
blo "7000,-17700"
tm "WireNameMgr"
)
)
)
*65 (PortIoOut
uid 2792,0
shape (CompositeShape
uid 2793,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2794,0
sl 0
ro 270
xt "4500,-32375,6000,-31625"
)
(Line
uid 2795,0
sl 0
ro 270
xt "4000,-32000,4500,-32000"
pts [
"4000,-32000"
"4500,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2796,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2797,0
va (VaSet
isHidden 1
)
xt "7000,-32500,12700,-31500"
blo "7000,-31700"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 2914,0
decl (Decl
n "clk5"
t "std_logic"
o 6
suid 75,0
)
declText (MLText
uid 2915,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*67 (PortIoOut
uid 2916,0
shape (CompositeShape
uid 2917,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2918,0
sl 0
ro 270
xt "-31500,26625,-30000,27375"
)
(Line
uid 2919,0
sl 0
ro 270
xt "-32000,27000,-31500,27000"
pts [
"-32000,27000"
"-31500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2920,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2921,0
va (VaSet
isHidden 1
)
xt "-29000,26500,-27500,27500"
st "clk5"
blo "-29000,27300"
tm "WireNameMgr"
)
)
)
*68 (SaComponent
uid 3450,0
optionalChildren [
*69 (CptPort
uid 3442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46000,69625,-45250,70375"
)
tg (CPTG
uid 3444,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3445,0
va (VaSet
font "courier,8,0"
)
xt "-48000,69550,-47000,70450"
st "hi"
ju 2
blo "-47000,70250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*70 (CptPort
uid 3446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3447,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46000,70625,-45250,71375"
)
tg (CPTG
uid 3448,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3449,0
va (VaSet
font "courier,8,0"
)
xt "-48000,70550,-47000,71450"
st "lo"
ju 2
blo "-47000,71250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
]
shape (Rectangle
uid 3451,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-52000,69000,-46000,72000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 3452,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 3453,0
va (VaSet
font "courier,8,1"
)
xt "-50400,72000,-47900,72900"
st "utils"
blo "-50400,72700"
tm "BdLibraryNameMgr"
)
*72 (Text
uid 3454,0
va (VaSet
font "courier,8,1"
)
xt "-50400,72900,-46900,73800"
st "m_power"
blo "-50400,73600"
tm "CptNameMgr"
)
*73 (Text
uid 3455,0
va (VaSet
font "courier,8,1"
)
xt "-50400,73800,-46400,74700"
st "Um_power"
blo "-50400,74500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3456,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3457,0
text (MLText
uid 3458,0
va (VaSet
font "courier,8,0"
)
xt "-49500,61000,-49500,61000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*74 (Net
uid 3571,0
decl (Decl
n "clk_bco"
t "std_logic"
o 5
suid 79,0
)
declText (MLText
uid 3572,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*75 (Net
uid 3577,0
decl (Decl
n "clk_dclk"
t "std_logic"
o 18
suid 82,0
)
declText (MLText
uid 3578,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*76 (SaComponent
uid 3583,0
optionalChildren [
*77 (CptPort
uid 3592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51750,14625,-51000,15375"
)
tg (CPTG
uid 3594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3595,0
va (VaSet
)
xt "-50000,14500,-49000,15500"
st "clk"
blo "-50000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
)
)
)
*78 (CptPort
uid 3596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51750,19625,-51000,20375"
)
tg (CPTG
uid 3598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3599,0
va (VaSet
)
xt "-50000,19500,-48700,20500"
st "por"
blo "-50000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "por"
t "std_ulogic"
o 3
)
)
)
*79 (CptPort
uid 3600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51750,17625,-51000,18375"
)
tg (CPTG
uid 3602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3603,0
va (VaSet
)
xt "-50000,17500,-47600,18500"
st "locked"
blo "-50000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "locked"
t "std_logic"
o 2
)
)
)
*80 (CptPort
uid 3604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-43000,14625,-42250,15375"
)
tg (CPTG
uid 3606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3607,0
va (VaSet
)
xt "-46800,14500,-44000,15500"
st "reset_o"
ju 2
blo "-44000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_o"
t "std_ulogic"
o 5
)
)
)
*81 (CptPort
uid 3608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-43000,15625,-42250,16375"
)
tg (CPTG
uid 3610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3611,0
va (VaSet
)
xt "-47300,15500,-44000,16500"
st "reset_no"
ju 2
blo "-44000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_no"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 3584,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-51000,14000,-43000,22000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 3585,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 3586,0
va (VaSet
font "helvetica,8,1"
)
xt "-48150,19000,-46450,20000"
st "hsio"
blo "-48150,19800"
tm "BdLibraryNameMgr"
)
*83 (Text
uid 3587,0
va (VaSet
font "helvetica,8,1"
)
xt "-48150,20000,-42750,21000"
st "xilinx_reset"
blo "-48150,20800"
tm "CptNameMgr"
)
*84 (Text
uid 3588,0
va (VaSet
font "helvetica,8,1"
)
xt "-48150,21000,-44950,22000"
st "Ureset0"
blo "-48150,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3589,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3590,0
text (MLText
uid 3591,0
va (VaSet
)
xt "-66000,20000,-66000,20000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*85 (Net
uid 3624,0
decl (Decl
n "dcm_bco_locked"
t "std_logic"
o 16
suid 86,0
)
declText (MLText
uid 3625,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*86 (Net
uid 3656,0
decl (Decl
n "rst_bco"
t "std_ulogic"
o 17
suid 90,0
)
declText (MLText
uid 3657,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*87 (Net
uid 3678,0
decl (Decl
n "clkn_bco"
t "std_logic"
o 18
suid 93,0
)
declText (MLText
uid 3679,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*88 (PortIoOut
uid 3680,0
shape (CompositeShape
uid 3681,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3682,0
sl 0
ro 270
xt "-62500,-2375,-61000,-1625"
)
(Line
uid 3683,0
sl 0
ro 270
xt "-63000,-2000,-62500,-2000"
pts [
"-63000,-2000"
"-62500,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3684,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3685,0
va (VaSet
isHidden 1
)
xt "-60000,-2500,-56600,-1500"
st "clkn_bco"
blo "-60000,-1700"
tm "WireNameMgr"
)
)
)
*89 (SaComponent
uid 3688,0
optionalChildren [
*90 (CptPort
uid 3697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-84750,36625,-84000,37375"
)
tg (CPTG
uid 3699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3700,0
va (VaSet
)
xt "-83000,36500,-79200,37500"
st "CLKIN_IN"
blo "-83000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*91 (CptPort
uid 3701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-84750,43625,-84000,44375"
)
tg (CPTG
uid 3703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3704,0
va (VaSet
)
xt "-83000,43500,-80100,44500"
st "RST_IN"
blo "-83000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
o 2
)
)
)
*92 (CptPort
uid 3705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-71000,36625,-70250,37375"
)
tg (CPTG
uid 3707,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3708,0
va (VaSet
)
xt "-76300,36500,-72000,37500"
st "CLK0_OUT"
ju 2
blo "-72000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 3
)
)
)
*93 (CptPort
uid 3709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-71000,48625,-70250,49375"
)
tg (CPTG
uid 3711,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3712,0
va (VaSet
)
xt "-76800,48500,-72000,49500"
st "CLK90_OUT"
ju 2
blo "-72000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK90_OUT"
t "std_logic"
o 6
)
)
)
*94 (CptPort
uid 3713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-71000,40625,-70250,41375"
)
tg (CPTG
uid 3715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3716,0
va (VaSet
)
xt "-77800,40500,-72000,41500"
st "CLK180_OUT"
ju 2
blo "-72000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK180_OUT"
t "std_logic"
o 7
)
)
)
*95 (CptPort
uid 3717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-71000,41625,-70250,42375"
)
tg (CPTG
uid 3719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3720,0
va (VaSet
)
xt "-77800,41500,-72000,42500"
st "CLK270_OUT"
ju 2
blo "-72000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK270_OUT"
t "std_logic"
o 8
)
)
)
*96 (CptPort
uid 3721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-71000,54625,-70250,55375"
)
tg (CPTG
uid 3723,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3724,0
va (VaSet
)
xt "-78100,54500,-72000,55500"
st "LOCKED_OUT"
ju 2
blo "-72000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 9
)
)
)
*97 (CptPort
uid 3725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-71000,49625,-70250,50375"
)
tg (CPTG
uid 3727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3728,0
va (VaSet
)
xt "-78900,49500,-72000,50500"
st "CLK2X180_OUT"
ju 2
blo "-72000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK2X180_OUT"
t "std_logic"
o 5
)
)
)
*98 (CptPort
uid 3729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3730,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-71000,37625,-70250,38375"
)
tg (CPTG
uid 3731,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3732,0
va (VaSet
)
xt "-76900,37500,-72000,38500"
st "CLK2X_OUT"
ju 2
blo "-72000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK2X_OUT"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 3689,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-84000,36000,-71000,57000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3690,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 3691,0
va (VaSet
font "helvetica,8,1"
)
xt "-84000,51000,-82300,52000"
st "hsio"
blo "-84000,51800"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 3692,0
va (VaSet
font "helvetica,8,1"
)
xt "-84000,52000,-77000,53000"
st "cg_dcm_phases"
blo "-84000,52800"
tm "CptNameMgr"
)
*101 (Text
uid 3693,0
va (VaSet
font "helvetica,8,1"
)
xt "-84000,53000,-77300,54000"
st "Udcm_phases1"
blo "-84000,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3694,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3695,0
text (MLText
uid 3696,0
va (VaSet
font "clean,8,0"
)
xt "-78500,53000,-78500,53000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*102 (SaComponent
uid 3745,0
optionalChildren [
*103 (CptPort
uid 3754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50750,49625,-50000,50375"
)
tg (CPTG
uid 3756,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3757,0
va (VaSet
)
xt "-49000,49500,-48000,50500"
st "clk"
blo "-49000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
)
)
)
*104 (CptPort
uid 3758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50750,54625,-50000,55375"
)
tg (CPTG
uid 3760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3761,0
va (VaSet
)
xt "-49000,54500,-47700,55500"
st "por"
blo "-49000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "por"
t "std_ulogic"
o 3
)
)
)
*105 (CptPort
uid 3762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50750,52625,-50000,53375"
)
tg (CPTG
uid 3764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3765,0
va (VaSet
)
xt "-49000,52500,-46600,53500"
st "locked"
blo "-49000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "locked"
t "std_logic"
o 2
)
)
)
*106 (CptPort
uid 3766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,49625,-41250,50375"
)
tg (CPTG
uid 3768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3769,0
va (VaSet
)
xt "-45800,49500,-43000,50500"
st "reset_o"
ju 2
blo "-43000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_o"
t "std_ulogic"
o 5
)
)
)
*107 (CptPort
uid 3770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,50625,-41250,51375"
)
tg (CPTG
uid 3772,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3773,0
va (VaSet
)
xt "-46300,50500,-43000,51500"
st "reset_no"
ju 2
blo "-43000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_no"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 3746,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-50000,49000,-42000,57000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 3747,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 3748,0
va (VaSet
font "helvetica,8,1"
)
xt "-47150,54000,-45450,55000"
st "hsio"
blo "-47150,54800"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 3749,0
va (VaSet
font "helvetica,8,1"
)
xt "-47150,55000,-41750,56000"
st "xilinx_reset"
blo "-47150,55800"
tm "CptNameMgr"
)
*110 (Text
uid 3750,0
va (VaSet
font "helvetica,8,1"
)
xt "-47150,56000,-43950,57000"
st "Ureset1"
blo "-47150,56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3751,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3752,0
text (MLText
uid 3753,0
va (VaSet
)
xt "-65000,55000,-65000,55000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*111 (Wire
uid 944,0
shape (OrthoPolyLine
uid 945,0
va (VaSet
vasetType 3
)
xt "-45250,70000,-41000,70000"
pts [
"-45250,70000"
"-41000,70000"
]
)
start &69
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 949,0
va (VaSet
font "courier,8,0"
)
xt "-43000,69100,-42000,70000"
st "hi"
blo "-43000,69800"
tm "WireNameMgr"
)
)
on &12
)
*112 (Wire
uid 950,0
shape (OrthoPolyLine
uid 951,0
va (VaSet
vasetType 3
)
xt "-45250,71000,-41000,71000"
pts [
"-45250,71000"
"-41000,71000"
]
)
start &70
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 955,0
va (VaSet
font "courier,8,0"
)
xt "-43000,70100,-42000,71000"
st "lo"
blo "-43000,70800"
tm "WireNameMgr"
)
)
on &13
)
*113 (Wire
uid 2112,0
optionalChildren [
*114 (BdJunction
uid 2118,0
ps "OnConnectorStrategy"
shape (Circle
uid 2119,0
va (VaSet
vasetType 1
)
xt "-32399,-8399,-31599,-7599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2113,0
va (VaSet
vasetType 3
)
xt "-40000,-8000,-30750,-8000"
pts [
"-40000,-8000"
"-30750,-8000"
]
)
start &62
end &31
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2117,0
va (VaSet
)
xt "-39000,-9000,-32200,-8000"
st "readout_mode80"
blo "-39000,-8200"
tm "WireNameMgr"
)
)
on &53
)
*115 (Wire
uid 2120,0
shape (OrthoPolyLine
uid 2121,0
va (VaSet
vasetType 3
)
xt "-31999,-7999,-30750,4000"
pts [
"-31999,-7999"
"-31999,4000"
"-30750,4000"
]
)
start &114
end &36
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2123,0
va (VaSet
isHidden 1
)
xt "-38000,3000,-31200,4000"
st "readout_mode80"
blo "-38000,3800"
tm "WireNameMgr"
)
)
on &53
)
*116 (Wire
uid 2124,0
optionalChildren [
*117 (BdJunction
uid 2128,0
ps "OnConnectorStrategy"
shape (Circle
uid 2129,0
va (VaSet
vasetType 1
)
xt "-33399,5600,-32599,6400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2125,0
va (VaSet
vasetType 3
)
xt "-71250,6000,-30750,6000"
pts [
"-71250,6000"
"-30750,6000"
]
)
start &18
end &38
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2127,0
va (VaSet
)
xt "-70000,5000,-66500,6000"
st "clk40_90"
blo "-70000,5800"
tm "WireNameMgr"
)
)
on &54
)
*118 (Wire
uid 2130,0
shape (OrthoPolyLine
uid 2131,0
va (VaSet
vasetType 3
)
xt "-32999,0,-25750,6000"
pts [
"-32999,6000"
"-32999,0"
"-25750,0"
]
)
start &117
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2133,0
va (VaSet
)
xt "-30750,-1000,-27250,0"
st "clk40_90"
blo "-30750,-200"
tm "WireNameMgr"
)
)
on &54
)
*119 (Wire
uid 2198,0
shape (OrthoPolyLine
uid 2199,0
va (VaSet
vasetType 3
)
xt "-92000,1000,-85750,1000"
pts [
"-92000,1000"
"-85750,1000"
]
)
end &16
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2201,0
va (VaSet
)
xt "-90250,0,-88250,1000"
st "rst40"
blo "-90250,800"
tm "WireNameMgr"
)
)
on &50
)
*120 (Wire
uid 2212,0
shape (OrthoPolyLine
uid 2213,0
va (VaSet
vasetType 3
)
xt "-22000,31000,-9000,31000"
pts [
"-22000,31000"
"-9000,31000"
]
)
end &61
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2217,0
va (VaSet
)
xt "-21000,30000,-18700,31000"
st "rst_ro"
blo "-21000,30800"
tm "WireNameMgr"
)
)
on &51
)
*121 (Wire
uid 2222,0
shape (OrthoPolyLine
uid 2223,0
va (VaSet
vasetType 3
)
xt "-21250,6000,4000,6000"
pts [
"-21250,6000"
"4000,6000"
]
)
start &39
end &60
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2227,0
va (VaSet
)
xt "-2000,5000,3300,6000"
st "clk_abc_dclk"
blo "-2000,5800"
tm "WireNameMgr"
)
)
on &55
)
*122 (Wire
uid 2232,0
shape (OrthoPolyLine
uid 2233,0
va (VaSet
vasetType 3
)
xt "-22000,32000,-9000,32000"
pts [
"-22000,32000"
"-9000,32000"
]
)
end &59
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2235,0
va (VaSet
)
xt "-21000,31000,-18700,32000"
st "clk_ro"
blo "-21000,31800"
tm "WireNameMgr"
)
)
on &52
)
*123 (Wire
uid 2236,0
shape (OrthoPolyLine
uid 2237,0
va (VaSet
vasetType 3
)
xt "-71250,-5000,-30750,-5000"
pts [
"-71250,-5000"
"-30750,-5000"
]
)
start &23
end &30
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2239,0
va (VaSet
)
xt "-70000,-6000,-67000,-5000"
st "clk_dclk"
blo "-70000,-5200"
tm "WireNameMgr"
)
)
on &75
)
*124 (Wire
uid 2240,0
optionalChildren [
*125 (BdJunction
uid 2326,0
ps "OnConnectorStrategy"
shape (Circle
uid 2327,0
va (VaSet
vasetType 1
)
xt "-35399,-6399,-34599,-5599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2241,0
va (VaSet
vasetType 3
)
xt "-71250,-6000,-30750,-6000"
pts [
"-71250,-6000"
"-30750,-6000"
]
)
start &17
end &29
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2243,0
va (VaSet
)
xt "-70000,-7000,-67100,-6000"
st "clk_bco"
blo "-70000,-6200"
tm "WireNameMgr"
)
)
on &74
)
*126 (Wire
uid 2244,0
shape (OrthoPolyLine
uid 2245,0
va (VaSet
vasetType 3
)
xt "-71250,7000,-30750,7000"
pts [
"-71250,7000"
"-30750,7000"
]
)
start &22
end &37
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2247,0
va (VaSet
)
xt "-70000,6000,-64500,7000"
st "clk40_90_x2"
blo "-70000,6800"
tm "WireNameMgr"
)
)
on &57
)
*127 (Wire
uid 2320,0
shape (OrthoPolyLine
uid 2321,0
va (VaSet
vasetType 3
)
xt "-34999,-13000,4000,-5999"
pts [
"-34999,-5999"
"-34999,-13000"
"4000,-13000"
]
)
start &125
end &58
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2325,0
va (VaSet
)
xt "-2000,-14000,900,-13000"
st "clk_bco"
blo "-2000,-13200"
tm "WireNameMgr"
)
)
on &74
)
*128 (Wire
uid 2672,0
shape (OrthoPolyLine
uid 2673,0
va (VaSet
vasetType 3
)
xt "-21250,-18000,4000,-18000"
pts [
"-21250,-18000"
"4000,-18000"
]
)
end &64
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2677,0
va (VaSet
)
xt "-20000,-19000,-17200,-18000"
st "clkn_ro"
blo "-20000,-18200"
tm "WireNameMgr"
)
)
on &63
)
*129 (Wire
uid 2906,0
shape (OrthoPolyLine
uid 2907,0
va (VaSet
vasetType 3
)
xt "-39250,27000,-32000,27000"
pts [
"-39250,27000"
"-32000,27000"
]
)
end &67
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2911,0
va (VaSet
)
xt "-38000,26000,-36500,27000"
st "clk5"
blo "-38000,26800"
tm "WireNameMgr"
)
)
on &66
)
*130 (Wire
uid 3099,0
shape (OrthoPolyLine
uid 3100,0
va (VaSet
vasetType 3
)
xt "-138999,-5999,-137750,6000"
pts [
"-138999,-5999"
"-138999,6000"
"-137750,6000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3102,0
va (VaSet
)
xt "-141750,5000,-139250,6000"
st "clk125"
blo "-141750,5800"
tm "WireNameMgr"
)
)
on &49
)
*131 (Wire
uid 3565,0
shape (OrthoPolyLine
uid 3566,0
va (VaSet
vasetType 3
)
xt "-92000,-6000,-85750,-6000"
pts [
"-92000,-6000"
"-85750,-6000"
]
)
end &15
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3570,0
va (VaSet
)
xt "-91000,-7000,-89000,-6000"
st "clk40"
blo "-91000,-6200"
tm "WireNameMgr"
)
)
on &56
)
*132 (Wire
uid 3614,0
shape (OrthoPolyLine
uid 3615,0
va (VaSet
vasetType 3
)
xt "-71250,12000,-62000,12000"
pts [
"-71250,12000"
"-62000,12000"
]
)
start &21
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 3618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3619,0
va (VaSet
)
xt "-70000,11000,-63200,12000"
st "dcm_bco_locked"
blo "-70000,11800"
tm "WireNameMgr"
)
)
on &85
)
*133 (Wire
uid 3628,0
shape (OrthoPolyLine
uid 3629,0
va (VaSet
vasetType 3
)
xt "-60000,15000,-51750,15000"
pts [
"-60000,15000"
"-51750,15000"
]
)
end &77
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3633,0
va (VaSet
)
xt "-59000,14000,-56100,15000"
st "clk_bco"
blo "-59000,14800"
tm "WireNameMgr"
)
)
on &74
)
*134 (Wire
uid 3636,0
shape (OrthoPolyLine
uid 3637,0
va (VaSet
vasetType 3
)
xt "-55000,20000,-51750,20000"
pts [
"-55000,20000"
"-51750,20000"
]
)
end &78
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3641,0
va (VaSet
)
xt "-54000,19000,-53300,20000"
st "lo"
blo "-54000,19800"
tm "WireNameMgr"
)
)
on &13
)
*135 (Wire
uid 3642,0
shape (OrthoPolyLine
uid 3643,0
va (VaSet
vasetType 3
)
xt "-60000,18000,-51750,18000"
pts [
"-60000,18000"
"-51750,18000"
]
)
end &79
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3647,0
va (VaSet
)
xt "-59000,17000,-52200,18000"
st "dcm_bco_locked"
blo "-59000,17800"
tm "WireNameMgr"
)
)
on &85
)
*136 (Wire
uid 3650,0
shape (OrthoPolyLine
uid 3651,0
va (VaSet
vasetType 3
)
xt "-42250,15000,-37000,15000"
pts [
"-42250,15000"
"-37000,15000"
]
)
start &80
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3655,0
va (VaSet
)
xt "-41000,14000,-38100,15000"
st "rst_bco"
blo "-41000,14800"
tm "WireNameMgr"
)
)
on &86
)
*137 (Wire
uid 3672,0
shape (OrthoPolyLine
uid 3673,0
va (VaSet
vasetType 3
)
xt "-71250,-2000,-63000,-2000"
pts [
"-71250,-2000"
"-63000,-2000"
]
)
start &19
end &88
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3677,0
va (VaSet
)
xt "-70000,-3000,-66600,-2000"
st "clkn_bco"
blo "-70000,-2200"
tm "WireNameMgr"
)
)
on &87
)
*138 (Wire
uid 3733,0
shape (OrthoPolyLine
uid 3734,0
va (VaSet
vasetType 3
)
xt "-91000,44000,-84750,44000"
pts [
"-91000,44000"
"-84750,44000"
]
)
end &91
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3738,0
va (VaSet
)
xt "-89250,43000,-87250,44000"
st "rst40"
blo "-89250,43800"
tm "WireNameMgr"
)
)
on &50
)
*139 (Wire
uid 3739,0
shape (OrthoPolyLine
uid 3740,0
va (VaSet
vasetType 3
)
xt "-91000,37000,-84750,37000"
pts [
"-91000,37000"
"-84750,37000"
]
)
end &90
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3744,0
va (VaSet
)
xt "-90000,36000,-88000,37000"
st "clk40"
blo "-90000,36800"
tm "WireNameMgr"
)
)
on &56
)
*140 (Wire
uid 3774,0
shape (OrthoPolyLine
uid 3775,0
va (VaSet
vasetType 3
)
xt "-59000,50000,-50750,50000"
pts [
"-59000,50000"
"-50750,50000"
]
)
end &103
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3779,0
va (VaSet
)
xt "-58000,49000,-55100,50000"
st "clk_bco"
blo "-58000,49800"
tm "WireNameMgr"
)
)
on &74
)
*141 (Wire
uid 3780,0
shape (OrthoPolyLine
uid 3781,0
va (VaSet
vasetType 3
)
xt "-59000,53000,-50750,53000"
pts [
"-59000,53000"
"-50750,53000"
]
)
end &105
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3785,0
va (VaSet
)
xt "-58000,52000,-51200,53000"
st "dcm_bco_locked"
blo "-58000,52800"
tm "WireNameMgr"
)
)
on &85
)
*142 (Wire
uid 3786,0
shape (OrthoPolyLine
uid 3787,0
va (VaSet
vasetType 3
)
xt "-54000,55000,-50750,55000"
pts [
"-54000,55000"
"-50750,55000"
]
)
end &104
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3791,0
va (VaSet
)
xt "-53000,54000,-52300,55000"
st "lo"
blo "-53000,54800"
tm "WireNameMgr"
)
)
on &13
)
*143 (Wire
uid 3792,0
shape (OrthoPolyLine
uid 3793,0
va (VaSet
vasetType 3
)
xt "-41250,50000,-36000,50000"
pts [
"-41250,50000"
"-36000,50000"
]
)
start &106
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3797,0
va (VaSet
)
xt "-40000,49000,-37100,50000"
st "rst_bco"
blo "-40000,49800"
tm "WireNameMgr"
)
)
on &86
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *144 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 43,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*146 (MLText
uid 44,0
va (VaSet
isHidden 1
)
xt "0,900,12100,7900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
library UNISIM;
use UNISIM.Vcomponents.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*148 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*149 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*150 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*151 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*152 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*153 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,2,3204,1158"
viewArea "-143897,-20123,8976,88709"
cachedDiagramExtent "-141750,-32500,40500,74700"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-138000,0"
lastUid 3797,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*155 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*156 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*158 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*159 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*161 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*162 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*164 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*165 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*167 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*168 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*170 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*172 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*174 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 93,0
usingSuid 1
emptyRow *175 (LEmptyRow
)
uid 54,0
optionalChildren [
*176 (RefLabelRowHdr
)
*177 (TitleRowHdr
)
*178 (FilterRowHdr
)
*179 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*180 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*181 (GroupColHdr
tm "GroupColHdrMgr"
)
*182 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*183 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*184 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*185 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*186 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*187 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*188 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hi"
t "std_logic"
o 23
suid 24,0
)
)
uid 809,0
)
*189 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
o 24
suid 30,0
)
)
uid 958,0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 43,0
)
)
uid 2338,0
)
*191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst40"
t "std_logic"
o 13
suid 44,0
)
)
uid 2340,0
)
*192 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_ro"
t "std_logic"
o 14
suid 46,0
)
)
uid 2344,0
)
*193 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk_ro"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 48,0
)
)
uid 2348,0
)
*194 (LeafLogPort
port (LogicalPort
decl (Decl
n "readout_mode80"
t "std_logic"
o 2
suid 53,0
)
)
uid 2358,0
)
*195 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_90"
t "std_logic"
o 16
suid 54,0
)
)
uid 2360,0
)
*196 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk_abc_dclk"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 56,0
)
)
uid 2364,0
)
*197 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_ulogic"
o 5
suid 59,0
)
)
uid 2370,0
)
*198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_90_x2"
t "std_logic"
o 17
suid 60,0
)
)
uid 2372,0
)
*199 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clkn_ro"
t "std_ulogic"
o 11
suid 69,0
)
)
uid 2684,0
)
*200 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk5"
t "std_logic"
o 6
suid 75,0
)
)
uid 2922,0
)
*201 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk_bco"
t "std_logic"
o 5
suid 79,0
)
)
uid 3579,0
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_dclk"
t "std_logic"
o 18
suid 82,0
)
)
uid 3581,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcm_bco_locked"
t "std_logic"
o 16
suid 86,0
)
)
uid 3658,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_bco"
t "std_ulogic"
o 17
suid 90,0
)
)
uid 3660,0
)
*205 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clkn_bco"
t "std_logic"
o 18
suid 93,0
)
)
uid 3686,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*206 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *207 (MRCItem
litem &175
pos 18
dimension 20
)
uid 69,0
optionalChildren [
*208 (MRCItem
litem &176
pos 0
dimension 20
uid 70,0
)
*209 (MRCItem
litem &177
pos 1
dimension 23
uid 71,0
)
*210 (MRCItem
litem &178
pos 2
hidden 1
dimension 20
uid 72,0
)
*211 (MRCItem
litem &188
pos 9
dimension 20
uid 810,0
)
*212 (MRCItem
litem &189
pos 10
dimension 20
uid 959,0
)
*213 (MRCItem
litem &190
pos 0
dimension 20
uid 2339,0
)
*214 (MRCItem
litem &191
pos 1
dimension 20
uid 2341,0
)
*215 (MRCItem
litem &192
pos 2
dimension 20
uid 2345,0
)
*216 (MRCItem
litem &193
pos 3
dimension 20
uid 2349,0
)
*217 (MRCItem
litem &194
pos 4
dimension 20
uid 2359,0
)
*218 (MRCItem
litem &195
pos 11
dimension 20
uid 2361,0
)
*219 (MRCItem
litem &196
pos 5
dimension 20
uid 2365,0
)
*220 (MRCItem
litem &197
pos 6
dimension 20
uid 2371,0
)
*221 (MRCItem
litem &198
pos 12
dimension 20
uid 2373,0
)
*222 (MRCItem
litem &199
pos 7
dimension 20
uid 2685,0
)
*223 (MRCItem
litem &200
pos 8
dimension 20
uid 2923,0
)
*224 (MRCItem
litem &201
pos 13
dimension 20
uid 3580,0
)
*225 (MRCItem
litem &202
pos 14
dimension 20
uid 3582,0
)
*226 (MRCItem
litem &203
pos 15
dimension 20
uid 3659,0
)
*227 (MRCItem
litem &204
pos 16
dimension 20
uid 3661,0
)
*228 (MRCItem
litem &205
pos 17
dimension 20
uid 3687,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*229 (MRCItem
litem &179
pos 0
dimension 20
uid 74,0
)
*230 (MRCItem
litem &181
pos 1
dimension 50
uid 75,0
)
*231 (MRCItem
litem &182
pos 2
dimension 100
uid 76,0
)
*232 (MRCItem
litem &183
pos 3
dimension 50
uid 77,0
)
*233 (MRCItem
litem &184
pos 4
dimension 100
uid 78,0
)
*234 (MRCItem
litem &185
pos 5
dimension 100
uid 79,0
)
*235 (MRCItem
litem &186
pos 6
dimension 50
uid 80,0
)
*236 (MRCItem
litem &187
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *237 (LEmptyRow
)
uid 83,0
optionalChildren [
*238 (RefLabelRowHdr
)
*239 (TitleRowHdr
)
*240 (FilterRowHdr
)
*241 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*242 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*243 (GroupColHdr
tm "GroupColHdrMgr"
)
*244 (NameColHdr
tm "GenericNameColHdrMgr"
)
*245 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*246 (InitColHdr
tm "GenericValueColHdrMgr"
)
*247 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*248 (EolColHdr
tm "GenericEolColHdrMgr"
)
*249 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 998,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*250 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *251 (MRCItem
litem &237
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*252 (MRCItem
litem &238
pos 0
dimension 20
uid 98,0
)
*253 (MRCItem
litem &239
pos 1
dimension 23
uid 99,0
)
*254 (MRCItem
litem &240
pos 2
hidden 1
dimension 20
uid 100,0
)
*255 (MRCItem
litem &249
pos 0
dimension 20
uid 997,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*256 (MRCItem
litem &241
pos 0
dimension 20
uid 102,0
)
*257 (MRCItem
litem &243
pos 1
dimension 50
uid 103,0
)
*258 (MRCItem
litem &244
pos 2
dimension 100
uid 104,0
)
*259 (MRCItem
litem &245
pos 3
dimension 100
uid 105,0
)
*260 (MRCItem
litem &246
pos 4
dimension 50
uid 106,0
)
*261 (MRCItem
litem &247
pos 5
dimension 50
uid 107,0
)
*262 (MRCItem
litem &248
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
