$date
	Thu Aug  7 15:41:41 2025
$end
$version
	QuestaSim Version 10.6c
$end
$timescale
	1ns
$end

$scope module Master_VIP_Slave_IP_hdl_top $end
$var reg 1 ! pclk $end
$var reg 1 " preset_n $end

$scope begin apb_slave_agent_bfm[0] $end
$var parameter 32 # i $end

$scope module apb_slave_agent_bfm_h $end
$var parameter 32 $ SLAVE_ID $end
$upscope $end
$upscope $end

$scope module apb_master_agent_bfm_h $end
$upscope $end

$scope module peripheral_inst $end
$var parameter 32 % PERIPHERAL_ID $end
$var parameter 32 & DATA_WIDTH $end
$var parameter 32 ' ADDR_WIDTH $end
$var parameter 32 ( ADDR_OFFSET $end
$var parameter 32 ) CTRL_ADDR $end
$var parameter 32 * STATUS_ADDR $end
$var parameter 32 + DATA_ADDR $end
$var parameter 32 , CONFIG_ADDR $end
$var parameter 2 - IDLE $end
$var parameter 2 . SETUP $end
$var parameter 2 / ACCESS $end
$var wire 1 0 PCLK $end
$var wire 1 1 PRESETn $end
$var wire 1 2 PADDR [31] $end
$var wire 1 3 PADDR [30] $end
$var wire 1 4 PADDR [29] $end
$var wire 1 5 PADDR [28] $end
$var wire 1 6 PADDR [27] $end
$var wire 1 7 PADDR [26] $end
$var wire 1 8 PADDR [25] $end
$var wire 1 9 PADDR [24] $end
$var wire 1 : PADDR [23] $end
$var wire 1 ; PADDR [22] $end
$var wire 1 < PADDR [21] $end
$var wire 1 = PADDR [20] $end
$var wire 1 > PADDR [19] $end
$var wire 1 ? PADDR [18] $end
$var wire 1 @ PADDR [17] $end
$var wire 1 A PADDR [16] $end
$var wire 1 B PADDR [15] $end
$var wire 1 C PADDR [14] $end
$var wire 1 D PADDR [13] $end
$var wire 1 E PADDR [12] $end
$var wire 1 F PADDR [11] $end
$var wire 1 G PADDR [10] $end
$var wire 1 H PADDR [9] $end
$var wire 1 I PADDR [8] $end
$var wire 1 J PADDR [7] $end
$var wire 1 K PADDR [6] $end
$var wire 1 L PADDR [5] $end
$var wire 1 M PADDR [4] $end
$var wire 1 N PADDR [3] $end
$var wire 1 O PADDR [2] $end
$var wire 1 P PADDR [1] $end
$var wire 1 Q PADDR [0] $end
$var wire 1 R PPROT [2] $end
$var wire 1 S PPROT [1] $end
$var wire 1 T PPROT [0] $end
$var wire 1 U PSEL $end
$var wire 1 V PENABLE $end
$var wire 1 W PWRITE $end
$var wire 1 X PWDATA [31] $end
$var wire 1 Y PWDATA [30] $end
$var wire 1 Z PWDATA [29] $end
$var wire 1 [ PWDATA [28] $end
$var wire 1 \ PWDATA [27] $end
$var wire 1 ] PWDATA [26] $end
$var wire 1 ^ PWDATA [25] $end
$var wire 1 _ PWDATA [24] $end
$var wire 1 ` PWDATA [23] $end
$var wire 1 a PWDATA [22] $end
$var wire 1 b PWDATA [21] $end
$var wire 1 c PWDATA [20] $end
$var wire 1 d PWDATA [19] $end
$var wire 1 e PWDATA [18] $end
$var wire 1 f PWDATA [17] $end
$var wire 1 g PWDATA [16] $end
$var wire 1 h PWDATA [15] $end
$var wire 1 i PWDATA [14] $end
$var wire 1 j PWDATA [13] $end
$var wire 1 k PWDATA [12] $end
$var wire 1 l PWDATA [11] $end
$var wire 1 m PWDATA [10] $end
$var wire 1 n PWDATA [9] $end
$var wire 1 o PWDATA [8] $end
$var wire 1 p PWDATA [7] $end
$var wire 1 q PWDATA [6] $end
$var wire 1 r PWDATA [5] $end
$var wire 1 s PWDATA [4] $end
$var wire 1 t PWDATA [3] $end
$var wire 1 u PWDATA [2] $end
$var wire 1 v PWDATA [1] $end
$var wire 1 w PWDATA [0] $end
$var wire 1 x PSTRB [3] $end
$var wire 1 y PSTRB [2] $end
$var wire 1 z PSTRB [1] $end
$var wire 1 { PSTRB [0] $end
$var reg 32 | PRDATA [31:0] $end
$var reg 1 } PREADY $end
$var reg 1 ~ PSLVERR $end
$var reg 32 !! control_reg [31:0] $end
$var reg 32 "! status_reg [31:0] $end
$var reg 32 #! data_reg [31:0] $end
$var reg 32 $! config_reg [31:0] $end
$var reg 2 %! current_state [1:0] $end
$var reg 2 &! next_state [1:0] $end

$scope function handle_byte_lanes $end
$var reg 32 '! handle_byte_lanes [31:0] $end
$var reg 32 (! data_in [31:0] $end
$var reg 32 )! data_current [31:0] $end
$var reg 4 *! strobe [3:0] $end
$var reg 32 +! result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
bx |
x}
0~
bx !!
bx "!
bx #!
bx $!
bx %!
bx &!
bx '!
bx (!
bx )!
bx *!
bx +!
b0 #
b0 $
b0 %
b100000 &
b100000 '
b0 (
b0 )
b100 *
b1000 +
b1100 ,
b0 -
b1 .
b10 /
11
00
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
xT
xS
xR
0U
0V
xW
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
x{
xz
xy
xx
$end
#10
1!
10
#15
0"
01
b0 %!
b0 !!
b0 "!
b0 #!
b0 $!
0}
b0 &!
b0 |
#20
0!
00
#30
1!
10
1"
11
#40
0!
00
#50
1!
10
#60
0!
00
#70
1!
10
1T
1S
0R
0w
0v
1u
0t
0s
0r
1q
0p
1o
1n
0m
1l
1k
1j
1i
0h
1g
0f
1e
1d
0c
0b
0a
1`
0_
0^
1]
0\
0[
1Z
0Y
1X
0{
1z
0y
0x
1U
0Q
0P
0O
1N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
1W
b1 &!
#80
0!
00
#90
1!
10
b1 %!
1V
b10 &!
#100
0!
00
#110
1!
10
b10 %!
#120
0!
00
#130
1!
10
1}
b0 &!
#140
0!
00
#150
1!
10
b10100100100011010111101101000100 (!
b0 )!
b10 *!
b0 +!
b111101100000000 +!
b111101100000000 '!
b0 %!
b111101100000000 #!
0U
0V
#160
0!
00
#170
1!
10
0}
1R
0z
1U
0W
b1 &!
#180
0!
00
#190
1!
10
b1 %!
1V
b10 &!
#200
0!
00
#210
1!
10
b10 %!
b111101100000000 |
#220
0!
00
#230
1!
10
1}
b0 &!
#240
0!
00
#250
1!
10
b0 %!
b0 |
0U
0V
#260
0!
00
#270
1!
10
0}
#280
0!
00
#290
1!
10
#300
0!
00
#310
1!
10
#320
0!
00
#330
1!
10
#340
0!
00
#350
1!
10
#360
0!
00
#370
1!
10
#380
0!
00
#390
1!
10
#400
0!
00
#410
1!
10
#420
0!
00
#430
1!
10
#440
0!
00
#450
1!
10
#460
0!
00
#470
1!
10
#480
0!
00
#490
1!
10
#500
0!
00
#510
1!
10
#520
0!
00
#530
1!
10
#540
0!
00
#550
1!
10
#560
0!
00
#570
1!
10
#580
0!
00
#590
1!
10
#600
0!
00
#610
1!
10
#620
0!
00
#630
1!
10
#640
0!
00
#650
1!
10
#660
0!
00
#670
1!
10
#680
0!
00
#690
1!
10
#700
0!
00
#710
1!
10
#720
0!
00
#730
1!
10
#740
0!
00
#750
1!
10
#760
0!
00
#770
1!
10
#780
0!
00
#790
1!
10
#800
0!
00
#810
1!
10
#820
0!
00
#830
1!
10
#840
0!
00
#850
1!
10
#860
0!
00
#870
1!
10
#880
0!
00
#890
1!
10
#900
0!
00
#910
1!
10
#920
0!
00
#930
1!
10
#940
0!
00
#950
1!
10
#960
0!
00
#970
1!
10
#980
0!
00
#990
1!
10
#1000
0!
00
#1010
1!
10
#1020
0!
00
#1030
1!
10
#1040
0!
00
#1050
1!
10
#1060
0!
00
#1070
1!
10
#1080
0!
00
#1090
1!
10
#1100
0!
00
#1110
1!
10
#1120
0!
00
#1130
1!
10
#1140
0!
00
#1150
1!
10
#1160
0!
00
#1170
1!
10
#1180
0!
00
#1190
1!
10
#1200
0!
00
#1210
1!
10
#1220
0!
00
#1230
1!
10
#1240
0!
00
#1250
1!
10
