<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › ath79 › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Atheros AR71XX/AR724X/AR913X common routines</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2010-2011 Jaiganesh Narayanan &lt;jnarayanan@atheros.com&gt;</span>
<span class="cm"> *  Copyright (C) 2011 Gabor Juhos &lt;juhosg@openwrt.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Parts of this file are based on Atheros&#39; 2.6.15/2.6.31 BSP</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License version 2 as published</span>
<span class="cm"> *  by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>

<span class="cp">#include &lt;asm/mach-ath79/ath79.h&gt;</span>
<span class="cp">#include &lt;asm/mach-ath79/ar71xx_regs.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cp">#define AR71XX_BASE_FREQ	40000000</span>
<span class="cp">#define AR724X_BASE_FREQ	5000000</span>
<span class="cp">#define AR913X_BASE_FREQ	5000000</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ath79_ref_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ath79_cpu_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ath79_ddr_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ath79_ahb_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ath79_wdt_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ath79_uart_clk</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ar71xx_clocks_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pll</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">AR71XX_BASE_FREQ</span><span class="p">;</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">ath79_pll_rr</span><span class="p">(</span><span class="n">AR71XX_PLL_REG_CPU_CONFIG</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR71XX_PLL_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR71XX_PLL_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">freq</span> <span class="o">=</span> <span class="n">div</span> <span class="o">*</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR71XX_CPU_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR71XX_CPU_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">freq</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR71XX_DDR_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR71XX_DDR_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">freq</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR71XX_AHB_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR71XX_AHB_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">ath79_wdt_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">ath79_uart_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ar724x_clocks_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pll</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">AR724X_BASE_FREQ</span><span class="p">;</span>
	<span class="n">pll</span> <span class="o">=</span> <span class="n">ath79_pll_rr</span><span class="p">(</span><span class="n">AR724X_PLL_REG_CPU_CONFIG</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR724X_PLL_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR724X_PLL_DIV_MASK</span><span class="p">);</span>
	<span class="n">freq</span> <span class="o">=</span> <span class="n">div</span> <span class="o">*</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR724X_PLL_REF_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR724X_PLL_REF_DIV_MASK</span><span class="p">);</span>
	<span class="n">freq</span> <span class="o">*=</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">freq</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR724X_DDR_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR724X_DDR_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">freq</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR724X_AHB_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR724X_AHB_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">ath79_wdt_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">ath79_uart_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ar913x_clocks_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pll</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">AR913X_BASE_FREQ</span><span class="p">;</span>
	<span class="n">pll</span> <span class="o">=</span> <span class="n">ath79_pll_rr</span><span class="p">(</span><span class="n">AR913X_PLL_REG_CPU_CONFIG</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR913X_PLL_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR913X_PLL_DIV_MASK</span><span class="p">);</span>
	<span class="n">freq</span> <span class="o">=</span> <span class="n">div</span> <span class="o">*</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>

	<span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">freq</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR913X_DDR_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR913X_DDR_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">freq</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(((</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR913X_AHB_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">AR913X_AHB_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">ath79_wdt_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">ath79_uart_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ar933x_clocks_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">clock_ctrl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">t</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">ath79_reset_rr</span><span class="p">(</span><span class="n">AR933X_RESET_REG_BOOTSTRAP</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">&amp;</span> <span class="n">AR933X_BOOTSTRAP_REF_CLK_40</span><span class="p">)</span>
		<span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="p">(</span><span class="mi">40</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="p">(</span><span class="mi">25</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>

	<span class="n">clock_ctrl</span> <span class="o">=</span> <span class="n">ath79_pll_rr</span><span class="p">(</span><span class="n">AR933X_PLL_CLOCK_CTRL_REG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clock_ctrl</span> <span class="o">&amp;</span> <span class="n">AR933X_PLL_CLOCK_CTRL_BYPASS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
		<span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
		<span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cpu_config</span> <span class="o">=</span> <span class="n">ath79_pll_rr</span><span class="p">(</span><span class="n">AR933X_PLL_CPU_CONFIG_REG</span><span class="p">);</span>

		<span class="n">t</span> <span class="o">=</span> <span class="p">(</span><span class="n">cpu_config</span> <span class="o">&gt;&gt;</span> <span class="n">AR933X_PLL_CPU_CONFIG_REFDIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		    <span class="n">AR933X_PLL_CPU_CONFIG_REFDIV_MASK</span><span class="p">;</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="n">t</span><span class="p">;</span>

		<span class="n">t</span> <span class="o">=</span> <span class="p">(</span><span class="n">cpu_config</span> <span class="o">&gt;&gt;</span> <span class="n">AR933X_PLL_CPU_CONFIG_NINT_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		    <span class="n">AR933X_PLL_CPU_CONFIG_NINT_MASK</span><span class="p">;</span>
		<span class="n">freq</span> <span class="o">*=</span> <span class="n">t</span><span class="p">;</span>

		<span class="n">t</span> <span class="o">=</span> <span class="p">(</span><span class="n">cpu_config</span> <span class="o">&gt;&gt;</span> <span class="n">AR933X_PLL_CPU_CONFIG_OUTDIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		    <span class="n">AR933X_PLL_CPU_CONFIG_OUTDIV_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">t</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">freq</span> <span class="o">&gt;&gt;=</span> <span class="n">t</span><span class="p">;</span>

		<span class="n">t</span> <span class="o">=</span> <span class="p">((</span><span class="n">clock_ctrl</span> <span class="o">&gt;&gt;</span> <span class="n">AR933X_PLL_CLOCK_CTRL_CPU_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		     <span class="n">AR933X_PLL_CLOCK_CTRL_CPU_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">freq</span> <span class="o">/</span> <span class="n">t</span><span class="p">;</span>

		<span class="n">t</span> <span class="o">=</span> <span class="p">((</span><span class="n">clock_ctrl</span> <span class="o">&gt;&gt;</span> <span class="n">AR933X_PLL_CLOCK_CTRL_DDR_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		      <span class="n">AR933X_PLL_CLOCK_CTRL_DDR_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">freq</span> <span class="o">/</span> <span class="n">t</span><span class="p">;</span>

		<span class="n">t</span> <span class="o">=</span> <span class="p">((</span><span class="n">clock_ctrl</span> <span class="o">&gt;&gt;</span> <span class="n">AR933X_PLL_CLOCK_CTRL_AHB_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		     <span class="n">AR933X_PLL_CLOCK_CTRL_AHB_DIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">freq</span> <span class="o">/</span> <span class="n">t</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ath79_wdt_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">ath79_uart_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ar934x_clocks_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pll</span><span class="p">,</span> <span class="n">out_div</span><span class="p">,</span> <span class="n">ref_div</span><span class="p">,</span> <span class="n">nint</span><span class="p">,</span> <span class="n">frac</span><span class="p">,</span> <span class="n">clk_ctrl</span><span class="p">,</span> <span class="n">postdiv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu_pll</span><span class="p">,</span> <span class="n">ddr_pll</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bootstrap</span><span class="p">;</span>

	<span class="n">bootstrap</span> <span class="o">=</span> <span class="n">ath79_reset_rr</span><span class="p">(</span><span class="n">AR934X_RESET_REG_BOOTSTRAP</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bootstrap</span> <span class="o">&amp;</span>	<span class="n">AR934X_BOOTSTRAP_REF_CLK_40</span><span class="p">)</span>
		<span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">40</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">25</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">ath79_pll_rr</span><span class="p">(</span><span class="n">AR934X_PLL_CPU_CONFIG_REG</span><span class="p">);</span>
	<span class="n">out_div</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_CPU_CONFIG_OUTDIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">AR934X_PLL_CPU_CONFIG_OUTDIV_MASK</span><span class="p">;</span>
	<span class="n">ref_div</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_CPU_CONFIG_REFDIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">AR934X_PLL_CPU_CONFIG_REFDIV_MASK</span><span class="p">;</span>
	<span class="n">nint</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_CPU_CONFIG_NINT_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
	       <span class="n">AR934X_PLL_CPU_CONFIG_NINT_MASK</span><span class="p">;</span>
	<span class="n">frac</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_CPU_CONFIG_NFRAC_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
	       <span class="n">AR934X_PLL_CPU_CONFIG_NFRAC_MASK</span><span class="p">;</span>

	<span class="n">cpu_pll</span> <span class="o">=</span> <span class="n">nint</span> <span class="o">*</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="n">ref_div</span><span class="p">;</span>
	<span class="n">cpu_pll</span> <span class="o">+=</span> <span class="n">frac</span> <span class="o">*</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">ref_div</span> <span class="o">*</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">));</span>
	<span class="n">cpu_pll</span> <span class="o">/=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">out_div</span><span class="p">);</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">ath79_pll_rr</span><span class="p">(</span><span class="n">AR934X_PLL_DDR_CONFIG_REG</span><span class="p">);</span>
	<span class="n">out_div</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_DDR_CONFIG_OUTDIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">AR934X_PLL_DDR_CONFIG_OUTDIV_MASK</span><span class="p">;</span>
	<span class="n">ref_div</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_DDR_CONFIG_REFDIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">AR934X_PLL_DDR_CONFIG_REFDIV_MASK</span><span class="p">;</span>
	<span class="n">nint</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_DDR_CONFIG_NINT_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
	       <span class="n">AR934X_PLL_DDR_CONFIG_NINT_MASK</span><span class="p">;</span>
	<span class="n">frac</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_DDR_CONFIG_NFRAC_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
	       <span class="n">AR934X_PLL_DDR_CONFIG_NFRAC_MASK</span><span class="p">;</span>

	<span class="n">ddr_pll</span> <span class="o">=</span> <span class="n">nint</span> <span class="o">*</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="n">ref_div</span><span class="p">;</span>
	<span class="n">ddr_pll</span> <span class="o">+=</span> <span class="n">frac</span> <span class="o">*</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">ref_div</span> <span class="o">*</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">));</span>
	<span class="n">ddr_pll</span> <span class="o">/=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">out_div</span><span class="p">);</span>

	<span class="n">clk_ctrl</span> <span class="o">=</span> <span class="n">ath79_pll_rr</span><span class="p">(</span><span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_REG</span><span class="p">);</span>

	<span class="n">postdiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">clk_ctrl</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_ctrl</span> <span class="o">&amp;</span> <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_PLL_BYPASS</span><span class="p">)</span>
		<span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk_ctrl</span> <span class="o">&amp;</span> <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_CPUCLK_FROM_CPUPLL</span><span class="p">)</span>
		<span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">cpu_pll</span> <span class="o">/</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ddr_pll</span> <span class="o">/</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">postdiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">clk_ctrl</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_ctrl</span> <span class="o">&amp;</span> <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_PLL_BYPASS</span><span class="p">)</span>
		<span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk_ctrl</span> <span class="o">&amp;</span> <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_DDRCLK_FROM_DDRPLL</span><span class="p">)</span>
		<span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ddr_pll</span> <span class="o">/</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">cpu_pll</span> <span class="o">/</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">postdiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">clk_ctrl</span> <span class="o">&gt;&gt;</span> <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_ctrl</span> <span class="o">&amp;</span> <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_PLL_BYPASS</span><span class="p">)</span>
		<span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk_ctrl</span> <span class="o">&amp;</span> <span class="n">AR934X_PLL_CPU_DDR_CLK_CTRL_AHBCLK_FROM_DDRPLL</span><span class="p">)</span>
		<span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ddr_pll</span> <span class="o">/</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">cpu_pll</span> <span class="o">/</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">ath79_wdt_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">ath79_uart_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">ath79_clocks_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar71xx</span><span class="p">())</span>
		<span class="n">ar71xx_clocks_init</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar724x</span><span class="p">())</span>
		<span class="n">ar724x_clocks_init</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar913x</span><span class="p">())</span>
		<span class="n">ar913x_clocks_init</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar933x</span><span class="p">())</span>
		<span class="n">ar933x_clocks_init</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar934x</span><span class="p">())</span>
		<span class="n">ar934x_clocks_init</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">BUG</span><span class="p">();</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Clocks: CPU:%lu.%03luMHz, DDR:%lu.%03luMHz, AHB:%lu.%03luMHz, &quot;</span>
		<span class="s">&quot;Ref:%lu.%03luMHz&quot;</span><span class="p">,</span>
		<span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span>
		<span class="p">(</span><span class="n">ath79_cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">%</span> <span class="mi">1000</span><span class="p">,</span>
		<span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span>
		<span class="p">(</span><span class="n">ath79_ddr_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">%</span> <span class="mi">1000</span><span class="p">,</span>
		<span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span>
		<span class="p">(</span><span class="n">ath79_ahb_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">%</span> <span class="mi">1000</span><span class="p">,</span>
		<span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span>
		<span class="p">(</span><span class="n">ath79_ref_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">%</span> <span class="mi">1000</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Linux clock API</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">clk_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;ref&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">ath79_ref_clk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;cpu&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">ath79_cpu_clk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;ddr&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">ath79_ddr_clk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">ath79_ahb_clk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;wdt&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">ath79_wdt_clk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;uart&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">ath79_uart_clk</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOENT</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_enable</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_disable</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_put</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
