#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  2 14:46:06 2019
# Process ID: 9184
# Current directory: C:/Users/lin/Desktop/FPGA_HW5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16112 C:\Users\lin\Desktop\FPGA_HW5\FPGA_HW5.xpr
# Log file: C:/Users/lin/Desktop/FPGA_HW5/vivado.log
# Journal file: C:/Users/lin/Desktop/FPGA_HW5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lin/Desktop/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 796.387 ; gain = 210.254
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.sdk -hwspec C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.sdk -hwspec C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:memory_ctrl:1.0 - memory_ctrl_0
Adding component instance block -- xilinx.com:user:processor:1.0 - processor_0
Adding component instance block -- xilinx.com:user:interface:1.0 - interface_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:mem256X8:1.0 - mem256X8_0
Successfully read diagram <design_1> from BD file <C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1085.523 ; gain = 86.172
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_interface_0_0/design_1_interface_0_0.dcp' for cell 'design_1_i/interface_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_mem256X8_0_1/design_1_mem256X8_0_1.dcp' for cell 'design_1_i/mem256X8_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_memory_ctrl_0_0/design_1_memory_ctrl_0_0.dcp' for cell 'design_1_i/memory_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_processor_0_0/design_1_processor_0_0.dcp' for cell 'design_1_i/processor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1474.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 1527.227 ; gain = 441.703
set_property mark_debug true [get_nets [list {design_1_i/mem256X8_0_data_out[12]} {design_1_i/interface_0_addr_out[0]} {design_1_i/mem256X8_0_data_out[1]} {design_1_i/mem256X8_0_data_out[3]} {design_1_i/mem256X8_0_data_out[10]} {design_1_i/mem256X8_0_data_out[13]} {design_1_i/mem256X8_0_data_out[16]} {design_1_i/mem256X8_0_data_out[18]} {design_1_i/mem256X8_0_data_out[21]} {design_1_i/mem256X8_0_data_out[31]} {design_1_i/mem256X8_0_data_out[19]} {design_1_i/mem256X8_0_data_out[28]} {design_1_i/interface_0_addr_out[7]} {design_1_i/mem256X8_0_data_out[0]} {design_1_i/mem256X8_0_data_out[2]} {design_1_i/mem256X8_0_data_out[15]} {design_1_i/mem256X8_0_data_out[20]} {design_1_i/mem256X8_0_data_out[29]} {design_1_i/interface_0_addr_out[3]} {design_1_i/interface_0_addr_out[2]} {design_1_i/interface_0_addr_out[1]} {design_1_i/interface_0_addr_out[4]} {design_1_i/interface_0_addr_out[5]} {design_1_i/mem256X8_0_data_out[6]} {design_1_i/mem256X8_0_data_out[14]} {design_1_i/mem256X8_0_data_out[22]} {design_1_i/mem256X8_0_data_out[23]} {design_1_i/mem256X8_0_data_out[27]} {design_1_i/mem256X8_0_data_out[8]} {design_1_i/mem256X8_0_data_out[5]} {design_1_i/interface_0_addr_out[6]} {design_1_i/mem256X8_0_data_out[4]} {design_1_i/mem256X8_0_data_out[7]} {design_1_i/mem256X8_0_data_out[9]} {design_1_i/mem256X8_0_data_out[11]} {design_1_i/mem256X8_0_data_out[17]} {design_1_i/mem256X8_0_data_out[30]} {design_1_i/mem256X8_0_data_out[25]} {design_1_i/mem256X8_0_data_out[26]} {design_1_i/mem256X8_0_data_out[24]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/interface_0_addr_out[0]} {design_1_i/interface_0_addr_out[1]} {design_1_i/interface_0_addr_out[2]} {design_1_i/interface_0_addr_out[3]} {design_1_i/interface_0_addr_out[4]} {design_1_i/interface_0_addr_out[5]} {design_1_i/interface_0_addr_out[6]} {design_1_i/interface_0_addr_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/mem256X8_0_data_out[0]} {design_1_i/mem256X8_0_data_out[1]} {design_1_i/mem256X8_0_data_out[2]} {design_1_i/mem256X8_0_data_out[3]} {design_1_i/mem256X8_0_data_out[4]} {design_1_i/mem256X8_0_data_out[5]} {design_1_i/mem256X8_0_data_out[6]} {design_1_i/mem256X8_0_data_out[7]} {design_1_i/mem256X8_0_data_out[8]} {design_1_i/mem256X8_0_data_out[9]} {design_1_i/mem256X8_0_data_out[10]} {design_1_i/mem256X8_0_data_out[11]} {design_1_i/mem256X8_0_data_out[12]} {design_1_i/mem256X8_0_data_out[13]} {design_1_i/mem256X8_0_data_out[14]} {design_1_i/mem256X8_0_data_out[15]} {design_1_i/mem256X8_0_data_out[16]} {design_1_i/mem256X8_0_data_out[17]} {design_1_i/mem256X8_0_data_out[18]} {design_1_i/mem256X8_0_data_out[19]} {design_1_i/mem256X8_0_data_out[20]} {design_1_i/mem256X8_0_data_out[21]} {design_1_i/mem256X8_0_data_out[22]} {design_1_i/mem256X8_0_data_out[23]} {design_1_i/mem256X8_0_data_out[24]} {design_1_i/mem256X8_0_data_out[25]} {design_1_i/mem256X8_0_data_out[26]} {design_1_i/mem256X8_0_data_out[27]} {design_1_i/mem256X8_0_data_out[28]} {design_1_i/mem256X8_0_data_out[29]} {design_1_i/mem256X8_0_data_out[30]} {design_1_i/mem256X8_0_data_out[31]} ]]
file mkdir C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/constrs_1/new
close [ open C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/constrs_1/new/test.xdc w ]
add_files -fileset constrs_1 C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/constrs_1/new/test.xdc
set_property target_constrs_file C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/constrs_1/new/test.xdc [current_fileset -constrset]
save_constraints -force
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/interface_0_addr_out[0]} {design_1_i/interface_0_addr_out[1]} {design_1_i/interface_0_addr_out[2]} {design_1_i/interface_0_addr_out[3]} {design_1_i/interface_0_addr_out[4]} {design_1_i/interface_0_addr_out[5]} {design_1_i/interface_0_addr_out[6]} {design_1_i/interface_0_addr_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/mem256X8_0_data_out[0]} {design_1_i/mem256X8_0_data_out[1]} {design_1_i/mem256X8_0_data_out[2]} {design_1_i/mem256X8_0_data_out[3]} {design_1_i/mem256X8_0_data_out[4]} {design_1_i/mem256X8_0_data_out[5]} {design_1_i/mem256X8_0_data_out[6]} {design_1_i/mem256X8_0_data_out[7]} {design_1_i/mem256X8_0_data_out[8]} {design_1_i/mem256X8_0_data_out[9]} {design_1_i/mem256X8_0_data_out[10]} {design_1_i/mem256X8_0_data_out[11]} {design_1_i/mem256X8_0_data_out[12]} {design_1_i/mem256X8_0_data_out[13]} {design_1_i/mem256X8_0_data_out[14]} {design_1_i/mem256X8_0_data_out[15]} {design_1_i/mem256X8_0_data_out[16]} {design_1_i/mem256X8_0_data_out[17]} {design_1_i/mem256X8_0_data_out[18]} {design_1_i/mem256X8_0_data_out[19]} {design_1_i/mem256X8_0_data_out[20]} {design_1_i/mem256X8_0_data_out[21]} {design_1_i/mem256X8_0_data_out[22]} {design_1_i/mem256X8_0_data_out[23]} {design_1_i/mem256X8_0_data_out[24]} {design_1_i/mem256X8_0_data_out[25]} {design_1_i/mem256X8_0_data_out[26]} {design_1_i/mem256X8_0_data_out[27]} {design_1_i/mem256X8_0_data_out[28]} {design_1_i/mem256X8_0_data_out[29]} {design_1_i/mem256X8_0_data_out[30]} {design_1_i/mem256X8_0_data_out[31]} ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  2 15:15:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.runs/synth_1/runme.log
[Mon Dec  2 15:15:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.runs/impl_1/runme.log
