[0m[[0m[0mdebug[0m] [0m[0mCopy resource mappings: [0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/dramsim2_ini/system.ini,/root/bossa/generators/testchipip/target/scala-2.12/classes/dramsim2_ini/system.ini)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/dramsim2_ini/DDR3_micron_64M_8B_x4_sg15.ini,/root/bossa/generators/testchipip/target/scala-2.12/classes/dramsim2_ini/DDR3_micron_64M_8B_x4_sg15.ini)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/vsrc/SimDromajoCosimBlackBox.v,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimDromajoCosimBlackBox.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/vsrc/SimSPIFlashModel.sv,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimSPIFlashModel.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/vsrc/SimSerial.v,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimSerial.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/vsrc/SimUART.v,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimUART.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/vsrc/SPIFlashMemCtrl.sv,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SPIFlashMemCtrl.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/vsrc/ClockUtil.v,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/ClockUtil.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/vsrc/SimBlockDevice.v,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimBlockDevice.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/vsrc/SimDRAM.v,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimDRAM.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/vsrc/plusarg_file_mem.sv,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/plusarg_file_mem.sv)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/tlrom/Makefile,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/tlrom/Makefile)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/tlrom/linker.ld,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/tlrom/linker.ld)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/tlrom/rom.S,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/tlrom/rom.S)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/bootrom/bootrom.rv32.img,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/bootrom.rv32.img)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/bootrom/Makefile,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/Makefile)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/bootrom/bootrom.rv64.img,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/bootrom.rv64.img)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/bootrom/linker.ld,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/linker.ld)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/bootrom/bootrom.S,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/bootrom.S)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/mm_dramsim2.h,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/mm_dramsim2.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/blkdev.h,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/blkdev.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/plusarg_file_mem.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/plusarg_file_mem.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/SimSerial.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/SimSerial.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/SimBlockDevice.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/SimBlockDevice.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/dromajo_wrapper.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/dromajo_wrapper.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/dromajo_wrapper.h,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/dromajo_wrapper.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/mm.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/mm.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/plusarg_file_mem.h,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/plusarg_file_mem.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/SimDromajoCosim.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/SimDromajoCosim.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/blkdev.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/blkdev.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/uart.h,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/uart.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/testchip_tsi.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/testchip_tsi.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/uart.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/uart.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/mm_dramsim2.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/mm_dramsim2.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/SimUART.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/SimUART.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/SimDRAM.cc,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/SimDRAM.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/testchip_tsi.h,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/testchip_tsi.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/root/bossa/generators/testchipip/src/main/resources/testchipip/csrc/mm.h,/root/bossa/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/mm.h)[0m
