

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_ap_int_16_s'
================================================================
* Date:           Tue Jul 25 02:51:40 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.998 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14603|    14603|  0.146 ms|  0.146 ms|  14603|  14603|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154            |STDCpt_2048_3_ap_int_16_Pipeline_loop_2            |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166   |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1   |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172  |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_stdDeviationList_fu_178                                   |stdDeviationList                                   |     2160|     2160|  21.600 us|  21.600 us|  2160|  2160|       no|
        |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209   |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1   |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215  |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221   |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1   |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229            |STDCpt_2048_3_ap_int_16_Pipeline_loop_3            |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    918|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       30|   45|   12627|   9604|    -|
|Memory           |       12|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    474|    -|
|Register         |        -|    -|     415|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       42|   45|   13042|  10996|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       15|   20|      12|     20|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-------+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-------+------+-----+
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166   |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1   |        0|   0|     31|    94|    0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172  |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17  |        0|   0|     31|    94|    0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209   |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1   |        0|   0|     31|    94|    0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215  |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18  |        0|   0|     31|    94|    0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221   |STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1   |        0|   0|     14|    51|    0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154            |STDCpt_2048_3_ap_int_16_Pipeline_loop_2            |        0|   0|     27|    84|    0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229            |STDCpt_2048_3_ap_int_16_Pipeline_loop_3            |        0|   0|     15|    84|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U93                            |fsqrt_32ns_32ns_32_12_no_dsp_1                     |        0|   0|      0|     0|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U94                            |fsqrt_32ns_32ns_32_12_no_dsp_1                     |        0|   0|      0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U91                                  |sitofp_32s_32_5_no_dsp_1                           |        0|   0|      0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U92                                  |sitofp_32s_32_5_no_dsp_1                           |        0|   0|      0|     0|    0|
    |grp_stdDeviationList_fu_178                                   |stdDeviationList                                   |       30|  45|  12447|  9009|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                         |                                                   |       30|  45|  12627|  9604|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |RRi_V_U               |STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |RRo_V_U               |STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |RIi_V_U               |STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |RIo_V_U               |STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |deviation_list_R_i_U  |STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |deviation_list_I_i_U  |STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    +----------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                               |       12|  0|   0|    0| 12288|   96|     6|       196608|
    +----------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |mul_i_i54_i_fu_887_p2            |         -|   0|  0|   23|          16|          16|
    |mul_i_i_i_fu_906_p2              |         -|   0|  0|   23|          16|          16|
    |sub40_i_i314_i_fu_671_p2         |         -|   0|  0|   14|           1|           9|
    |sub40_i_i_i_fu_635_p2            |         -|   0|  0|   14|           1|           9|
    |sub_i_i305_i_fu_623_p2           |         -|   0|  0|   14|           8|           9|
    |sub_i_i_i_fu_572_p2              |         -|   0|  0|   14|           8|           9|
    |sub_i_i_i_i322_i_fu_870_p2       |         -|   0|  0|   23|           1|          16|
    |sub_i_i_i_i_i_fu_865_p2          |         -|   0|  0|   23|           1|          16|
    |sub_ln1558_1_fu_300_p2           |         -|   0|  0|   14|           1|           7|
    |sub_ln1558_2_fu_338_p2           |         -|   0|  0|   24|           1|          17|
    |sub_ln1558_3_fu_368_p2           |         -|   0|  0|   14|           1|           7|
    |sub_ln1558_4_fu_409_p2           |         -|   0|  0|   24|           1|          17|
    |sub_ln1558_5_fu_439_p2           |         -|   0|  0|   14|           1|           7|
    |sub_ln1558_6_fu_473_p2           |         -|   0|  0|   24|           1|          17|
    |sub_ln1558_7_fu_503_p2           |         -|   0|  0|   14|           1|           7|
    |sub_ln1558_fu_270_p2             |         -|   0|  0|   24|           1|          17|
    |cmp26_i_i306_i_fu_629_p2         |      icmp|   0|  0|   11|           8|           8|
    |cmp26_i_i_i_fu_578_p2            |      icmp|   0|  0|   11|           8|           8|
    |cmp30_i_i308_i_fu_761_p2         |      icmp|   0|  0|   11|           9|           1|
    |cmp30_i_i_i_fu_748_p2            |      icmp|   0|  0|   11|           9|           1|
    |cmp31_i_i309_i_fu_780_p2         |      icmp|   0|  0|   11|           9|           5|
    |cmp31_i_i_i_fu_756_p2            |      icmp|   0|  0|   11|           9|           5|
    |cmp_i_i291_i_fu_566_p2           |      icmp|   0|  0|   17|          31|           1|
    |cmp_i_i303_i_fu_617_p2           |      icmp|   0|  0|   17|          31|           1|
    |icmp70_fu_691_p2                 |      icmp|   0|  0|    9|           5|           1|
    |icmp_fu_655_p2                   |      icmp|   0|  0|    9|           5|           1|
    |shr_i_i311_i_fu_789_p2           |      lshr|   0|  0|  100|          32|          32|
    |shr_i_i_i_fu_770_p2              |      lshr|   0|  0|  100|          32|          32|
    |ap_block_state1                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |brmerge333_i_fu_809_p2           |        or|   0|  0|    2|           1|           1|
    |brmerge_i_fu_799_p2              |        or|   0|  0|    2|           1|           1|
    |av_V_fu_382_p3                   |    select|   0|  0|    7|           1|           7|
    |average_R_V_fu_314_p3            |    select|   0|  0|    7|           1|           7|
    |p_mux334_i_fu_813_p3             |    select|   0|  0|   16|           1|           1|
    |p_mux_i_fu_803_p3                |    select|   0|  0|   16|           1|           1|
    |ref_tmp48_0_i_fu_842_p3          |    select|   0|  0|   16|           1|          16|
    |ref_tmp55_0_i_fu_857_p3          |    select|   0|  0|   16|           1|          16|
    |ref_tmp55_1_i_fu_894_p3          |    select|   0|  0|   16|           1|          16|
    |spec_select1_i_fu_875_p3         |    select|   0|  0|   16|           1|          16|
    |spec_select330_i_fu_707_p3       |    select|   0|  0|   16|           1|          16|
    |spec_select331_i_fu_827_p3       |    select|   0|  0|   16|           1|          16|
    |spec_select332_i_fu_715_p3       |    select|   0|  0|   16|           1|          16|
    |spec_select335_i_fu_835_p3       |    select|   0|  0|   16|           1|          16|
    |spec_select336_i_fu_850_p3       |    select|   0|  0|   16|           1|          16|
    |spec_select_i_fu_819_p3          |    select|   0|  0|   16|           1|          16|
    |variance_I_V_fu_517_p3           |    select|   0|  0|    7|           1|           7|
    |variance_R_V_fu_453_p3           |    select|   0|  0|    7|           1|           7|
    |shl_i_i318_i_fu_701_p2           |       shl|   0|  0|   35|          16|          16|
    |shl_i_i_i_fu_665_p2              |       shl|   0|  0|   35|          16|          16|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0|  918|         301|         519|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |                              Name                              | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |RIi_V_address0                                                  |   20|          4|   11|         44|
    |RIi_V_ce0                                                       |   20|          4|    1|          4|
    |RIi_V_we0                                                       |    9|          2|    1|          2|
    |RIo_V_address0                                                  |   14|          3|   11|         33|
    |RIo_V_ce0                                                       |   14|          3|    1|          3|
    |RIo_V_we0                                                       |    9|          2|    1|          2|
    |RRi_V_address0                                                  |   20|          4|   11|         44|
    |RRi_V_ce0                                                       |   20|          4|    1|          4|
    |RRi_V_we0                                                       |    9|          2|    1|          2|
    |RRo_V_address0                                                  |   14|          3|   11|         33|
    |RRo_V_ce0                                                       |   14|          3|    1|          3|
    |RRo_V_we0                                                       |    9|          2|    1|          2|
    |ap_NS_fsm                                                       |  155|         35|    1|         35|
    |ap_done                                                         |    9|          2|    1|          2|
    |deviation_list_I_i_address0                                     |   14|          3|   11|         33|
    |deviation_list_I_i_ce0                                          |   14|          3|    1|          3|
    |deviation_list_I_i_we0                                          |    9|          2|    1|          2|
    |deviation_list_R_i_address0                                     |   14|          3|   11|         33|
    |deviation_list_R_i_ce0                                          |   14|          3|    1|          3|
    |deviation_list_R_i_we0                                          |    9|          2|    1|          2|
    |grp_stdDeviationList_fu_178_average                             |   14|          3|    7|         21|
    |grp_stdDeviationList_fu_178_list_q0                             |   14|          3|   16|         48|
    |stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read      |    9|          2|    1|          2|
    |stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read  |    9|          2|    1|          2|
    |stream_STD_Computation_std_I_o_Brd_STD_I_in_write               |    9|          2|    1|          2|
    |stream_STD_Computation_std_R_o_Brd_STD_R_in_write               |    9|          2|    1|          2|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                           |  474|        103|  107|        366|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  34|   0|   34|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |av_V_reg_942                                                               |   7|   0|    7|          0|
    |average_R_V_reg_937                                                        |   7|   0|    7|          0|
    |cmp26_i_i306_i_reg_1048                                                    |   1|   0|    1|          0|
    |cmp26_i_i_i_reg_1015                                                       |   1|   0|    1|          0|
    |cmp_i_i291_i_reg_1002                                                      |   1|   0|    1|          0|
    |cmp_i_i303_i_reg_1035                                                      |   1|   0|    1|          0|
    |empty_325_reg_997                                                          |  16|   0|   16|          0|
    |empty_327_reg_1030                                                         |  16|   0|   16|          0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg   |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg  |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg   |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg   |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg            |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg            |   1|   0|    1|          0|
    |grp_stdDeviationList_fu_178_ap_start_reg                                   |   1|   0|    1|          0|
    |mul_i_i54_i_reg_1075                                                       |  16|   0|   16|          0|
    |mul_i_i_i_reg_1080                                                         |  16|   0|   16|          0|
    |p_x_assign_1_reg_972                                                       |  32|   0|   32|          0|
    |p_x_assign_reg_967                                                         |  32|   0|   32|          0|
    |ref_tmp48_0_i_reg_1063                                                     |  16|   0|   16|          0|
    |ref_tmp55_0_i_reg_1069                                                     |  16|   0|   16|          0|
    |reg_1_reg_1020                                                             |  32|   0|   32|          0|
    |reg_reg_987                                                                |  32|   0|   32|          0|
    |spec_select330_i_reg_1053                                                  |  16|   0|   16|          0|
    |spec_select332_i_reg_1058                                                  |  16|   0|   16|          0|
    |sub_i_i305_i_reg_1041                                                      |   9|   0|    9|          0|
    |sub_i_i_i_reg_1008                                                         |   9|   0|    9|          0|
    |tmp_30_reg_992                                                             |   1|   0|    1|          0|
    |tmp_31_reg_1025                                                            |   1|   0|    1|          0|
    |val_1_reg_982                                                              |  32|   0|   32|          0|
    |val_reg_977                                                                |  32|   0|   32|          0|
    |variance_I_V_reg_952                                                       |   7|   0|    7|          0|
    |variance_R_V_reg_947                                                       |   7|   0|    7|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 415|   0|  415|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                               STDCpt<2048, 3, ap_int<16> >|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                               STDCpt<2048, 3, ap_int<16> >|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                               STDCpt<2048, 3, ap_int<16> >|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                               STDCpt<2048, 3, ap_int<16> >|  return value|
|ap_continue                                                        |   in|    1|  ap_ctrl_hs|                               STDCpt<2048, 3, ap_int<16> >|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                               STDCpt<2048, 3, ap_int<16> >|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                               STDCpt<2048, 3, ap_int<16> >|  return value|
|stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout     |   in|   16|     ap_fifo|  stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n  |   in|    1|     ap_fifo|  stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read     |  out|    1|     ap_fifo|  stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout         |   in|   16|     ap_fifo|      stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n      |   in|    1|     ap_fifo|      stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read         |  out|    1|     ap_fifo|      stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_din                    |  out|   16|     ap_fifo|                stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n                 |   in|    1|     ap_fifo|                stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_write                  |  out|    1|     ap_fifo|                stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_I_o_Brd_STD_I_in_din                    |  out|   16|     ap_fifo|                stream_STD_Computation_std_I_o_Brd_STD_I_in|       pointer|
|stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n                 |   in|    1|     ap_fifo|                stream_STD_Computation_std_I_o_Brd_STD_I_in|       pointer|
|stream_STD_Computation_std_I_o_Brd_STD_I_in_write                  |  out|    1|     ap_fifo|                stream_STD_Computation_std_I_o_Brd_STD_I_in|       pointer|
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

