{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.254
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.15239999999999998,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.1524,
        0.2032,
        0.254,
        0.381,
        0.508,
        0.762
      ],
      "via_dimensions": [],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "t1-panel.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_0-/DTR",
          "Board_0-VBUS",
          "Board_0-+5V",
          "Board_0-Net-(R1-Pad1)",
          "Board_0-/RXLED",
          "Board_0-Net-(U1-Pad14)",
          "Board_0-Net-(J6-Pad6)",
          "Board_0-/MISO2",
          "Board_0-Earth",
          "Board_0-/SCK2",
          "Board_0-/MOSI2",
          "Board_0-/TXLED",
          "Board_0-GND",
          "Board_0-Net-(R2-Pad1)",
          "Board_0-Net-(J4-Pad2)",
          "Board_0-Net-(J6-Pad4)",
          "Board_0-Net-(J3-Pad5)",
          "Board_0-Net-(C5-Pad1)",
          "Board_0-/RESET2",
          "Board_0-Net-(J6-Pad3)",
          "Board_0-Net-(J3-Pad1)",
          "Board_0-Net-(J3-Pad3)",
          "Board_0-Net-(C8-Pad2)",
          "Board_0-Net-(FB1-Pad1)",
          "Board_0-Net-(J4-Pad4)",
          "Board_0-Net-(J3-Pad4)",
          "Board_0-Net-(F1-Pad2)",
          "Board_0-Net-(J2-Pad2)",
          "Board_0-Net-(J4-Pad1)",
          "Board_0-Net-(J4-Pad3)",
          "Board_0-Net-(J6-Pad5)",
          "Board_0-Net-(D3-Pad2)",
          "Board_0-Net-(J3-Pad2)",
          "Board_0-Net-(J6-Pad2)",
          "Board_0-Net-(C4-Pad1)",
          "Board_0-Net-(C3-Pad1)",
          "Board_0-Net-(D2-Pad2)",
          "Board_0-Net-(J2-Pad3)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_1-/RESET2",
          "Board_1-Net-(R1-Pad1)",
          "Board_1-VBUS",
          "Board_1-/TXLED",
          "Board_1-/DTR",
          "Board_1-Net-(J3-Pad4)",
          "Board_1-Net-(J3-Pad1)",
          "Board_1-Net-(R2-Pad1)",
          "Board_1-Net-(FB1-Pad1)",
          "Board_1-Net-(J6-Pad3)",
          "Board_1-Net-(C4-Pad1)",
          "Board_1-Net-(J6-Pad2)",
          "Board_1-Net-(F1-Pad2)",
          "Board_1-Net-(C3-Pad1)",
          "Board_1-/MOSI2",
          "Board_1-Net-(D2-Pad2)",
          "Board_1-Net-(J4-Pad2)",
          "Board_1-Net-(J4-Pad1)",
          "Board_1-Net-(J4-Pad3)",
          "Board_1-Net-(J3-Pad2)",
          "Board_1-Net-(J4-Pad4)",
          "Board_1-Net-(J6-Pad6)",
          "Board_1-Net-(D3-Pad2)",
          "Board_1-/SCK2",
          "Board_1-/MISO2",
          "Board_1-+5V",
          "Board_1-GND",
          "Board_1-Net-(U1-Pad14)",
          "Board_1-Net-(J6-Pad4)",
          "Board_1-Net-(J2-Pad2)",
          "Board_1-Net-(C8-Pad2)",
          "Board_1-/RXLED",
          "Board_1-Earth",
          "Board_1-Net-(J3-Pad3)",
          "Board_1-Net-(J2-Pad3)",
          "Board_1-Net-(C5-Pad1)",
          "Board_1-Net-(J3-Pad5)",
          "Board_1-Net-(J6-Pad5)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_2-Net-(J3-Pad5)",
          "Board_2-Net-(R2-Pad1)",
          "Board_2-VBUS",
          "Board_2-/SCK2",
          "Board_2-Net-(J6-Pad3)",
          "Board_2-Net-(J6-Pad4)",
          "Board_2-Net-(J2-Pad3)",
          "Board_2-Net-(J3-Pad2)",
          "Board_2-Net-(J6-Pad5)",
          "Board_2-Net-(J4-Pad1)",
          "Board_2-GND",
          "Board_2-Net-(J4-Pad3)",
          "Board_2-Net-(F1-Pad2)",
          "Board_2-/MOSI2",
          "Board_2-Net-(D2-Pad2)",
          "Board_2-/MISO2",
          "Board_2-/RESET2",
          "Board_2-/RXLED",
          "Board_2-/DTR",
          "Board_2-Net-(J2-Pad2)",
          "Board_2-Net-(J6-Pad2)",
          "Board_2-Net-(C3-Pad1)",
          "Board_2-Earth",
          "Board_2-Net-(J3-Pad1)",
          "Board_2-Net-(J3-Pad4)",
          "Board_2-Net-(C4-Pad1)",
          "Board_2-Net-(U1-Pad14)",
          "Board_2-Net-(J4-Pad4)",
          "Board_2-Net-(C5-Pad1)",
          "Board_2-Net-(J4-Pad2)",
          "Board_2-Net-(FB1-Pad1)",
          "Board_2-+5V",
          "Board_2-Net-(D3-Pad2)",
          "Board_2-/TXLED",
          "Board_2-Net-(J3-Pad3)",
          "Board_2-Net-(J6-Pad6)",
          "Board_2-Net-(R1-Pad1)",
          "Board_2-Net-(C8-Pad2)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_3-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_3-Net-(J3-Pad4)",
          "Board_3-/MISO2",
          "Board_3-Net-(D3-Pad2)",
          "Board_3-Net-(F1-Pad2)",
          "Board_3-Net-(J3-Pad3)",
          "Board_3-Net-(J3-Pad1)",
          "Board_3-Net-(J4-Pad4)",
          "Board_3-Net-(J6-Pad2)",
          "Board_3-Net-(J4-Pad2)",
          "Board_3-Net-(D2-Pad2)",
          "Board_3-Net-(C5-Pad1)",
          "Board_3-Net-(J6-Pad4)",
          "Board_3-+5V",
          "Board_3-/RXLED",
          "Board_3-/TXLED",
          "Board_3-Net-(J3-Pad5)",
          "Board_3-Net-(J2-Pad3)",
          "Board_3-Net-(J6-Pad5)",
          "Board_3-Net-(J2-Pad2)",
          "Board_3-Net-(J3-Pad2)",
          "Board_3-Net-(C8-Pad2)",
          "Board_3-/RESET2",
          "Board_3-Net-(J6-Pad6)",
          "Board_3-Net-(J6-Pad3)",
          "Board_3-Net-(C4-Pad1)",
          "Board_3-Net-(J4-Pad3)",
          "Board_3-GND",
          "Board_3-/MOSI2",
          "Board_3-/SCK2",
          "Board_3-VBUS",
          "Board_3-Net-(J4-Pad1)",
          "Board_3-Earth",
          "Board_3-Net-(U1-Pad14)",
          "Board_3-Net-(FB1-Pad1)",
          "Board_3-Net-(R2-Pad1)",
          "Board_3-/DTR",
          "Board_3-Net-(C3-Pad1)",
          "Board_3-Net-(R1-Pad1)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_4-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_4-Net-(R2-Pad1)",
          "Board_4-/MISO2",
          "Board_4-Net-(J6-Pad2)",
          "Board_4-GND",
          "Board_4-/TXLED",
          "Board_4-Earth",
          "Board_4-Net-(C4-Pad1)",
          "Board_4-Net-(J6-Pad6)",
          "Board_4-Net-(J6-Pad4)",
          "Board_4-Net-(J6-Pad5)",
          "Board_4-VBUS",
          "Board_4-Net-(C5-Pad1)",
          "Board_4-Net-(D3-Pad2)",
          "Board_4-Net-(J4-Pad4)",
          "Board_4-Net-(J3-Pad2)",
          "Board_4-/DTR",
          "Board_4-Net-(J3-Pad3)",
          "Board_4-Net-(J3-Pad4)",
          "Board_4-Net-(J4-Pad3)",
          "Board_4-Net-(J6-Pad3)",
          "Board_4-Net-(R1-Pad1)",
          "Board_4-Net-(C8-Pad2)",
          "Board_4-Net-(J2-Pad3)",
          "Board_4-Net-(J4-Pad1)",
          "Board_4-Net-(F1-Pad2)",
          "Board_4-/SCK2",
          "Board_4-Net-(J2-Pad2)",
          "Board_4-Net-(J4-Pad2)",
          "Board_4-Net-(U1-Pad14)",
          "Board_4-/MOSI2",
          "Board_4-Net-(J3-Pad5)",
          "Board_4-Net-(C3-Pad1)",
          "Board_4-/RXLED",
          "Board_4-Net-(FB1-Pad1)",
          "Board_4-Net-(J3-Pad1)",
          "Board_4-+5V",
          "Board_4-/RESET2",
          "Board_4-Net-(D2-Pad2)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_5-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_5-/MOSI2",
          "Board_5-Net-(J4-Pad2)",
          "Board_5-Net-(J6-Pad4)",
          "Board_5-Net-(D3-Pad2)",
          "Board_5-Net-(C4-Pad1)",
          "Board_5-Net-(F1-Pad2)",
          "Board_5-Net-(J6-Pad6)",
          "Board_5-/TXLED",
          "Board_5-VBUS",
          "Board_5-Net-(C3-Pad1)",
          "Board_5-Net-(J4-Pad4)",
          "Board_5-Net-(J2-Pad2)",
          "Board_5-GND",
          "Board_5-/MISO2",
          "Board_5-Net-(J3-Pad5)",
          "Board_5-/DTR",
          "Board_5-Net-(J6-Pad3)",
          "Board_5-Net-(J3-Pad3)",
          "Board_5-Net-(R2-Pad1)",
          "Board_5-Earth",
          "Board_5-Net-(C5-Pad1)",
          "Board_5-/SCK2",
          "Board_5-Net-(J3-Pad1)",
          "Board_5-Net-(J6-Pad5)",
          "Board_5-/RXLED",
          "Board_5-Net-(R1-Pad1)",
          "Board_5-Net-(FB1-Pad1)",
          "Board_5-Net-(J4-Pad1)",
          "Board_5-Net-(J3-Pad2)",
          "Board_5-Net-(J3-Pad4)",
          "Board_5-+5V",
          "Board_5-Net-(U1-Pad14)",
          "Board_5-Net-(J4-Pad3)",
          "Board_5-/RESET2",
          "Board_5-Net-(J2-Pad3)",
          "Board_5-Net-(J6-Pad2)",
          "Board_5-Net-(C8-Pad2)",
          "Board_5-Net-(D2-Pad2)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_6-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_6-Net-(R2-Pad1)",
          "Board_6-Net-(J3-Pad3)",
          "Board_6-Earth",
          "Board_6-Net-(J3-Pad2)",
          "Board_6-/MOSI2",
          "Board_6-/DTR",
          "Board_6-Net-(J2-Pad3)",
          "Board_6-Net-(J4-Pad3)",
          "Board_6-Net-(C5-Pad1)",
          "Board_6-/MISO2",
          "Board_6-Net-(J6-Pad2)",
          "Board_6-/RXLED",
          "Board_6-/RESET2",
          "Board_6-Net-(J4-Pad2)",
          "Board_6-Net-(J6-Pad6)",
          "Board_6-VBUS",
          "Board_6-Net-(D3-Pad2)",
          "Board_6-Net-(J4-Pad1)",
          "Board_6-Net-(J6-Pad5)",
          "Board_6-Net-(J3-Pad4)",
          "Board_6-Net-(J6-Pad3)",
          "Board_6-/TXLED",
          "Board_6-Net-(R1-Pad1)",
          "Board_6-Net-(F1-Pad2)",
          "Board_6-Net-(C3-Pad1)",
          "Board_6-Net-(C8-Pad2)",
          "Board_6-Net-(FB1-Pad1)",
          "Board_6-Net-(J6-Pad4)",
          "Board_6-Net-(J2-Pad2)",
          "Board_6-GND",
          "Board_6-Net-(U1-Pad14)",
          "Board_6-Net-(D2-Pad2)",
          "Board_6-/SCK2",
          "Board_6-Net-(J3-Pad1)",
          "Board_6-Net-(J4-Pad4)",
          "Board_6-+5V",
          "Board_6-Net-(C4-Pad1)",
          "Board_6-Net-(J3-Pad5)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_7-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_7-Net-(J3-Pad2)",
          "Board_7-Net-(F1-Pad2)",
          "Board_7-Net-(J6-Pad5)",
          "Board_7-Net-(J6-Pad3)",
          "Board_7-/MISO2",
          "Board_7-/DTR",
          "Board_7-+5V",
          "Board_7-Net-(C5-Pad1)",
          "Board_7-GND",
          "Board_7-VBUS",
          "Board_7-Net-(J3-Pad4)",
          "Board_7-Net-(C3-Pad1)",
          "Board_7-Net-(C4-Pad1)",
          "Board_7-/TXLED",
          "Board_7-Earth",
          "Board_7-Net-(C8-Pad2)",
          "Board_7-Net-(J6-Pad4)",
          "Board_7-Net-(J3-Pad3)",
          "Board_7-Net-(R1-Pad1)",
          "Board_7-Net-(J6-Pad2)",
          "Board_7-Net-(J2-Pad2)",
          "Board_7-Net-(FB1-Pad1)",
          "Board_7-/MOSI2",
          "Board_7-Net-(J6-Pad6)",
          "Board_7-/RESET2",
          "Board_7-Net-(J3-Pad1)",
          "Board_7-Net-(J4-Pad1)",
          "Board_7-Net-(D3-Pad2)",
          "Board_7-Net-(D2-Pad2)",
          "Board_7-Net-(J4-Pad3)",
          "Board_7-Net-(R2-Pad1)",
          "Board_7-Net-(J4-Pad4)",
          "Board_7-/RXLED",
          "Board_7-Net-(J3-Pad5)",
          "Board_7-Net-(U1-Pad14)",
          "Board_7-Net-(J4-Pad2)",
          "Board_7-/SCK2",
          "Board_7-Net-(J2-Pad3)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_8-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_8-Net-(J4-Pad1)",
          "Board_8-Net-(U1-Pad14)",
          "Board_8-/TXLED",
          "Board_8-VBUS",
          "Board_8-/MOSI2",
          "Board_8-Net-(J6-Pad5)",
          "Board_8-Net-(J4-Pad4)",
          "Board_8-+5V",
          "Board_8-Net-(J6-Pad4)",
          "Board_8-Net-(J4-Pad2)",
          "Board_8-Net-(R2-Pad1)",
          "Board_8-Net-(J2-Pad3)",
          "Board_8-Net-(J6-Pad6)",
          "Board_8-Net-(D2-Pad2)",
          "Board_8-Net-(D3-Pad2)",
          "Board_8-/RXLED",
          "Board_8-Net-(J3-Pad1)",
          "Board_8-Net-(J3-Pad2)",
          "Board_8-Net-(C5-Pad1)",
          "Board_8-Earth",
          "Board_8-/RESET2",
          "Board_8-Net-(F1-Pad2)",
          "Board_8-Net-(C8-Pad2)",
          "Board_8-Net-(J6-Pad3)",
          "Board_8-Net-(J3-Pad4)",
          "Board_8-GND",
          "Board_8-Net-(J4-Pad3)",
          "Board_8-/SCK2",
          "Board_8-Net-(C3-Pad1)",
          "Board_8-/DTR",
          "Board_8-Net-(R1-Pad1)",
          "Board_8-Net-(J3-Pad3)",
          "Board_8-Net-(J3-Pad5)",
          "Board_8-Net-(C4-Pad1)",
          "Board_8-/MISO2",
          "Board_8-Net-(J2-Pad2)",
          "Board_8-Net-(J6-Pad2)",
          "Board_8-Net-(FB1-Pad1)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_9-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_9-Net-(FB1-Pad1)",
          "Board_9-Net-(J2-Pad3)",
          "Board_9-Net-(J4-Pad4)",
          "Board_9-Net-(J6-Pad6)",
          "Board_9-+5V",
          "Board_9-Net-(C5-Pad1)",
          "Board_9-Net-(J6-Pad5)",
          "Board_9-Net-(R2-Pad1)",
          "Board_9-Earth",
          "Board_9-Net-(J3-Pad4)",
          "Board_9-Net-(J3-Pad5)",
          "Board_9-Net-(J4-Pad2)",
          "Board_9-Net-(J6-Pad3)",
          "Board_9-Net-(C8-Pad2)",
          "Board_9-Net-(F1-Pad2)",
          "Board_9-GND",
          "Board_9-Net-(D3-Pad2)",
          "Board_9-Net-(J4-Pad1)",
          "Board_9-Net-(J2-Pad2)",
          "Board_9-Net-(D2-Pad2)",
          "Board_9-Net-(C4-Pad1)",
          "Board_9-Net-(R1-Pad1)",
          "Board_9-/TXLED",
          "Board_9-Net-(U1-Pad14)",
          "Board_9-/RXLED",
          "Board_9-/RESET2",
          "Board_9-Net-(J3-Pad2)",
          "Board_9-Net-(J3-Pad3)",
          "Board_9-/SCK2",
          "Board_9-/MISO2",
          "Board_9-Net-(J6-Pad2)",
          "Board_9-VBUS",
          "Board_9-Net-(J3-Pad1)",
          "Board_9-Net-(J4-Pad3)",
          "Board_9-/MOSI2",
          "Board_9-Net-(J6-Pad4)",
          "Board_9-/DTR",
          "Board_9-Net-(C3-Pad1)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_10-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_10-Net-(J3-Pad1)",
          "Board_10-Net-(J4-Pad2)",
          "Board_10-Net-(J6-Pad2)",
          "Board_10-GND",
          "Board_10-Net-(FB1-Pad1)",
          "Board_10-/TXLED",
          "Board_10-/MISO2",
          "Board_10-/SCK2",
          "Board_10-Net-(J6-Pad3)",
          "Board_10-Net-(J4-Pad4)",
          "Board_10-Net-(J3-Pad3)",
          "Board_10-Net-(F1-Pad2)",
          "Board_10-Net-(J3-Pad2)",
          "Board_10-Net-(R2-Pad1)",
          "Board_10-/DTR",
          "Board_10-Net-(R1-Pad1)",
          "Board_10-VBUS",
          "Board_10-Net-(C4-Pad1)",
          "Board_10-/RESET2",
          "Board_10-Net-(C8-Pad2)",
          "Board_10-Net-(J3-Pad5)",
          "Board_10-Net-(J6-Pad4)",
          "Board_10-Net-(J6-Pad5)",
          "Board_10-Net-(J4-Pad1)",
          "Board_10-Net-(J6-Pad6)",
          "Board_10-+5V",
          "Board_10-Net-(J4-Pad3)",
          "Board_10-Net-(C3-Pad1)",
          "Board_10-Net-(D2-Pad2)",
          "Board_10-Net-(J3-Pad4)",
          "Board_10-/RXLED",
          "Board_10-Net-(J2-Pad2)",
          "Board_10-Net-(C5-Pad1)",
          "Board_10-Net-(J2-Pad3)",
          "Board_10-Net-(D3-Pad2)",
          "Board_10-/MOSI2",
          "Board_10-Earth",
          "Board_10-Net-(U1-Pad14)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_11-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_11-Net-(J6-Pad2)",
          "Board_11-Net-(J2-Pad2)",
          "Board_11-Net-(C4-Pad1)",
          "Board_11-/TXLED",
          "Board_11-Net-(J3-Pad2)",
          "Board_11-Net-(J6-Pad4)",
          "Board_11-/MOSI2",
          "Board_11-Net-(J6-Pad3)",
          "Board_11-Net-(U1-Pad14)",
          "Board_11-/RESET2",
          "Board_11-Earth",
          "Board_11-Net-(D2-Pad2)",
          "Board_11-Net-(J3-Pad5)",
          "Board_11-Net-(R2-Pad1)",
          "Board_11-Net-(J4-Pad4)",
          "Board_11-/SCK2",
          "Board_11-Net-(J3-Pad3)",
          "Board_11-Net-(F1-Pad2)",
          "Board_11-Net-(J3-Pad4)",
          "Board_11-Net-(J2-Pad3)",
          "Board_11-Net-(J4-Pad2)",
          "Board_11-Net-(J4-Pad3)",
          "Board_11-Net-(R1-Pad1)",
          "Board_11-/MISO2",
          "Board_11-Net-(C8-Pad2)",
          "Board_11-Net-(J3-Pad1)",
          "Board_11-Net-(FB1-Pad1)",
          "Board_11-Net-(J4-Pad1)",
          "Board_11-Net-(J6-Pad6)",
          "Board_11-Net-(C3-Pad1)",
          "Board_11-+5V",
          "Board_11-Net-(J6-Pad5)",
          "Board_11-/DTR",
          "Board_11-VBUS",
          "Board_11-/RXLED",
          "Board_11-Net-(D3-Pad2)",
          "Board_11-Net-(C5-Pad1)",
          "Board_11-GND"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_12-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_12-/RESET2",
          "Board_12-GND",
          "Board_12-+5V",
          "Board_12-Net-(R1-Pad1)",
          "Board_12-/RXLED",
          "Board_12-Net-(J2-Pad2)",
          "Board_12-Net-(J3-Pad2)",
          "Board_12-Net-(J6-Pad4)",
          "Board_12-Net-(J6-Pad2)",
          "Board_12-Net-(J6-Pad5)",
          "Board_12-Net-(J3-Pad5)",
          "Board_12-Net-(J4-Pad3)",
          "Board_12-Net-(C3-Pad1)",
          "Board_12-/SCK2",
          "Board_12-Net-(J3-Pad3)",
          "Board_12-/MISO2",
          "Board_12-Net-(R2-Pad1)",
          "Board_12-Net-(J4-Pad1)",
          "Board_12-Net-(FB1-Pad1)",
          "Board_12-Net-(F1-Pad2)",
          "Board_12-Net-(J6-Pad6)",
          "Board_12-Net-(C5-Pad1)",
          "Board_12-/TXLED",
          "Board_12-VBUS",
          "Board_12-Net-(C4-Pad1)",
          "Board_12-Net-(J4-Pad2)",
          "Board_12-Net-(D2-Pad2)",
          "Board_12-Net-(J4-Pad4)",
          "Board_12-Earth",
          "Board_12-Net-(D3-Pad2)",
          "Board_12-/MOSI2",
          "Board_12-Net-(J3-Pad1)",
          "Board_12-Net-(J2-Pad3)",
          "Board_12-Net-(U1-Pad14)",
          "Board_12-Net-(J6-Pad3)",
          "Board_12-Net-(J3-Pad4)",
          "Board_12-/DTR",
          "Board_12-Net-(C8-Pad2)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_13-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_13-Net-(J4-Pad1)",
          "Board_13-/DTR",
          "Board_13-VBUS",
          "Board_13-Net-(D3-Pad2)",
          "Board_13-Net-(J4-Pad2)",
          "Board_13-/MOSI2",
          "Board_13-Net-(J6-Pad6)",
          "Board_13-Net-(R2-Pad1)",
          "Board_13-Net-(J6-Pad4)",
          "Board_13-Net-(J6-Pad5)",
          "Board_13-/RXLED",
          "Board_13-Net-(D2-Pad2)",
          "Board_13-Net-(J6-Pad2)",
          "Board_13-Earth",
          "Board_13-Net-(C5-Pad1)",
          "Board_13-Net-(C3-Pad1)",
          "Board_13-Net-(J3-Pad3)",
          "Board_13-Net-(U1-Pad14)",
          "Board_13-/RESET2",
          "Board_13-Net-(C8-Pad2)",
          "Board_13-/TXLED",
          "Board_13-Net-(F1-Pad2)",
          "Board_13-Net-(J2-Pad3)",
          "Board_13-/MISO2",
          "Board_13-Net-(R1-Pad1)",
          "Board_13-/SCK2",
          "Board_13-Net-(J3-Pad1)",
          "Board_13-Net-(J3-Pad5)",
          "Board_13-GND",
          "Board_13-Net-(J3-Pad4)",
          "Board_13-Net-(C4-Pad1)",
          "Board_13-Net-(J4-Pad3)",
          "Board_13-Net-(FB1-Pad1)",
          "Board_13-Net-(J2-Pad2)",
          "Board_13-Net-(J3-Pad2)",
          "Board_13-Net-(J4-Pad4)",
          "Board_13-+5V",
          "Board_13-Net-(J6-Pad3)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_14-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_14-Net-(D2-Pad2)",
          "Board_14-Net-(J6-Pad5)",
          "Board_14-VBUS",
          "Board_14-Net-(U1-Pad14)",
          "Board_14-Net-(R1-Pad1)",
          "Board_14-Net-(J6-Pad3)",
          "Board_14-Net-(J6-Pad2)",
          "Board_14-/SCK2",
          "Board_14-Earth",
          "Board_14-Net-(J3-Pad2)",
          "Board_14-Net-(J6-Pad6)",
          "Board_14-Net-(J6-Pad4)",
          "Board_14-Net-(J2-Pad3)",
          "Board_14-Net-(J4-Pad2)",
          "Board_14-/RESET2",
          "Board_14-Net-(D3-Pad2)",
          "Board_14-Net-(FB1-Pad1)",
          "Board_14-/MISO2",
          "Board_14-/DTR",
          "Board_14-Net-(J2-Pad2)",
          "Board_14-Net-(J3-Pad1)",
          "Board_14-Net-(J3-Pad3)",
          "Board_14-Net-(J3-Pad4)",
          "Board_14-Net-(R2-Pad1)",
          "Board_14-/MOSI2",
          "Board_14-+5V",
          "Board_14-Net-(J3-Pad5)",
          "Board_14-Net-(F1-Pad2)",
          "Board_14-/RXLED",
          "Board_14-Net-(C4-Pad1)",
          "Board_14-Net-(C5-Pad1)",
          "Board_14-Net-(C8-Pad2)",
          "Board_14-GND",
          "Board_14-Net-(J4-Pad1)",
          "Board_14-Net-(J4-Pad3)",
          "Board_14-Net-(C3-Pad1)",
          "Board_14-Net-(J4-Pad4)",
          "Board_14-/TXLED"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.254,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2032,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_15-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_15-Earth",
          "Board_15-Net-(J3-Pad5)",
          "Board_15-Net-(J6-Pad5)",
          "Board_15-/DTR",
          "Board_15-Net-(J4-Pad1)",
          "Board_15-/RESET2",
          "Board_15-Net-(J3-Pad3)",
          "Board_15-Net-(R1-Pad1)",
          "Board_15-Net-(J3-Pad4)",
          "Board_15-/MOSI2",
          "Board_15-Net-(C3-Pad1)",
          "Board_15-Net-(R2-Pad1)",
          "Board_15-/RXLED",
          "Board_15-Net-(C5-Pad1)",
          "Board_15-Net-(D2-Pad2)",
          "Board_15-+5V",
          "Board_15-Net-(FB1-Pad1)",
          "Board_15-Net-(J6-Pad6)",
          "Board_15-Net-(J6-Pad2)",
          "Board_15-Net-(J2-Pad3)",
          "Board_15-/TXLED",
          "Board_15-Net-(J3-Pad1)",
          "Board_15-Net-(J6-Pad4)",
          "Board_15-Net-(C8-Pad2)",
          "Board_15-Net-(F1-Pad2)",
          "Board_15-Net-(J4-Pad2)",
          "Board_15-/MISO2",
          "Board_15-Net-(U1-Pad14)",
          "Board_15-/SCK2",
          "Board_15-VBUS",
          "Board_15-Net-(J4-Pad4)",
          "Board_15-Net-(J4-Pad3)",
          "Board_15-Net-(C4-Pad1)",
          "Board_15-Net-(J2-Pad2)",
          "Board_15-Net-(J3-Pad2)",
          "Board_15-Net-(D3-Pad2)",
          "Board_15-GND",
          "Board_15-Net-(J6-Pad3)"
        ]
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}