$date
  Tue Sep 12 14:03:19 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module testbenchpreg $end
$var reg 1 ! clk_in $end
$var reg 1 " rst_in $end
$var reg 1 # rin_in $end
$var reg 1 $ lin_in $end
$var reg 2 % mode_in[1:0] $end
$var reg 6 & data_in[5:0] $end
$var reg 6 ' data_out[5:0] $end
$scope module dut $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$var reg 1 * rin $end
$var reg 1 + lin $end
$var reg 2 , mode[1:0] $end
$var reg 6 - data_in[5:0] $end
$var reg 6 . data_out[5:0] $end
$var reg 6 / trenutno_stanje[5:0] $end
$var reg 6 0 prethodno_stanje[5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
b01 %
b011010 &
bUUUUUU '
0(
1)
0*
1+
b01 ,
b011010 -
bUUUUUU .
bUUUUUU /
bUUUUUU 0
#1000000
1!
b011010 '
1(
b011010 .
b011010 /
#2000000
0!
b00 %
0(
b00 ,
b011010 0
#3000000
1!
1(
#4000000
0!
b10 %
0(
b10 ,
#5000000
1!
b110100 '
1(
b110100 .
b110100 /
#6000000
0!
0(
b110100 0
#7000000
1!
b101000 '
1(
b101000 .
b101000 /
#8000000
0!
0(
b101000 0
#9000000
1!
b010000 '
1(
b010000 .
b010000 /
#10000000
0!
b11 %
0(
b11 ,
b010000 0
#11000000
1!
b101000 '
1(
b101000 .
b101000 /
#12000000
0!
0(
b101000 0
#13000000
1!
b110100 '
1(
b110100 .
b110100 /
#14000000
0!
0(
b110100 0
#15000000
1!
b111010 '
1(
b111010 .
b111010 /
#16000000
0!
0"
b000000 '
0(
0)
b000000 .
b000000 /
b111010 0
#17000000
1!
1(
b000000 0
#18000000
0!
0(
#19000000
1!
1(
#20000000
