<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/r600_dpm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - r600_dpm.c<span style="font-size: 80%;"> (source / <a href="r600_dpm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">820</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">75</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2011 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      26 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;r600d.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;r600_dpm.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : const u32 r600_utc[R600_PM_NUMBER_OF_TC] =
<span class="lineNum">      33 </span>            : {
<span class="lineNum">      34 </span>            :         R600_UTC_DFLT_00,
<span class="lineNum">      35 </span>            :         R600_UTC_DFLT_01,
<span class="lineNum">      36 </span>            :         R600_UTC_DFLT_02,
<span class="lineNum">      37 </span>            :         R600_UTC_DFLT_03,
<span class="lineNum">      38 </span>            :         R600_UTC_DFLT_04,
<span class="lineNum">      39 </span>            :         R600_UTC_DFLT_05,
<span class="lineNum">      40 </span>            :         R600_UTC_DFLT_06,
<span class="lineNum">      41 </span>            :         R600_UTC_DFLT_07,
<span class="lineNum">      42 </span>            :         R600_UTC_DFLT_08,
<span class="lineNum">      43 </span>            :         R600_UTC_DFLT_09,
<span class="lineNum">      44 </span>            :         R600_UTC_DFLT_10,
<span class="lineNum">      45 </span>            :         R600_UTC_DFLT_11,
<span class="lineNum">      46 </span>            :         R600_UTC_DFLT_12,
<span class="lineNum">      47 </span>            :         R600_UTC_DFLT_13,
<span class="lineNum">      48 </span>            :         R600_UTC_DFLT_14,
<span class="lineNum">      49 </span>            : };
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            : const u32 r600_dtc[R600_PM_NUMBER_OF_TC] =
<span class="lineNum">      52 </span>            : {
<span class="lineNum">      53 </span>            :         R600_DTC_DFLT_00,
<span class="lineNum">      54 </span>            :         R600_DTC_DFLT_01,
<span class="lineNum">      55 </span>            :         R600_DTC_DFLT_02,
<span class="lineNum">      56 </span>            :         R600_DTC_DFLT_03,
<span class="lineNum">      57 </span>            :         R600_DTC_DFLT_04,
<span class="lineNum">      58 </span>            :         R600_DTC_DFLT_05,
<span class="lineNum">      59 </span>            :         R600_DTC_DFLT_06,
<span class="lineNum">      60 </span>            :         R600_DTC_DFLT_07,
<span class="lineNum">      61 </span>            :         R600_DTC_DFLT_08,
<span class="lineNum">      62 </span>            :         R600_DTC_DFLT_09,
<span class="lineNum">      63 </span>            :         R600_DTC_DFLT_10,
<span class="lineNum">      64 </span>            :         R600_DTC_DFLT_11,
<span class="lineNum">      65 </span>            :         R600_DTC_DFLT_12,
<span class="lineNum">      66 </span>            :         R600_DTC_DFLT_13,
<span class="lineNum">      67 </span>            :         R600_DTC_DFLT_14,
<a name="68"><span class="lineNum">      68 </span>            : };</a>
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span><span class="lineNoCov">          0 : void r600_dpm_print_class_info(u32 class, u32 class2)</span>
<span class="lineNum">      71 </span>            : {
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :         printk(&quot;\tui class: &quot;);</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :         switch (class &amp; ATOM_PPLIB_CLASSIFICATION_UI_MASK) {</span>
<span class="lineNum">      74 </span>            :         case ATOM_PPLIB_CLASSIFICATION_UI_NONE:
<span class="lineNum">      75 </span>            :         default:
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 printk(&quot;none\n&quot;);</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      78 </span>            :         case ATOM_PPLIB_CLASSIFICATION_UI_BATTERY:
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 printk(&quot;battery\n&quot;);</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      81 </span>            :         case ATOM_PPLIB_CLASSIFICATION_UI_BALANCED:
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 printk(&quot;balanced\n&quot;);</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      84 </span>            :         case ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE:
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :                 printk(&quot;performance\n&quot;);</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      87 </span>            :         }
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         printk(&quot;\tinternal class: &quot;);</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         if (((class &amp; ~ATOM_PPLIB_CLASSIFICATION_UI_MASK) == 0) &amp;&amp;</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :             (class2 == 0))</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :                 printk(&quot;none&quot;);</span>
<span class="lineNum">      92 </span>            :         else {
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT)</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :                         printk(&quot;boot &quot;);</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_THERMAL)</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :                         printk(&quot;thermal &quot;);</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_LIMITEDPOWERSOURCE)</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :                         printk(&quot;limited_pwr &quot;);</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_REST)</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                         printk(&quot;rest &quot;);</span>
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_FORCED)</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                         printk(&quot;forced &quot;);</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_3DPERFORMANCE)</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                         printk(&quot;3d_perf &quot;);</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_OVERDRIVETEMPLATE)</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                         printk(&quot;ovrdrv &quot;);</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_UVDSTATE)</span>
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :                         printk(&quot;uvd &quot;);</span>
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_3DLOW)</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                         printk(&quot;3d_low &quot;);</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_ACPI)</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                         printk(&quot;acpi &quot;);</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_HD2STATE)</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :                         printk(&quot;uvd_hd2 &quot;);</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_HDSTATE)</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :                         printk(&quot;uvd_hd &quot;);</span>
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 if (class &amp; ATOM_PPLIB_CLASSIFICATION_SDSTATE)</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :                         printk(&quot;uvd_sd &quot;);</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 if (class2 &amp; ATOM_PPLIB_CLASSIFICATION2_LIMITEDPOWERSOURCE_2)</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :                         printk(&quot;limited_pwr2 &quot;);</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 if (class2 &amp; ATOM_PPLIB_CLASSIFICATION2_ULV)</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                         printk(&quot;ulv &quot;);</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 if (class2 &amp; ATOM_PPLIB_CLASSIFICATION2_MVC)</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :                         printk(&quot;uvd_mvc &quot;);</span>
<span class="lineNum">     125 </span>            :         }
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         printk(&quot;\n&quot;);</span>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     128 </span>            : 
<span class="lineNum">     129 </span><span class="lineNoCov">          0 : void r600_dpm_print_cap_info(u32 caps)</span>
<span class="lineNum">     130 </span>            : {
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         printk(&quot;\tcaps: &quot;);</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         if (caps &amp; ATOM_PPLIB_SINGLE_DISPLAY_ONLY)</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 printk(&quot;single_disp &quot;);</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :         if (caps &amp; ATOM_PPLIB_SUPPORTS_VIDEO_PLAYBACK)</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 printk(&quot;video &quot;);</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         if (caps &amp; ATOM_PPLIB_DISALLOW_ON_DC)</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 printk(&quot;no_dc &quot;);</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         printk(&quot;\n&quot;);</span>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span><span class="lineNoCov">          0 : void r600_dpm_print_ps_status(struct radeon_device *rdev,</span>
<span class="lineNum">     142 </span>            :                               struct radeon_ps *rps)
<span class="lineNum">     143 </span>            : {
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         printk(&quot;\tstatus: &quot;);</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         if (rps == rdev-&gt;pm.dpm.current_ps)</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :                 printk(&quot;c &quot;);</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         if (rps == rdev-&gt;pm.dpm.requested_ps)</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 printk(&quot;r &quot;);</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         if (rps == rdev-&gt;pm.dpm.boot_ps)</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 printk(&quot;b &quot;);</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         printk(&quot;\n&quot;);</span>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span><span class="lineNoCov">          0 : u32 r600_dpm_get_vblank_time(struct radeon_device *rdev)</span>
<span class="lineNum">     155 </span>            : {
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">     157 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     158 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     159 </span>            :         u32 vblank_in_pixels;
<span class="lineNum">     160 </span>            :         u32 vblank_time_us = 0xffffffff; /* if the displays are off, vblank time is max */
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &amp;&amp; rdev-&gt;mode_info.mode_config_initialized) {</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 list_for_each_entry(crtc, &amp;dev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                         radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :                         if (crtc-&gt;enabled &amp;&amp; radeon_crtc-&gt;enabled &amp;&amp; radeon_crtc-&gt;hw_mode.clock) {</span>
<span class="lineNum">     166 </span>            :                                 vblank_in_pixels =
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;hw_mode.crtc_htotal *</span>
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :                                         (radeon_crtc-&gt;hw_mode.crtc_vblank_end -</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :                                          radeon_crtc-&gt;hw_mode.crtc_vdisplay +</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                                          (radeon_crtc-&gt;v_border * 2));</span>
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                                 vblank_time_us = vblank_in_pixels * 1000 / radeon_crtc-&gt;hw_mode.clock;</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     174 </span>            :                         }
<span class="lineNum">     175 </span>            :                 }
<span class="lineNum">     176 </span>            :         }
<span class="lineNum">     177 </span>            : 
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         return vblank_time_us;</span>
<a name="179"><span class="lineNum">     179 </span>            : }</a>
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 : u32 r600_dpm_get_vrefresh(struct radeon_device *rdev)</span>
<span class="lineNum">     182 </span>            : {
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">     184 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     185 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     186 </span>            :         u32 vrefresh = 0;
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         if (rdev-&gt;num_crtc &amp;&amp; rdev-&gt;mode_info.mode_config_initialized) {</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 list_for_each_entry(crtc, &amp;dev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :                         radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :                         if (crtc-&gt;enabled &amp;&amp; radeon_crtc-&gt;enabled &amp;&amp; radeon_crtc-&gt;hw_mode.clock) {</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                                 vrefresh = drm_mode_vrefresh(&amp;radeon_crtc-&gt;hw_mode);</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     194 </span>            :                         }
<span class="lineNum">     195 </span>            :                 }
<span class="lineNum">     196 </span>            :         }
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         return vrefresh;</span>
<a name="198"><span class="lineNum">     198 </span>            : }</a>
<span class="lineNum">     199 </span>            : 
<span class="lineNum">     200 </span><span class="lineNoCov">          0 : void r600_calculate_u_and_p(u32 i, u32 r_c, u32 p_b,</span>
<span class="lineNum">     201 </span>            :                             u32 *p, u32 *u)
<span class="lineNum">     202 </span>            : {
<span class="lineNum">     203 </span>            :         u32 b_c = 0;
<span class="lineNum">     204 </span>            :         u32 i_c;
<span class="lineNum">     205 </span>            :         u32 tmp;
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         i_c = (i * r_c) / 100;</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         tmp = i_c &gt;&gt; p_b;</span>
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         while (tmp) {</span>
<span class="lineNum">     211 </span>            :                 b_c++;
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 tmp &gt;&gt;= 1;</span>
<span class="lineNum">     213 </span>            :         }
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         *u = (b_c + 1) / 2;</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :         *p = i_c / (1 &lt;&lt; (2 * (*u)));</span>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     218 </span>            : 
<span class="lineNum">     219 </span><span class="lineNoCov">          0 : int r600_calculate_at(u32 t, u32 h, u32 fh, u32 fl, u32 *tl, u32 *th)</span>
<span class="lineNum">     220 </span>            : {
<span class="lineNum">     221 </span>            :         u32 k, a, ah, al;
<span class="lineNum">     222 </span>            :         u32 t1;
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         if ((fl == 0) || (fh == 0) || (fl &gt; fh))</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         k = (100 * fh) / fl;</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         t1 = (t * (k - 100));</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :         a = (1000 * (100 * h + t1)) / (10000 + (t1 / 100));</span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         a = (a + 5) / 10;</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         ah = ((a * t) + 5000) / 10000;</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         al = a - ah;</span>
<span class="lineNum">     233 </span>            : 
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         *th = t - ah;</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         *tl = t + al;</span>
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span><span class="lineNoCov">          0 : void r600_gfx_clockgating_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     241 </span>            : {
<span class="lineNum">     242 </span>            :         int i;
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, DYN_GFX_CLK_OFF_EN, ~DYN_GFX_CLK_OFF_EN);</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~DYN_GFX_CLK_OFF_EN);</span>
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :                 WREG32(CG_RLC_REQ_AND_RSP, 0x2);</span>
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                         if (((RREG32(CG_RLC_REQ_AND_RSP) &amp; CG_RLC_RSP_TYPE_MASK) &gt;&gt; CG_RLC_RSP_TYPE_SHIFT) == 1)</span>
<span class="lineNum">     253 </span>            :                                 break;
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                         udelay(1);</span>
<span class="lineNum">     255 </span>            :                 }
<span class="lineNum">     256 </span>            : 
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 WREG32(CG_RLC_REQ_AND_RSP, 0x0);</span>
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                 WREG32(GRBM_PWR_CNTL, 0x1);</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 RREG32(GRBM_PWR_CNTL);</span>
<span class="lineNum">     261 </span>            :         }
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span><span class="lineNoCov">          0 : void r600_dynamicpm_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     265 </span>            : {
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN);</span>
<span class="lineNum">     268 </span>            :         else
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN);</span>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 : void r600_enable_thermal_protection(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     273 </span>            : {
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS);</span>
<span class="lineNum">     276 </span>            :         else
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS);</span>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     279 </span>            : 
<span class="lineNum">     280 </span><span class="lineNoCov">          0 : void r600_enable_acpi_pm(struct radeon_device *rdev)</span>
<span class="lineNum">     281 </span>            : {
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         WREG32_P(GENERAL_PWRMGT, STATIC_PM_EN, ~STATIC_PM_EN);</span>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span><span class="lineNoCov">          0 : void r600_enable_dynamic_pcie_gen2(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     286 </span>            : {
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, ENABLE_GEN2PCIE, ~ENABLE_GEN2PCIE);</span>
<span class="lineNum">     289 </span>            :         else
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 WREG32_P(GENERAL_PWRMGT, 0, ~ENABLE_GEN2PCIE);</span>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span><span class="lineNoCov">          0 : bool r600_dynamicpm_enabled(struct radeon_device *rdev)</span>
<span class="lineNum">     294 </span>            : {
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         if (RREG32(GENERAL_PWRMGT) &amp; GLOBAL_PWRMGT_EN)</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     297 </span>            :         else
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 return false;</span>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     300 </span>            : 
<span class="lineNum">     301 </span><span class="lineNoCov">          0 : void r600_enable_sclk_control(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     302 </span>            : {
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~SCLK_PWRMGT_OFF);</span>
<span class="lineNum">     305 </span>            :         else
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, SCLK_PWRMGT_OFF, ~SCLK_PWRMGT_OFF);</span>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span><span class="lineNoCov">          0 : void r600_enable_mclk_control(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     310 </span>            : {
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 WREG32_P(MCLK_PWRMGT_CNTL, 0, ~MPLL_PWRMGT_OFF);</span>
<span class="lineNum">     313 </span>            :         else
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :                 WREG32_P(MCLK_PWRMGT_CNTL, MPLL_PWRMGT_OFF, ~MPLL_PWRMGT_OFF);</span>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span><span class="lineNoCov">          0 : void r600_enable_spll_bypass(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     318 </span>            : {
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SPLL_FUNC_CNTL, SPLL_BYPASS_EN, ~SPLL_BYPASS_EN);</span>
<span class="lineNum">     321 </span>            :         else
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SPLL_FUNC_CNTL, 0, ~SPLL_BYPASS_EN);</span>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     324 </span>            : 
<span class="lineNum">     325 </span><span class="lineNoCov">          0 : void r600_wait_for_spll_change(struct radeon_device *rdev)</span>
<span class="lineNum">     326 </span>            : {
<span class="lineNum">     327 </span>            :         int i;
<span class="lineNum">     328 </span>            : 
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 if (RREG32(CG_SPLL_FUNC_CNTL) &amp; SPLL_CHG_STATUS)</span>
<span class="lineNum">     331 </span>            :                         break;
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     333 </span>            :         }
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     335 </span>            : 
<span class="lineNum">     336 </span><span class="lineNoCov">          0 : void r600_set_bsp(struct radeon_device *rdev, u32 u, u32 p)</span>
<span class="lineNum">     337 </span>            : {
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         WREG32(CG_BSP, BSP(p) | BSU(u));</span>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span><span class="lineNoCov">          0 : void r600_set_at(struct radeon_device *rdev,</span>
<span class="lineNum">     342 </span>            :                  u32 l_to_m, u32 m_to_h,
<span class="lineNum">     343 </span>            :                  u32 h_to_m, u32 m_to_l)
<span class="lineNum">     344 </span>            : {
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         WREG32(CG_RT, FLS(l_to_m) | FMS(m_to_h));</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :         WREG32(CG_LT, FHS(h_to_m) | FMS(m_to_l));</span>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     348 </span>            : 
<span class="lineNum">     349 </span><span class="lineNoCov">          0 : void r600_set_tc(struct radeon_device *rdev,</span>
<span class="lineNum">     350 </span>            :                  u32 index, u32 u_t, u32 d_t)
<span class="lineNum">     351 </span>            : {
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         WREG32(CG_FFCT_0 + (index * 4), UTC_0(u_t) | DTC_0(d_t));</span>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     354 </span>            : 
<span class="lineNum">     355 </span><span class="lineNoCov">          0 : void r600_select_td(struct radeon_device *rdev,</span>
<span class="lineNum">     356 </span>            :                     enum r600_td td)
<span class="lineNum">     357 </span>            : {
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         if (td == R600_TD_AUTO)</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~FIR_FORCE_TREND_SEL);</span>
<span class="lineNum">     360 </span>            :         else
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, FIR_FORCE_TREND_SEL, ~FIR_FORCE_TREND_SEL);</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         if (td == R600_TD_UP)</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~FIR_TREND_MODE);</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :         if (td == R600_TD_DOWN)</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, FIR_TREND_MODE, ~FIR_TREND_MODE);</span>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span><span class="lineNoCov">          0 : void r600_set_vrc(struct radeon_device *rdev, u32 vrv)</span>
<span class="lineNum">     369 </span>            : {
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         WREG32(CG_FTV, vrv);</span>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     372 </span>            : 
<span class="lineNum">     373 </span><span class="lineNoCov">          0 : void r600_set_tpu(struct radeon_device *rdev, u32 u)</span>
<span class="lineNum">     374 </span>            : {
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         WREG32_P(CG_TPC, TPU(u), ~TPU_MASK);</span>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span><span class="lineNoCov">          0 : void r600_set_tpc(struct radeon_device *rdev, u32 c)</span>
<span class="lineNum">     379 </span>            : {
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         WREG32_P(CG_TPC, TPCC(c), ~TPCC_MASK);</span>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     382 </span>            : 
<span class="lineNum">     383 </span><span class="lineNoCov">          0 : void r600_set_sstu(struct radeon_device *rdev, u32 u)</span>
<span class="lineNum">     384 </span>            : {
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         WREG32_P(CG_SSP, CG_SSTU(u), ~CG_SSTU_MASK);</span>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span><span class="lineNoCov">          0 : void r600_set_sst(struct radeon_device *rdev, u32 t)</span>
<span class="lineNum">     389 </span>            : {
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :         WREG32_P(CG_SSP, CG_SST(t), ~CG_SST_MASK);</span>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span><span class="lineNoCov">          0 : void r600_set_git(struct radeon_device *rdev, u32 t)</span>
<span class="lineNum">     394 </span>            : {
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         WREG32_P(CG_GIT, CG_GICST(t), ~CG_GICST_MASK);</span>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     397 </span>            : 
<span class="lineNum">     398 </span><span class="lineNoCov">          0 : void r600_set_fctu(struct radeon_device *rdev, u32 u)</span>
<span class="lineNum">     399 </span>            : {
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         WREG32_P(CG_FC_T, FC_TU(u), ~FC_TU_MASK);</span>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span><span class="lineNoCov">          0 : void r600_set_fct(struct radeon_device *rdev, u32 t)</span>
<span class="lineNum">     404 </span>            : {
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         WREG32_P(CG_FC_T, FC_T(t), ~FC_T_MASK);</span>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span><span class="lineNoCov">          0 : void r600_set_ctxcgtt3d_rphc(struct radeon_device *rdev, u32 p)</span>
<span class="lineNum">     409 </span>            : {
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         WREG32_P(CG_CTX_CGTT3D_R, PHC(p), ~PHC_MASK);</span>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span><span class="lineNoCov">          0 : void r600_set_ctxcgtt3d_rsdc(struct radeon_device *rdev, u32 s)</span>
<span class="lineNum">     414 </span>            : {
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         WREG32_P(CG_CTX_CGTT3D_R, SDC(s), ~SDC_MASK);</span>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span><span class="lineNoCov">          0 : void r600_set_vddc3d_oorsu(struct radeon_device *rdev, u32 u)</span>
<span class="lineNum">     419 </span>            : {
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         WREG32_P(CG_VDDC3D_OOR, SU(u), ~SU_MASK);</span>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span><span class="lineNoCov">          0 : void r600_set_vddc3d_oorphc(struct radeon_device *rdev, u32 p)</span>
<span class="lineNum">     424 </span>            : {
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         WREG32_P(CG_VDDC3D_OOR, PHC(p), ~PHC_MASK);</span>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     427 </span>            : 
<span class="lineNum">     428 </span><span class="lineNoCov">          0 : void r600_set_vddc3d_oorsdc(struct radeon_device *rdev, u32 s)</span>
<span class="lineNum">     429 </span>            : {
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         WREG32_P(CG_VDDC3D_OOR, SDC(s), ~SDC_MASK);</span>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     432 </span>            : 
<span class="lineNum">     433 </span><span class="lineNoCov">          0 : void r600_set_mpll_lock_time(struct radeon_device *rdev, u32 lock_time)</span>
<span class="lineNum">     434 </span>            : {
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :         WREG32_P(MPLL_TIME, MPLL_LOCK_TIME(lock_time), ~MPLL_LOCK_TIME_MASK);</span>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span><span class="lineNoCov">          0 : void r600_set_mpll_reset_time(struct radeon_device *rdev, u32 reset_time)</span>
<span class="lineNum">     439 </span>            : {
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         WREG32_P(MPLL_TIME, MPLL_RESET_TIME(reset_time), ~MPLL_RESET_TIME_MASK);</span>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     442 </span>            : 
<span class="lineNum">     443 </span><span class="lineNoCov">          0 : void r600_engine_clock_entry_enable(struct radeon_device *rdev,</span>
<span class="lineNum">     444 </span>            :                                     u32 index, bool enable)
<span class="lineNum">     445 </span>            : {
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART2 + (index * 4 * 2),</span>
<span class="lineNum">     448 </span>            :                          STEP_0_SPLL_ENTRY_VALID, ~STEP_0_SPLL_ENTRY_VALID);
<span class="lineNum">     449 </span>            :         else
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART2 + (index * 4 * 2),</span>
<span class="lineNum">     451 </span>            :                          0, ~STEP_0_SPLL_ENTRY_VALID);
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     453 </span>            : 
<span class="lineNum">     454 </span><span class="lineNoCov">          0 : void r600_engine_clock_entry_enable_pulse_skipping(struct radeon_device *rdev,</span>
<span class="lineNum">     455 </span>            :                                                    u32 index, bool enable)
<span class="lineNum">     456 </span>            : {
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART2 + (index * 4 * 2),</span>
<span class="lineNum">     459 </span>            :                          STEP_0_SPLL_STEP_ENABLE, ~STEP_0_SPLL_STEP_ENABLE);
<span class="lineNum">     460 </span>            :         else
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART2 + (index * 4 * 2),</span>
<span class="lineNum">     462 </span>            :                          0, ~STEP_0_SPLL_STEP_ENABLE);
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     464 </span>            : 
<span class="lineNum">     465 </span><span class="lineNoCov">          0 : void r600_engine_clock_entry_enable_post_divider(struct radeon_device *rdev,</span>
<span class="lineNum">     466 </span>            :                                                  u32 index, bool enable)
<span class="lineNum">     467 </span>            : {
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART2 + (index * 4 * 2),</span>
<span class="lineNum">     470 </span>            :                          STEP_0_POST_DIV_EN, ~STEP_0_POST_DIV_EN);
<span class="lineNum">     471 </span>            :         else
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART2 + (index * 4 * 2),</span>
<span class="lineNum">     473 </span>            :                          0, ~STEP_0_POST_DIV_EN);
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span><span class="lineNoCov">          0 : void r600_engine_clock_entry_set_post_divider(struct radeon_device *rdev,</span>
<span class="lineNum">     477 </span>            :                                               u32 index, u32 divider)
<span class="lineNum">     478 </span>            : {
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART1 + (index * 4 * 2),</span>
<span class="lineNum">     480 </span>            :                  STEP_0_SPLL_POST_DIV(divider), ~STEP_0_SPLL_POST_DIV_MASK);
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     482 </span>            : 
<span class="lineNum">     483 </span><span class="lineNoCov">          0 : void r600_engine_clock_entry_set_reference_divider(struct radeon_device *rdev,</span>
<span class="lineNum">     484 </span>            :                                                    u32 index, u32 divider)
<span class="lineNum">     485 </span>            : {
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :         WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART1 + (index * 4 * 2),</span>
<span class="lineNum">     487 </span>            :                  STEP_0_SPLL_REF_DIV(divider), ~STEP_0_SPLL_REF_DIV_MASK);
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     489 </span>            : 
<span class="lineNum">     490 </span><span class="lineNoCov">          0 : void r600_engine_clock_entry_set_feedback_divider(struct radeon_device *rdev,</span>
<span class="lineNum">     491 </span>            :                                                   u32 index, u32 divider)
<span class="lineNum">     492 </span>            : {
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :         WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART1 + (index * 4 * 2),</span>
<span class="lineNum">     494 </span>            :                  STEP_0_SPLL_FB_DIV(divider), ~STEP_0_SPLL_FB_DIV_MASK);
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     496 </span>            : 
<span class="lineNum">     497 </span><span class="lineNoCov">          0 : void r600_engine_clock_entry_set_step_time(struct radeon_device *rdev,</span>
<span class="lineNum">     498 </span>            :                                            u32 index, u32 step_time)
<span class="lineNum">     499 </span>            : {
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :         WREG32_P(SCLK_FREQ_SETTING_STEP_0_PART1 + (index * 4 * 2),</span>
<span class="lineNum">     501 </span>            :                  STEP_0_SPLL_STEP_TIME(step_time), ~STEP_0_SPLL_STEP_TIME_MASK);
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     503 </span>            : 
<span class="lineNum">     504 </span><span class="lineNoCov">          0 : void r600_vid_rt_set_ssu(struct radeon_device *rdev, u32 u)</span>
<span class="lineNum">     505 </span>            : {
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :         WREG32_P(VID_RT, SSTU(u), ~SSTU_MASK);</span>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     508 </span>            : 
<span class="lineNum">     509 </span><span class="lineNoCov">          0 : void r600_vid_rt_set_vru(struct radeon_device *rdev, u32 u)</span>
<span class="lineNum">     510 </span>            : {
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :         WREG32_P(VID_RT, VID_CRTU(u), ~VID_CRTU_MASK);</span>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     513 </span>            : 
<span class="lineNum">     514 </span><span class="lineNoCov">          0 : void r600_vid_rt_set_vrt(struct radeon_device *rdev, u32 rt)</span>
<span class="lineNum">     515 </span>            : {
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         WREG32_P(VID_RT, VID_CRT(rt), ~VID_CRT_MASK);</span>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     518 </span>            : 
<span class="lineNum">     519 </span><span class="lineNoCov">          0 : void r600_voltage_control_enable_pins(struct radeon_device *rdev,</span>
<span class="lineNum">     520 </span>            :                                       u64 mask)
<span class="lineNum">     521 </span>            : {
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :         WREG32(LOWER_GPIO_ENABLE, mask &amp; 0xffffffff);</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         WREG32(UPPER_GPIO_ENABLE, upper_32_bits(mask));</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 : }</span>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<span class="lineNum">     526 </span>            : 
<span class="lineNum">     527 </span><span class="lineNoCov">          0 : void r600_voltage_control_program_voltages(struct radeon_device *rdev,</span>
<span class="lineNum">     528 </span>            :                                            enum r600_power_level index, u64 pins)
<span class="lineNum">     529 </span>            : {
<span class="lineNum">     530 </span>            :         u32 tmp, mask;
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :         u32 ix = 3 - (3 &amp; index);</span>
<span class="lineNum">     532 </span>            : 
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :         WREG32(CTXSW_VID_LOWER_GPIO_CNTL + (ix * 4), pins &amp; 0xffffffff);</span>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         mask = 7 &lt;&lt; (3 * ix);</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         tmp = RREG32(VID_UPPER_GPIO_CNTL);</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :         tmp = (tmp &amp; ~mask) | ((pins &gt;&gt; (32 - (3 * ix))) &amp; mask);</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :         WREG32(VID_UPPER_GPIO_CNTL, tmp);</span>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span><span class="lineNoCov">          0 : void r600_voltage_control_deactivate_static_control(struct radeon_device *rdev,</span>
<span class="lineNum">     542 </span>            :                                                     u64 mask)
<span class="lineNum">     543 </span>            : {
<span class="lineNum">     544 </span>            :         u32 gpio;
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :         gpio = RREG32(GPIOPAD_MASK);</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :         gpio &amp;= ~mask;</span>
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :         WREG32(GPIOPAD_MASK, gpio);</span>
<span class="lineNum">     549 </span>            : 
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         gpio = RREG32(GPIOPAD_EN);</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         gpio &amp;= ~mask;</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         WREG32(GPIOPAD_EN, gpio);</span>
<span class="lineNum">     553 </span>            : 
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :         gpio = RREG32(GPIOPAD_A);</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :         gpio &amp;= ~mask;</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         WREG32(GPIOPAD_A, gpio);</span>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span><span class="lineNoCov">          0 : void r600_power_level_enable(struct radeon_device *rdev,</span>
<span class="lineNum">     560 </span>            :                              enum r600_power_level index, bool enable)
<span class="lineNum">     561 </span>            : {
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :         u32 ix = 3 - (3 &amp; index);</span>
<span class="lineNum">     563 </span>            : 
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                 WREG32_P(CTXSW_PROFILE_INDEX + (ix * 4), CTXSW_FREQ_STATE_ENABLE,</span>
<span class="lineNum">     566 </span>            :                          ~CTXSW_FREQ_STATE_ENABLE);
<span class="lineNum">     567 </span>            :         else
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 WREG32_P(CTXSW_PROFILE_INDEX + (ix * 4), 0,</span>
<span class="lineNum">     569 </span>            :                          ~CTXSW_FREQ_STATE_ENABLE);
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     571 </span>            : 
<span class="lineNum">     572 </span><span class="lineNoCov">          0 : void r600_power_level_set_voltage_index(struct radeon_device *rdev,</span>
<span class="lineNum">     573 </span>            :                                         enum r600_power_level index, u32 voltage_index)
<span class="lineNum">     574 </span>            : {
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :         u32 ix = 3 - (3 &amp; index);</span>
<span class="lineNum">     576 </span>            : 
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         WREG32_P(CTXSW_PROFILE_INDEX + (ix * 4),</span>
<span class="lineNum">     578 </span>            :                  CTXSW_FREQ_VIDS_CFG_INDEX(voltage_index), ~CTXSW_FREQ_VIDS_CFG_INDEX_MASK);
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     580 </span>            : 
<span class="lineNum">     581 </span><span class="lineNoCov">          0 : void r600_power_level_set_mem_clock_index(struct radeon_device *rdev,</span>
<span class="lineNum">     582 </span>            :                                           enum r600_power_level index, u32 mem_clock_index)
<span class="lineNum">     583 </span>            : {
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         u32 ix = 3 - (3 &amp; index);</span>
<span class="lineNum">     585 </span>            : 
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         WREG32_P(CTXSW_PROFILE_INDEX + (ix * 4),</span>
<span class="lineNum">     587 </span>            :                  CTXSW_FREQ_MCLK_CFG_INDEX(mem_clock_index), ~CTXSW_FREQ_MCLK_CFG_INDEX_MASK);
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span><span class="lineNoCov">          0 : void r600_power_level_set_eng_clock_index(struct radeon_device *rdev,</span>
<span class="lineNum">     591 </span>            :                                           enum r600_power_level index, u32 eng_clock_index)
<span class="lineNum">     592 </span>            : {
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         u32 ix = 3 - (3 &amp; index);</span>
<span class="lineNum">     594 </span>            : 
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         WREG32_P(CTXSW_PROFILE_INDEX + (ix * 4),</span>
<span class="lineNum">     596 </span>            :                  CTXSW_FREQ_SCLK_CFG_INDEX(eng_clock_index), ~CTXSW_FREQ_SCLK_CFG_INDEX_MASK);
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     598 </span>            : 
<span class="lineNum">     599 </span><span class="lineNoCov">          0 : void r600_power_level_set_watermark_id(struct radeon_device *rdev,</span>
<span class="lineNum">     600 </span>            :                                        enum r600_power_level index,
<span class="lineNum">     601 </span>            :                                        enum r600_display_watermark watermark_id)
<span class="lineNum">     602 </span>            : {
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :         u32 ix = 3 - (3 &amp; index);</span>
<span class="lineNum">     604 </span>            :         u32 tmp = 0;
<span class="lineNum">     605 </span>            : 
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         if (watermark_id == R600_DISPLAY_WATERMARK_HIGH)</span>
<span class="lineNum">     607 </span>            :                 tmp = CTXSW_FREQ_DISPLAY_WATERMARK;
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :         WREG32_P(CTXSW_PROFILE_INDEX + (ix * 4), tmp, ~CTXSW_FREQ_DISPLAY_WATERMARK);</span>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span><span class="lineNoCov">          0 : void r600_power_level_set_pcie_gen2(struct radeon_device *rdev,</span>
<span class="lineNum">     612 </span>            :                                     enum r600_power_level index, bool compatible)
<span class="lineNum">     613 </span>            : {
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :         u32 ix = 3 - (3 &amp; index);</span>
<span class="lineNum">     615 </span>            :         u32 tmp = 0;
<span class="lineNum">     616 </span>            : 
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :         if (compatible)</span>
<span class="lineNum">     618 </span>            :                 tmp = CTXSW_FREQ_GEN2PCIE_VOLT;
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         WREG32_P(CTXSW_PROFILE_INDEX + (ix * 4), tmp, ~CTXSW_FREQ_GEN2PCIE_VOLT);</span>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     621 </span>            : 
<span class="lineNum">     622 </span><span class="lineNoCov">          0 : enum r600_power_level r600_power_level_get_current_index(struct radeon_device *rdev)</span>
<span class="lineNum">     623 </span>            : {
<span class="lineNum">     624 </span>            :         u32 tmp;
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         tmp = RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURRENT_PROFILE_INDEX_MASK;</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :         tmp &gt;&gt;= CURRENT_PROFILE_INDEX_SHIFT;</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :         return tmp;</span>
<a name="629"><span class="lineNum">     629 </span>            : }</a>
<span class="lineNum">     630 </span>            : 
<span class="lineNum">     631 </span><span class="lineNoCov">          0 : enum r600_power_level r600_power_level_get_target_index(struct radeon_device *rdev)</span>
<span class="lineNum">     632 </span>            : {
<span class="lineNum">     633 </span>            :         u32 tmp;
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         tmp = RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; TARGET_PROFILE_INDEX_MASK;</span>
<span class="lineNum">     636 </span>            :         tmp &gt;&gt;= TARGET_PROFILE_INDEX_SHIFT;
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         return tmp;</span>
<a name="638"><span class="lineNum">     638 </span>            : }</a>
<span class="lineNum">     639 </span>            : 
<span class="lineNum">     640 </span><span class="lineNoCov">          0 : void r600_power_level_set_enter_index(struct radeon_device *rdev,</span>
<span class="lineNum">     641 </span>            :                                       enum r600_power_level index)
<span class="lineNum">     642 </span>            : {
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :         WREG32_P(TARGET_AND_CURRENT_PROFILE_INDEX, DYN_PWR_ENTER_INDEX(index),</span>
<span class="lineNum">     644 </span>            :                  ~DYN_PWR_ENTER_INDEX_MASK);
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     646 </span>            : 
<span class="lineNum">     647 </span><span class="lineNoCov">          0 : void r600_wait_for_power_level_unequal(struct radeon_device *rdev,</span>
<span class="lineNum">     648 </span>            :                                        enum r600_power_level index)
<span class="lineNum">     649 </span>            : {
<span class="lineNum">     650 </span>            :         int i;
<span class="lineNum">     651 </span>            : 
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                 if (r600_power_level_get_target_index(rdev) != index)</span>
<span class="lineNum">     654 </span>            :                         break;
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     656 </span>            :         }
<span class="lineNum">     657 </span>            : 
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :                 if (r600_power_level_get_current_index(rdev) != index)</span>
<span class="lineNum">     660 </span>            :                         break;
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     662 </span>            :         }
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     664 </span>            : 
<span class="lineNum">     665 </span><span class="lineNoCov">          0 : void r600_wait_for_power_level(struct radeon_device *rdev,</span>
<span class="lineNum">     666 </span>            :                                enum r600_power_level index)
<span class="lineNum">     667 </span>            : {
<span class="lineNum">     668 </span>            :         int i;
<span class="lineNum">     669 </span>            : 
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 if (r600_power_level_get_target_index(rdev) == index)</span>
<span class="lineNum">     672 </span>            :                         break;
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     674 </span>            :         }
<span class="lineNum">     675 </span>            : 
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 if (r600_power_level_get_current_index(rdev) == index)</span>
<span class="lineNum">     678 </span>            :                         break;
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     680 </span>            :         }
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span><span class="lineNoCov">          0 : void r600_start_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">     684 </span>            : {
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :         r600_enable_sclk_control(rdev, false);</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :         r600_enable_mclk_control(rdev, false);</span>
<span class="lineNum">     687 </span>            : 
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :         r600_dynamicpm_enable(rdev, true);</span>
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :         radeon_wait_for_vblank(rdev, 0);</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :         radeon_wait_for_vblank(rdev, 1);</span>
<span class="lineNum">     692 </span>            : 
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         r600_enable_spll_bypass(rdev, true);</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :         r600_wait_for_spll_change(rdev);</span>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :         r600_enable_spll_bypass(rdev, false);</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :         r600_wait_for_spll_change(rdev);</span>
<span class="lineNum">     697 </span>            : 
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :         r600_enable_spll_bypass(rdev, true);</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :         r600_wait_for_spll_change(rdev);</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :         r600_enable_spll_bypass(rdev, false);</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :         r600_wait_for_spll_change(rdev);</span>
<span class="lineNum">     702 </span>            : 
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :         r600_enable_sclk_control(rdev, true);</span>
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         r600_enable_mclk_control(rdev, true);</span>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     706 </span>            : 
<span class="lineNum">     707 </span><span class="lineNoCov">          0 : void r600_stop_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">     708 </span>            : {
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :         r600_dynamicpm_enable(rdev, false);</span>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     711 </span>            : 
<span class="lineNum">     712 </span><span class="lineNoCov">          0 : int r600_dpm_pre_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">     713 </span>            : {
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="715"><span class="lineNum">     715 </span>            : }</a>
<span class="lineNum">     716 </span>            : 
<span class="lineNum">     717 </span><span class="lineNoCov">          0 : void r600_dpm_post_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">     718 </span>            : {
<span class="lineNum">     719 </span>            : 
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     721 </span>            : 
<span class="lineNum">     722 </span><span class="lineNoCov">          0 : bool r600_is_uvd_state(u32 class, u32 class2)</span>
<span class="lineNum">     723 </span>            : {
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :         if (class &amp; ATOM_PPLIB_CLASSIFICATION_UVDSTATE)</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :         if (class &amp; ATOM_PPLIB_CLASSIFICATION_HD2STATE)</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         if (class &amp; ATOM_PPLIB_CLASSIFICATION_HDSTATE)</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         if (class &amp; ATOM_PPLIB_CLASSIFICATION_SDSTATE)</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         if (class2 &amp; ATOM_PPLIB_CLASSIFICATION2_MVC)</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span><span class="lineNoCov">          0 : static int r600_set_thermal_temperature_range(struct radeon_device *rdev,</span>
<span class="lineNum">     738 </span>            :                                               int min_temp, int max_temp)
<span class="lineNum">     739 </span>            : {
<span class="lineNum">     740 </span>            :         int low_temp = 0 * 1000;
<span class="lineNum">     741 </span>            :         int high_temp = 255 * 1000;
<span class="lineNum">     742 </span>            : 
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :         if (low_temp &lt; min_temp)</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :                 low_temp = min_temp;</span>
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :         if (high_temp &gt; max_temp)</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 high_temp = max_temp;</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :         if (high_temp &lt; low_temp) {</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;invalid thermal range: %d - %d\n&quot;, low_temp, high_temp);</span>
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     750 </span>            :         }
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :         WREG32_P(CG_THERMAL_INT, DIG_THERM_INTH(high_temp / 1000), ~DIG_THERM_INTH_MASK);</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :         WREG32_P(CG_THERMAL_INT, DIG_THERM_INTL(low_temp / 1000), ~DIG_THERM_INTL_MASK);</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         WREG32_P(CG_THERMAL_CTRL, DIG_THERM_DPM(high_temp / 1000), ~DIG_THERM_DPM_MASK);</span>
<span class="lineNum">     755 </span>            : 
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.thermal.min_temp = low_temp;</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.thermal.max_temp = high_temp;</span>
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     761 </span>            : 
<span class="lineNum">     762 </span><span class="lineNoCov">          0 : bool r600_is_internal_thermal_sensor(enum radeon_int_thermal_type sensor)</span>
<span class="lineNum">     763 </span>            : {
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         switch (sensor) {</span>
<span class="lineNum">     765 </span>            :         case THERMAL_TYPE_RV6XX:
<span class="lineNum">     766 </span>            :         case THERMAL_TYPE_RV770:
<span class="lineNum">     767 </span>            :         case THERMAL_TYPE_EVERGREEN:
<span class="lineNum">     768 </span>            :         case THERMAL_TYPE_SUMO:
<span class="lineNum">     769 </span>            :         case THERMAL_TYPE_NI:
<span class="lineNum">     770 </span>            :         case THERMAL_TYPE_SI:
<span class="lineNum">     771 </span>            :         case THERMAL_TYPE_CI:
<span class="lineNum">     772 </span>            :         case THERMAL_TYPE_KV:
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     774 </span>            :         case THERMAL_TYPE_ADT7473_WITH_INTERNAL:
<span class="lineNum">     775 </span>            :         case THERMAL_TYPE_EMC2103_WITH_INTERNAL:
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 return false; /* need special handling */</span>
<span class="lineNum">     777 </span>            :         case THERMAL_TYPE_NONE:
<span class="lineNum">     778 </span>            :         case THERMAL_TYPE_EXTERNAL:
<span class="lineNum">     779 </span>            :         case THERMAL_TYPE_EXTERNAL_GPIO:
<span class="lineNum">     780 </span>            :         default:
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     782 </span>            :         }
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     784 </span>            : 
<span class="lineNum">     785 </span><span class="lineNoCov">          0 : int r600_dpm_late_enable(struct radeon_device *rdev)</span>
<span class="lineNum">     786 </span>            : {
<span class="lineNum">     787 </span>            :         int ret;
<span class="lineNum">     788 </span>            : 
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.installed &amp;&amp;</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :             r600_is_internal_thermal_sensor(rdev-&gt;pm.int_thermal_type)) {</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :                 ret = r600_set_thermal_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);</span>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.dpm_thermal = true;</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :                 radeon_irq_set(rdev);</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     797 </span>            : 
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     800 </span>            : 
<span class="lineNum">     801 </span>            : union power_info {
<span class="lineNum">     802 </span>            :         struct _ATOM_POWERPLAY_INFO info;
<span class="lineNum">     803 </span>            :         struct _ATOM_POWERPLAY_INFO_V2 info_2;
<span class="lineNum">     804 </span>            :         struct _ATOM_POWERPLAY_INFO_V3 info_3;
<span class="lineNum">     805 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE pplib;
<span class="lineNum">     806 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2;
<span class="lineNum">     807 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3;
<span class="lineNum">     808 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE4 pplib4;
<span class="lineNum">     809 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE5 pplib5;
<span class="lineNum">     810 </span>            : };
<span class="lineNum">     811 </span>            : 
<span class="lineNum">     812 </span>            : union fan_info {
<span class="lineNum">     813 </span>            :         struct _ATOM_PPLIB_FANTABLE fan;
<span class="lineNum">     814 </span>            :         struct _ATOM_PPLIB_FANTABLE2 fan2;
<span class="lineNum">     815 </span>            :         struct _ATOM_PPLIB_FANTABLE3 fan3;
<a name="816"><span class="lineNum">     816 </span>            : };</a>
<span class="lineNum">     817 </span>            : 
<span class="lineNum">     818 </span><span class="lineNoCov">          0 : static int r600_parse_clk_voltage_dep_table(struct radeon_clock_voltage_dependency_table *radeon_table,</span>
<span class="lineNum">     819 </span>            :                                             ATOM_PPLIB_Clock_Voltage_Dependency_Table *atom_table)
<span class="lineNum">     820 </span>            : {
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :         u32 size = atom_table-&gt;ucNumEntries *</span>
<span class="lineNum">     822 </span>            :                 sizeof(struct radeon_clock_voltage_dependency_entry);
<span class="lineNum">     823 </span>            :         int i;
<span class="lineNum">     824 </span>            :         ATOM_PPLIB_Clock_Voltage_Dependency_Record *entry;
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         radeon_table-&gt;entries = kzalloc(size, GFP_KERNEL);</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :         if (!radeon_table-&gt;entries)</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">     829 </span>            : 
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :         entry = &amp;atom_table-&gt;entries[0];</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; atom_table-&gt;ucNumEntries; i++) {</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                 radeon_table-&gt;entries[i].clk = le16_to_cpu(entry-&gt;usClockLow) |</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                         (entry-&gt;ucClockHigh &lt;&lt; 16);</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :                 radeon_table-&gt;entries[i].v = le16_to_cpu(entry-&gt;usVoltage);</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :                 entry = (ATOM_PPLIB_Clock_Voltage_Dependency_Record *)</span>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :                         ((u8 *)entry + sizeof(ATOM_PPLIB_Clock_Voltage_Dependency_Record));</span>
<span class="lineNum">     837 </span>            :         }
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :         radeon_table-&gt;count = atom_table-&gt;ucNumEntries;</span>
<span class="lineNum">     839 </span>            : 
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     842 </span>            : 
<span class="lineNum">     843 </span><span class="lineNoCov">          0 : int r600_get_platform_caps(struct radeon_device *rdev)</span>
<span class="lineNum">     844 </span>            : {
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *mode_info = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">     846 </span>            :         union power_info *power_info;
<span class="lineNum">     847 </span>            :         int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">     850 </span>            : 
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         if (!atom_parse_data_header(mode_info-&gt;atom_context, index, NULL,</span>
<span class="lineNum">     852 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset))
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         power_info = (union power_info *)(mode_info-&gt;atom_context-&gt;bios + data_offset);</span>
<span class="lineNum">     855 </span>            : 
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.platform_caps = le32_to_cpu(power_info-&gt;pplib.ulPlatformCaps);</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.backbias_response_time = le16_to_cpu(power_info-&gt;pplib.usBackbiasTime);</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.voltage_response_time = le16_to_cpu(power_info-&gt;pplib.usVoltageTime);</span>
<span class="lineNum">     859 </span>            : 
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     862 </span>            : 
<span class="lineNum">     863 </span>            : /* sizeof(ATOM_PPLIB_EXTENDEDHEADER) */
<span class="lineNum">     864 </span>            : #define SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V2 12
<span class="lineNum">     865 </span>            : #define SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V3 14
<span class="lineNum">     866 </span>            : #define SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V4 16
<span class="lineNum">     867 </span>            : #define SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V5 18
<span class="lineNum">     868 </span>            : #define SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V6 20
<a name="869"><span class="lineNum">     869 </span>            : #define SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V7 22</a>
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span><span class="lineNoCov">          0 : int r600_parse_extended_power_table(struct radeon_device *rdev)</span>
<span class="lineNum">     872 </span>            : {
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *mode_info = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">     874 </span>            :         union power_info *power_info;
<span class="lineNum">     875 </span>            :         union fan_info *fan_info;
<span class="lineNum">     876 </span>            :         ATOM_PPLIB_Clock_Voltage_Dependency_Table *dep_table;
<span class="lineNum">     877 </span>            :         int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">     880 </span>            :         int ret, i;
<span class="lineNum">     881 </span>            : 
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :         if (!atom_parse_data_header(mode_info-&gt;atom_context, index, NULL,</span>
<span class="lineNum">     883 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset))
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         power_info = (union power_info *)(mode_info-&gt;atom_context-&gt;bios + data_offset);</span>
<span class="lineNum">     886 </span>            : 
<span class="lineNum">     887 </span>            :         /* fan table */
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         if (le16_to_cpu(power_info-&gt;pplib.usTableSize) &gt;=</span>
<span class="lineNum">     889 </span>            :             sizeof(struct _ATOM_PPLIB_POWERPLAYTABLE3)) {
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib3.usFanTableOffset) {</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                         fan_info = (union fan_info *)(mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                                                       le16_to_cpu(power_info-&gt;pplib3.usFanTableOffset));</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.t_hyst = fan_info-&gt;fan.ucTHyst;</span>
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.t_min = le16_to_cpu(fan_info-&gt;fan.usTMin);</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.t_med = le16_to_cpu(fan_info-&gt;fan.usTMed);</span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.t_high = le16_to_cpu(fan_info-&gt;fan.usTHigh);</span>
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.pwm_min = le16_to_cpu(fan_info-&gt;fan.usPWMMin);</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.pwm_med = le16_to_cpu(fan_info-&gt;fan.usPWMMed);</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.pwm_high = le16_to_cpu(fan_info-&gt;fan.usPWMHigh);</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :                         if (fan_info-&gt;fan.ucFanTableFormat &gt;= 2)</span>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.fan.t_max = le16_to_cpu(fan_info-&gt;fan2.usTMax);</span>
<span class="lineNum">     902 </span>            :                         else
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.fan.t_max = 10900;</span>
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.cycle_delay = 100000;</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :                         if (fan_info-&gt;fan.ucFanTableFormat &gt;= 3) {</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.fan.control_mode = fan_info-&gt;fan3.ucFanControlMode;</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.fan.default_max_fan_pwm =</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(fan_info-&gt;fan3.usFanPWMMax);</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.fan.default_fan_output_sensitivity = 4836;</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.fan.fan_output_sensitivity =</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(fan_info-&gt;fan3.usFanOutputSensitivity);</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.ucode_fan_control = true;</span>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     915 </span>            :         }
<span class="lineNum">     916 </span>            : 
<span class="lineNum">     917 </span>            :         /* clock dependancy tables, shedding tables */
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :         if (le16_to_cpu(power_info-&gt;pplib.usTableSize) &gt;=</span>
<span class="lineNum">     919 </span>            :             sizeof(struct _ATOM_PPLIB_POWERPLAYTABLE4)) {
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib4.usVddcDependencyOnSCLKOffset) {</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :                         dep_table = (ATOM_PPLIB_Clock_Voltage_Dependency_Table *)</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(power_info-&gt;pplib4.usVddcDependencyOnSCLKOffset));</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :                         ret = r600_parse_clk_voltage_dep_table(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk,</span>
<span class="lineNum">     925 </span>            :                                                                dep_table);
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                         if (ret)</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">     928 </span>            :                 }
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib4.usVddciDependencyOnMCLKOffset) {</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                         dep_table = (ATOM_PPLIB_Clock_Voltage_Dependency_Table *)</span>
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(power_info-&gt;pplib4.usVddciDependencyOnMCLKOffset));</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                         ret = r600_parse_clk_voltage_dep_table(&amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk,</span>
<span class="lineNum">     934 </span>            :                                                                dep_table);
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                         if (ret) {</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                                 kfree(rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries);</span>
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">     938 </span>            :                         }
<span class="lineNum">     939 </span>            :                 }
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib4.usVddcDependencyOnMCLKOffset) {</span>
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :                         dep_table = (ATOM_PPLIB_Clock_Voltage_Dependency_Table *)</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(power_info-&gt;pplib4.usVddcDependencyOnMCLKOffset));</span>
<span class="lineNum">     944 </span><span class="lineNoCov">          0 :                         ret = r600_parse_clk_voltage_dep_table(&amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk,</span>
<span class="lineNum">     945 </span>            :                                                                dep_table);
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                         if (ret) {</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :                                 kfree(rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries);</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :                                 kfree(rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk.entries);</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">     950 </span>            :                         }
<span class="lineNum">     951 </span>            :                 }
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib4.usMvddDependencyOnMCLKOffset) {</span>
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :                         dep_table = (ATOM_PPLIB_Clock_Voltage_Dependency_Table *)</span>
<span class="lineNum">     954 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(power_info-&gt;pplib4.usMvddDependencyOnMCLKOffset));</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :                         ret = r600_parse_clk_voltage_dep_table(&amp;rdev-&gt;pm.dpm.dyn_state.mvdd_dependency_on_mclk,</span>
<span class="lineNum">     957 </span>            :                                                                dep_table);
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :                         if (ret) {</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :                                 kfree(rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries);</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                                 kfree(rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk.entries);</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                                 kfree(rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk.entries);</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">     963 </span>            :                         }
<span class="lineNum">     964 </span>            :                 }
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib4.usMaxClockVoltageOnDCOffset) {</span>
<span class="lineNum">     966 </span>            :                         ATOM_PPLIB_Clock_Voltage_Limit_Table *clk_v =
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                                 (ATOM_PPLIB_Clock_Voltage_Limit_Table *)</span>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(power_info-&gt;pplib4.usMaxClockVoltageOnDCOffset));</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :                         if (clk_v-&gt;ucNumEntries) {</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.sclk =</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(clk_v-&gt;entries[0].usSclkLow) |</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                                         (clk_v-&gt;entries[0].ucSclkHigh &lt;&lt; 16);</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.mclk =</span>
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(clk_v-&gt;entries[0].usMclkLow) |</span>
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :                                         (clk_v-&gt;entries[0].ucMclkHigh &lt;&lt; 16);</span>
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.vddc =</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(clk_v-&gt;entries[0].usVddc);</span>
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.vddci =</span>
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(clk_v-&gt;entries[0].usVddci);</span>
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib4.usVddcPhaseShedLimitsTableOffset) {</span>
<span class="lineNum">     984 </span>            :                         ATOM_PPLIB_PhaseSheddingLimits_Table *psl =
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :                                 (ATOM_PPLIB_PhaseSheddingLimits_Table *)</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(power_info-&gt;pplib4.usVddcPhaseShedLimitsTableOffset));</span>
<span class="lineNum">     988 </span>            :                         ATOM_PPLIB_PhaseSheddingLimits_Record *entry;
<span class="lineNum">     989 </span>            : 
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table.entries =</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :                                 kzalloc(psl-&gt;ucNumEntries *</span>
<span class="lineNum">     992 </span>            :                                         sizeof(struct radeon_phase_shedding_limits_entry),
<span class="lineNum">     993 </span>            :                                         GFP_KERNEL);
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :                         if (!rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table.entries) {</span>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">     997 </span>            :                         }
<span class="lineNum">     998 </span>            : 
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :                         entry = &amp;psl-&gt;entries[0];</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; psl-&gt;ucNumEntries; i++) {</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table.entries[i].sclk =</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(entry-&gt;usSclkLow) | (entry-&gt;ucSclkHigh &lt;&lt; 16);</span>
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table.entries[i].mclk =</span>
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(entry-&gt;usMclkLow) | (entry-&gt;ucMclkHigh &lt;&lt; 16);</span>
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table.entries[i].voltage =</span>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(entry-&gt;usVoltage);</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                                 entry = (ATOM_PPLIB_PhaseSheddingLimits_Record *)</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                                         ((u8 *)entry + sizeof(ATOM_PPLIB_PhaseSheddingLimits_Record));</span>
<span class="lineNum">    1009 </span>            :                         }
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table.count =</span>
<span class="lineNum">    1011 </span>            :                                 psl-&gt;ucNumEntries;
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1013 </span>            :         }
<span class="lineNum">    1014 </span>            : 
<span class="lineNum">    1015 </span>            :         /* cac data */
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :         if (le16_to_cpu(power_info-&gt;pplib.usTableSize) &gt;=</span>
<span class="lineNum">    1017 </span>            :             sizeof(struct _ATOM_PPLIB_POWERPLAYTABLE5)) {
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.tdp_limit = le32_to_cpu(power_info-&gt;pplib5.ulTDPLimit);</span>
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.near_tdp_limit = le32_to_cpu(power_info-&gt;pplib5.ulNearTDPLimit);</span>
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.near_tdp_limit_adjusted = rdev-&gt;pm.dpm.near_tdp_limit;</span>
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.tdp_od_limit = le16_to_cpu(power_info-&gt;pplib5.usTDPODLimit);</span>
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.tdp_od_limit)</span>
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.power_control = true;</span>
<span class="lineNum">    1024 </span>            :                 else
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.power_control = false;</span>
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.tdp_adjustment = 0;</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.sq_ramping_threshold = le32_to_cpu(power_info-&gt;pplib5.ulSQRampingThreshold);</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.cac_leakage = le32_to_cpu(power_info-&gt;pplib5.ulCACLeakage);</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.load_line_slope = le16_to_cpu(power_info-&gt;pplib5.usLoadLineSlope);</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib5.usCACLeakageTableOffset) {</span>
<span class="lineNum">    1031 </span>            :                         ATOM_PPLIB_CAC_Leakage_Table *cac_table =
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                                 (ATOM_PPLIB_CAC_Leakage_Table *)</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(power_info-&gt;pplib5.usCACLeakageTableOffset));</span>
<span class="lineNum">    1035 </span>            :                         ATOM_PPLIB_CAC_Leakage_Record *entry;
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :                         u32 size = cac_table-&gt;ucNumEntries * sizeof(struct radeon_cac_leakage_table);</span>
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries = kzalloc(size, GFP_KERNEL);</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                         if (!rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries) {</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">    1041 </span>            :                         }
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                         entry = &amp;cac_table-&gt;entries[0];</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; cac_table-&gt;ucNumEntries; i++) {</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_EVV) {</span>
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc1 =</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                                                 le16_to_cpu(entry-&gt;usVddc1);</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc2 =</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                                                 le16_to_cpu(entry-&gt;usVddc2);</span>
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc3 =</span>
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                                                 le16_to_cpu(entry-&gt;usVddc3);</span>
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc =</span>
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                                                 le16_to_cpu(entry-&gt;usVddc);</span>
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].leakage =</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                                                 le32_to_cpu(entry-&gt;ulLeakageValue);</span>
<span class="lineNum">    1056 </span>            :                                 }
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                                 entry = (ATOM_PPLIB_CAC_Leakage_Record *)</span>
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                                         ((u8 *)entry + sizeof(ATOM_PPLIB_CAC_Leakage_Record));</span>
<span class="lineNum">    1059 </span>            :                         }
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count = cac_table-&gt;ucNumEntries;</span>
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1062 </span>            :         }
<span class="lineNum">    1063 </span>            : 
<span class="lineNum">    1064 </span>            :         /* ext tables */
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         if (le16_to_cpu(power_info-&gt;pplib.usTableSize) &gt;=</span>
<span class="lineNum">    1066 </span>            :             sizeof(struct _ATOM_PPLIB_POWERPLAYTABLE3)) {
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                 ATOM_PPLIB_EXTENDEDHEADER *ext_hdr = (ATOM_PPLIB_EXTENDEDHEADER *)</span>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                         (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                          le16_to_cpu(power_info-&gt;pplib3.usExtendendedHeaderOffset));</span>
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 if ((le16_to_cpu(ext_hdr-&gt;usSize) &gt;= SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V2) &amp;&amp;</span>
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                         ext_hdr-&gt;usVCETableOffset) {</span>
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :                         VCEClockInfoArray *array = (VCEClockInfoArray *)</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(ext_hdr-&gt;usVCETableOffset) + 1);</span>
<span class="lineNum">    1075 </span>            :                         ATOM_PPLIB_VCE_Clock_Voltage_Limit_Table *limits =
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                                 (ATOM_PPLIB_VCE_Clock_Voltage_Limit_Table *)</span>
<span class="lineNum">    1077 </span>            :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(ext_hdr-&gt;usVCETableOffset) + 1 +</span>
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                                  1 + array-&gt;ucNumEntries * sizeof(VCEClockInfo));</span>
<span class="lineNum">    1080 </span>            :                         ATOM_PPLIB_VCE_State_Table *states =
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                                 (ATOM_PPLIB_VCE_State_Table *)</span>
<span class="lineNum">    1082 </span>            :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +
<span class="lineNum">    1083 </span>            :                                  le16_to_cpu(ext_hdr-&gt;usVCETableOffset) + 1 +
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                                  1 + (array-&gt;ucNumEntries * sizeof (VCEClockInfo)) +</span>
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                                  1 + (limits-&gt;numEntries * sizeof(ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record)));</span>
<span class="lineNum">    1086 </span>            :                         ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record *entry;
<span class="lineNum">    1087 </span>            :                         ATOM_PPLIB_VCE_State_Record *state_entry;
<span class="lineNum">    1088 </span>            :                         VCEClockInfo *vce_clk;
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                         u32 size = limits-&gt;numEntries *</span>
<span class="lineNum">    1090 </span>            :                                 sizeof(struct radeon_vce_clock_voltage_dependency_entry);
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries =</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                                 kzalloc(size, GFP_KERNEL);</span>
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                         if (!rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries) {</span>
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :                                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">    1096 </span>            :                         }
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.count =</span>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                                 limits-&gt;numEntries;</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                         entry = &amp;limits-&gt;entries[0];</span>
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                         state_entry = &amp;states-&gt;entries[0];</span>
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; limits-&gt;numEntries; i++) {</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                                 vce_clk = (VCEClockInfo *)</span>
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                                         ((u8 *)&amp;array-&gt;entries[0] +</span>
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                                          (entry-&gt;ucVCEClockInfoIndex * sizeof(VCEClockInfo)));</span>
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].evclk =</span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(vce_clk-&gt;usEVClkLow) | (vce_clk-&gt;ucEVClkHigh &lt;&lt; 16);</span>
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].ecclk =</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(vce_clk-&gt;usECClkLow) | (vce_clk-&gt;ucECClkHigh &lt;&lt; 16);</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].v =</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(entry-&gt;usVoltage);</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                                 entry = (ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record *)</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                                         ((u8 *)entry + sizeof(ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record));</span>
<span class="lineNum">    1113 </span>            :                         }
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; states-&gt;numEntries; i++) {</span>
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                                 if (i &gt;= RADEON_MAX_VCE_LEVELS)</span>
<span class="lineNum">    1116 </span>            :                                         break;
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                                 vce_clk = (VCEClockInfo *)</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                                         ((u8 *)&amp;array-&gt;entries[0] +</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                                          (state_entry-&gt;ucVCEClockInfoIndex * sizeof(VCEClockInfo)));</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.vce_states[i].evclk =</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(vce_clk-&gt;usEVClkLow) | (vce_clk-&gt;ucEVClkHigh &lt;&lt; 16);</span>
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.vce_states[i].ecclk =</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(vce_clk-&gt;usECClkLow) | (vce_clk-&gt;ucECClkHigh &lt;&lt; 16);</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.vce_states[i].clk_idx =</span>
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                                         state_entry-&gt;ucClockInfoIndex &amp; 0x3f;</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.vce_states[i].pstate =</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                                         (state_entry-&gt;ucClockInfoIndex &amp; 0xc0) &gt;&gt; 6;</span>
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :                                 state_entry = (ATOM_PPLIB_VCE_State_Record *)</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                                         ((u8 *)state_entry + sizeof(ATOM_PPLIB_VCE_State_Record));</span>
<span class="lineNum">    1130 </span>            :                         }
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 if ((le16_to_cpu(ext_hdr-&gt;usSize) &gt;= SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V3) &amp;&amp;</span>
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                         ext_hdr-&gt;usUVDTableOffset) {</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                         UVDClockInfoArray *array = (UVDClockInfoArray *)</span>
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(ext_hdr-&gt;usUVDTableOffset) + 1);</span>
<span class="lineNum">    1137 </span>            :                         ATOM_PPLIB_UVD_Clock_Voltage_Limit_Table *limits =
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                                 (ATOM_PPLIB_UVD_Clock_Voltage_Limit_Table *)</span>
<span class="lineNum">    1139 </span>            :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(ext_hdr-&gt;usUVDTableOffset) + 1 +</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                                  1 + (array-&gt;ucNumEntries * sizeof (UVDClockInfo)));</span>
<span class="lineNum">    1142 </span>            :                         ATOM_PPLIB_UVD_Clock_Voltage_Limit_Record *entry;
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                         u32 size = limits-&gt;numEntries *</span>
<span class="lineNum">    1144 </span>            :                                 sizeof(struct radeon_uvd_clock_voltage_dependency_entry);
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries =</span>
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                                 kzalloc(size, GFP_KERNEL);</span>
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                         if (!rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries) {</span>
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">    1150 </span>            :                         }
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count =</span>
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                                 limits-&gt;numEntries;</span>
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                         entry = &amp;limits-&gt;entries[0];</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; limits-&gt;numEntries; i++) {</span>
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                                 UVDClockInfo *uvd_clk = (UVDClockInfo *)</span>
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :                                         ((u8 *)&amp;array-&gt;entries[0] +</span>
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :                                          (entry-&gt;ucUVDClockInfoIndex * sizeof(UVDClockInfo)));</span>
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[i].vclk =</span>
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(uvd_clk-&gt;usVClkLow) | (uvd_clk-&gt;ucVClkHigh &lt;&lt; 16);</span>
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[i].dclk =</span>
<span class="lineNum">    1161 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(uvd_clk-&gt;usDClkLow) | (uvd_clk-&gt;ucDClkHigh &lt;&lt; 16);</span>
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[i].v =</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(entry-&gt;usVoltage);</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :                                 entry = (ATOM_PPLIB_UVD_Clock_Voltage_Limit_Record *)</span>
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :                                         ((u8 *)entry + sizeof(ATOM_PPLIB_UVD_Clock_Voltage_Limit_Record));</span>
<span class="lineNum">    1166 </span>            :                         }
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :                 if ((le16_to_cpu(ext_hdr-&gt;usSize) &gt;= SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V4) &amp;&amp;</span>
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :                         ext_hdr-&gt;usSAMUTableOffset) {</span>
<span class="lineNum">    1170 </span>            :                         ATOM_PPLIB_SAMClk_Voltage_Limit_Table *limits =
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :                                 (ATOM_PPLIB_SAMClk_Voltage_Limit_Table *)</span>
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(ext_hdr-&gt;usSAMUTableOffset) + 1);</span>
<span class="lineNum">    1174 </span>            :                         ATOM_PPLIB_SAMClk_Voltage_Limit_Record *entry;
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :                         u32 size = limits-&gt;numEntries *</span>
<span class="lineNum">    1176 </span>            :                                 sizeof(struct radeon_clock_voltage_dependency_entry);
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries =</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :                                 kzalloc(size, GFP_KERNEL);</span>
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :                         if (!rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries) {</span>
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :                                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">    1182 </span>            :                         }
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.count =</span>
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :                                 limits-&gt;numEntries;</span>
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                         entry = &amp;limits-&gt;entries[0];</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; limits-&gt;numEntries; i++) {</span>
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[i].clk =</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(entry-&gt;usSAMClockLow) | (entry-&gt;ucSAMClockHigh &lt;&lt; 16);</span>
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[i].v =</span>
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(entry-&gt;usVoltage);</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :                                 entry = (ATOM_PPLIB_SAMClk_Voltage_Limit_Record *)</span>
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                                         ((u8 *)entry + sizeof(ATOM_PPLIB_SAMClk_Voltage_Limit_Record));</span>
<span class="lineNum">    1193 </span>            :                         }
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                 if ((le16_to_cpu(ext_hdr-&gt;usSize) &gt;= SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V5) &amp;&amp;</span>
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                     ext_hdr-&gt;usPPMTableOffset) {</span>
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                         ATOM_PPLIB_PPM_Table *ppm = (ATOM_PPLIB_PPM_Table *)</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1199 </span>            :                                  le16_to_cpu(ext_hdr-&gt;usPPMTableOffset));
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table =</span>
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :                                 kzalloc(sizeof(struct radeon_ppm_table), GFP_KERNEL);</span>
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                         if (!rdev-&gt;pm.dpm.dyn_state.ppm_table) {</span>
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">    1204 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">    1205 </span>            :                         }
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;ppm_design = ppm-&gt;ucPpmDesign;</span>
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;cpu_core_number =</span>
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(ppm-&gt;usCpuCoreNumber);</span>
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;platform_tdp =</span>
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(ppm-&gt;ulPlatformTDP);</span>
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;small_ac_platform_tdp =</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(ppm-&gt;ulSmallACPlatformTDP);</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;platform_tdc =</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(ppm-&gt;ulPlatformTDC);</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;small_ac_platform_tdc =</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(ppm-&gt;ulSmallACPlatformTDC);</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;apu_tdp =</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(ppm-&gt;ulApuTDP);</span>
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;dgpu_tdp =</span>
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(ppm-&gt;ulDGpuTDP);</span>
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;dgpu_ulv_power =</span>
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(ppm-&gt;ulDGpuUlvPower);</span>
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.ppm_table-&gt;tj_max =</span>
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(ppm-&gt;ulTjmax);</span>
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                 if ((le16_to_cpu(ext_hdr-&gt;usSize) &gt;= SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V6) &amp;&amp;</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                         ext_hdr-&gt;usACPTableOffset) {</span>
<span class="lineNum">    1228 </span>            :                         ATOM_PPLIB_ACPClk_Voltage_Limit_Table *limits =
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                                 (ATOM_PPLIB_ACPClk_Voltage_Limit_Table *)</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(ext_hdr-&gt;usACPTableOffset) + 1);</span>
<span class="lineNum">    1232 </span>            :                         ATOM_PPLIB_ACPClk_Voltage_Limit_Record *entry;
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                         u32 size = limits-&gt;numEntries *</span>
<span class="lineNum">    1234 </span>            :                                 sizeof(struct radeon_clock_voltage_dependency_entry);
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries =</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                                 kzalloc(size, GFP_KERNEL);</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                         if (!rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries) {</span>
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :                                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">    1240 </span>            :                         }
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.count =</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                                 limits-&gt;numEntries;</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                         entry = &amp;limits-&gt;entries[0];</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; limits-&gt;numEntries; i++) {</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[i].clk =</span>
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(entry-&gt;usACPClockLow) | (entry-&gt;ucACPClockHigh &lt;&lt; 16);</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[i].v =</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(entry-&gt;usVoltage);</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                                 entry = (ATOM_PPLIB_ACPClk_Voltage_Limit_Record *)</span>
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                                         ((u8 *)entry + sizeof(ATOM_PPLIB_ACPClk_Voltage_Limit_Record));</span>
<span class="lineNum">    1251 </span>            :                         }
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :                 if ((le16_to_cpu(ext_hdr-&gt;usSize) &gt;= SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V7) &amp;&amp;</span>
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                         ext_hdr-&gt;usPowerTuneTableOffset) {</span>
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                         u8 rev = *(u8 *)(mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1256 </span>            :                                          le16_to_cpu(ext_hdr-&gt;usPowerTuneTableOffset));
<span class="lineNum">    1257 </span>            :                         ATOM_PowerTune_Table *pt;
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_tdp_table =</span>
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                                 kzalloc(sizeof(struct radeon_cac_tdp_table), GFP_KERNEL);</span>
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                         if (!rdev-&gt;pm.dpm.dyn_state.cac_tdp_table) {</span>
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                                 r600_free_extended_power_table(rdev);</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">    1263 </span>            :                         }
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                         if (rev &gt; 0) {</span>
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :                                 ATOM_PPLIB_POWERTUNE_Table_V1 *ppt = (ATOM_PPLIB_POWERTUNE_Table_V1 *)</span>
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :                                         (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                                          le16_to_cpu(ext_hdr-&gt;usPowerTuneTableOffset));</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;maximum_power_delivery_limit =</span>
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :                                         le16_to_cpu(ppt-&gt;usMaximumPowerDeliveryLimit);</span>
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                                 pt = &amp;ppt-&gt;power_tune_table;</span>
<span class="lineNum">    1271 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :                                 ATOM_PPLIB_POWERTUNE_Table *ppt = (ATOM_PPLIB_POWERTUNE_Table *)</span>
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                                         (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                                          le16_to_cpu(ext_hdr-&gt;usPowerTuneTableOffset));</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;maximum_power_delivery_limit = 255;</span>
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :                                 pt = &amp;ppt-&gt;power_tune_table;</span>
<span class="lineNum">    1277 </span>            :                         }
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;tdp = le16_to_cpu(pt-&gt;usTDP);</span>
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;configurable_tdp =</span>
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(pt-&gt;usConfigurableTDP);</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;tdc = le16_to_cpu(pt-&gt;usTDC);</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;battery_power_limit =</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(pt-&gt;usBatteryPowerLimit);</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;small_power_limit =</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(pt-&gt;usSmallPowerLimit);</span>
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;low_cac_leakage =</span>
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(pt-&gt;usLowCACLeakage);</span>
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;high_cac_leakage =</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(pt-&gt;usHighCACLeakage);</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1292 </span>            : 
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1295 </span>            : 
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 : void r600_free_extended_power_table(struct radeon_device *rdev)</span>
<span class="lineNum">    1297 </span>            : {
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :         struct radeon_dpm_dynamic_state *dyn_state = &amp;rdev-&gt;pm.dpm.dyn_state;</span>
<span class="lineNum">    1299 </span>            : 
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;vddc_dependency_on_sclk.entries);</span>
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;vddci_dependency_on_mclk.entries);</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;vddc_dependency_on_mclk.entries);</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;mvdd_dependency_on_mclk.entries);</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;cac_leakage_table.entries);</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;phase_shedding_limits_table.entries);</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;ppm_table);</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;cac_tdp_table);</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;vce_clock_voltage_dependency_table.entries);</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;uvd_clock_voltage_dependency_table.entries);</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;samu_clock_voltage_dependency_table.entries);</span>
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         kfree(dyn_state-&gt;acp_clock_voltage_dependency_table.entries);</span>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1313 </span>            : 
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 : enum radeon_pcie_gen r600_get_pcie_gen_support(struct radeon_device *rdev,</span>
<span class="lineNum">    1315 </span>            :                                                u32 sys_mask,
<span class="lineNum">    1316 </span>            :                                                enum radeon_pcie_gen asic_gen,
<span class="lineNum">    1317 </span>            :                                                enum radeon_pcie_gen default_gen)
<span class="lineNum">    1318 </span>            : {
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :         switch (asic_gen) {</span>
<span class="lineNum">    1320 </span>            :         case RADEON_PCIE_GEN1:
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                 return RADEON_PCIE_GEN1;</span>
<span class="lineNum">    1322 </span>            :         case RADEON_PCIE_GEN2:
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                 return RADEON_PCIE_GEN2;</span>
<span class="lineNum">    1324 </span>            :         case RADEON_PCIE_GEN3:
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :                 return RADEON_PCIE_GEN3;</span>
<span class="lineNum">    1326 </span>            :         default:
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :                 if ((sys_mask &amp; DRM_PCIE_SPEED_80) &amp;&amp; (default_gen == RADEON_PCIE_GEN3))</span>
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                         return RADEON_PCIE_GEN3;</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                 else if ((sys_mask &amp; DRM_PCIE_SPEED_50) &amp;&amp; (default_gen == RADEON_PCIE_GEN2))</span>
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :                         return RADEON_PCIE_GEN2;</span>
<span class="lineNum">    1331 </span>            :                 else
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                         return RADEON_PCIE_GEN1;</span>
<span class="lineNum">    1333 </span>            :         }
<span class="lineNum">    1334 </span>            :         return RADEON_PCIE_GEN1;
<a name="1335"><span class="lineNum">    1335 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1336 </span>            : 
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 : u16 r600_get_pcie_lane_support(struct radeon_device *rdev,</span>
<span class="lineNum">    1338 </span>            :                                u16 asic_lanes,
<span class="lineNum">    1339 </span>            :                                u16 default_lanes)
<span class="lineNum">    1340 </span>            : {
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :         switch (asic_lanes) {</span>
<span class="lineNum">    1342 </span>            :         case 0:
<span class="lineNum">    1343 </span>            :         default:
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 return default_lanes;</span>
<span class="lineNum">    1345 </span>            :         case 1:
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">    1347 </span>            :         case 2:
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                 return 2;</span>
<span class="lineNum">    1349 </span>            :         case 4:
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :                 return 4;</span>
<span class="lineNum">    1351 </span>            :         case 8:
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                 return 8;</span>
<span class="lineNum">    1353 </span>            :         case 12:
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :                 return 12;</span>
<span class="lineNum">    1355 </span>            :         case 16:
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                 return 16;</span>
<span class="lineNum">    1357 </span>            :         }
<a name="1358"><span class="lineNum">    1358 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1359 </span>            : 
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 : u8 r600_encode_pci_lane_width(u32 lanes)</span>
<span class="lineNum">    1361 </span>            : {
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :         u8 encoded_lanes[] = { 0, 1, 2, 0, 3, 0, 0, 0, 4, 0, 0, 0, 5, 0, 0, 0, 6 };</span>
<span class="lineNum">    1363 </span>            : 
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :         if (lanes &gt; 16)</span>
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1366 </span>            : 
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         return encoded_lanes[lanes];</span>
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
