// Seed: 4011778553
module module_0 (
    output supply1 id_0,
    input wand id_1
);
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8;
  real id_9;
  assign module_1.id_5 = 0;
  assign id_5[-1'd0]   = 1'b0 < id_6;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    inout wand id_5
);
  logic id_7;
  assign id_2 = 1'h0 - 1'b0;
  logic [-1 : -1] id_8;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
