<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIISelLowering.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIISelLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIISelLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIISelLowering.cpp - SI DAG Lowering Implementation ---------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Custom DAG lowering for SI</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifdef _MSC_VER</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="comment">// Provide M_PI.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define _USE_MATH_DEFINES</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &lt;cmath&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIISelLowering_8h.html">SIISelLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUIntrinsicInfo_8h.html">AMDGPUIntrinsicInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallString_8h.html">llvm/ADT/SmallString.h</a>&quot;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a20eb9eb269c6ab62a38983ce53d52481">   38</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a20eb9eb269c6ab62a38983ce53d52481">SITargetLowering::SITargetLowering</a>(<a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a29ad505e2bf93b191f444dd92702fd48a68ace50a32835aa0562cf8f9694ba510">TM</a>) :</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a>(TM) {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, &amp;AMDGPU::VReg_1RegClass);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, &amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf74fabd4f798ee5b63e5adb8b610a7c4">MVT::v32i8</a>, &amp;AMDGPU::SReg_256RegClass);</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca297ecd4b87ba488eafe3a3c560a61ad7">MVT::v64i8</a>, &amp;AMDGPU::SReg_512RegClass);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, &amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, &amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, &amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, &amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>, &amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, &amp;AMDGPU::SReg_128RegClass);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, &amp;AMDGPU::VReg_128RegClass);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cabace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, &amp;AMDGPU::SReg_256RegClass);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caae3cb65654a7470c8fab62100baa5a6b">MVT::v8f32</a>, &amp;AMDGPU::VReg_256RegClass);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, &amp;AMDGPU::SReg_512RegClass);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cad8e854868ca6299c23dd818408f21c8c">MVT::v16f32</a>, &amp;AMDGPU::VReg_512RegClass);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a753a20275871056d766d24354dfbc058">computeRegisterProperties</a>();</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cabace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caae3cb65654a7470c8fab62100baa5a6b">MVT::v8f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cad8e854868ca6299c23dd818408f21c8c">MVT::v16f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">ISD::ADDC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256">ISD::ADDE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d">ISD::SUBC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13">ISD::SUBE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// We need to custom lower vector stores from local memory</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cabace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cabace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1baba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca03eeae7529a0e3012956884ab96412bb">MVT::v2i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca8b6cc6df8e802f1294219dd63944f164">MVT::v4i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994">ISD::BSWAP</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca03eeae7529a0e3012956884ab96412bb">MVT::v2i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca8b6cc6df8e802f1294219dd63944f164">MVT::v4i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca467ea454a5aeb9501d4b6b1fa1baa250">MVT::v2i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">ISD::BRCOND</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : <a class="code" href="classllvm_1_1MVT.html#a45a5b44f3ec51b4f8ef28abc05a8377b">MVT::integer_valuetypes</a>()) {</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1baba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1baba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1baba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  }</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : <a class="code" href="classllvm_1_1MVT.html#ab21b5e818d2a292f5c134211cc489b94">MVT::integer_vector_valuetypes</a>()) {</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca751678573bf256a35799dfd23c0e143a">MVT::v16i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  }</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : <a class="code" href="classllvm_1_1MVT.html#affd79e44d86cf0cce6730e7ef9ef3fd4">MVT::fp_valuetypes</a>())</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cabace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca751678573bf256a35799dfd23c0e143a">MVT::v16i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">// These should use UDIVREM, so set them to expand</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8">ISD::UDIV</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28">ISD::UREM</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// We only support LOAD/STORE and vector manipulation ops for vectors</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// with &gt; 4 elements.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> VecTypes[] = {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cabace960037dd118c4a08237431d73b7d">MVT::v8i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caae3cb65654a7470c8fab62100baa5a6b">MVT::v8f32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca43880c339df7af47067f4b3fb6f7de03">MVT::v16i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cad8e854868ca6299c23dd818408f21c8c">MVT::v16f32</a></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  };</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1baba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : VecTypes) {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Op = 0; Op &lt; <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>; ++Op) {</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="keywordflow">switch</span>(Op) {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>:</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>:</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>:</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>:</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>:</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>:</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>:</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>:</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(Op, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(Op, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      }</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    }</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  }</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">Subtarget</a>-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>) {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>);</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>);</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// All memory operations. Some folding on the pointer operand is done to help</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// matching the constant offsets in the addressing modes.</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">ISD::ATOMIC_LOAD</a>);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">ISD::ATOMIC_STORE</a>);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0">ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">ISD::ATOMIC_SWAP</a>);</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">ISD::ATOMIC_LOAD_ADD</a>);</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">ISD::ATOMIC_LOAD_SUB</a>);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">ISD::ATOMIC_LOAD_AND</a>);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">ISD::ATOMIC_LOAD_OR</a>);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">ISD::ATOMIC_LOAD_XOR</a>);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">ISD::ATOMIC_LOAD_NAND</a>);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">ISD::ATOMIC_LOAD_MIN</a>);</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">ISD::ATOMIC_LOAD_MAX</a>);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">ISD::ATOMIC_LOAD_UMIN</a>);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">ISD::ATOMIC_LOAD_UMAX</a>);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">setSchedulingPreference</a>(<a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">Sched::RegPressure</a>);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;}</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// TargetLowering queries</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a82c5cf65df4f774369a6fde8a81d4656">  255</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a82c5cf65df4f774369a6fde8a81d4656">SITargetLowering::isShuffleMaskLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;int&gt;</a> &amp;,</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                          <a class="code" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">// SI has some legal vector types, but no legal vector operations. Say no</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// shuffles are legal in order to prefer scalarizing some vector operations.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// FIXME: This really needs an address space argument. The immediate offset</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// size is different for different sets of memory instruction sets.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// The single offset DS instructions have a 16-bit unsigned byte offset.</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// MUBUF / MTBUF have a 12-bit unsigned byte offset, and additionally can do r +</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// r + i with addr64. 32-bit has more addressing mode options. Depending on the</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// resource constant, it can also do (i64 r0) + (i32 r1) * (i14 i).</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// SMRD instructions have an 8-bit, dword offset.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ae0cd06f86436c7e415f6f9f820d38c61">  273</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ae0cd06f86436c7e415f6f9f820d38c61">SITargetLowering::isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                             <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// No global is ever allowed as a base.</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a2d775e3fd8ebcd0941d1e12cbfccda3d">BaseGV</a>)</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">// Allow a 16-bit unsigned immediate field, since this is what DS instructions</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// use.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#ad9b2b34494b2799c36a06ba60133bc11">isUInt&lt;16&gt;</a>(AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a>))</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">// Only support r+r,</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">switch</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a>) {</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">case</span> 0:  <span class="comment">// &quot;r+i&quot; or just &quot;i&quot;, depending on HasBaseReg.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a> &amp;&amp; AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a>)  <span class="comment">// &quot;r+r+i&quot; is not allowed.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="comment">// Otherwise we have r+r or r+i.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a> || AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a>)  <span class="comment">// 2*r+r  or  2*r+i is not allowed.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">// Allow 2*r as r+r.</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// Don&#39;t allow n * r</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  }</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;}</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a96433cf30990bb7fd95e0ae9fd0d9868">  305</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a96433cf30990bb7fd95e0ae9fd0d9868">SITargetLowering::allowsMisalignedMemoryAccesses</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                                      <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                                      <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a>,</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                                      <span class="keywordtype">bool</span> *IsFast)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">if</span> (IsFast)</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    *IsFast = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">// TODO: I think v3i32 should allow unaligned accesses on CI with DS_READ_B96,</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">// which isn&#39;t a simple VT.</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#ac6f053514ba29bdf3b7f051f643dabe5">isSimple</a>() || VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="comment">// XXX - CI changes say &quot;Support for unaligned memory accesses&quot; but I don&#39;t</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">// see what for specifically. The wording everywhere else seems to be the</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="comment">// same.</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="comment">// XXX - The only mention I see of this in the ISA manual is for LDS direct</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="comment">// reads the &quot;byte address and must be dword aligned&quot;. Is it also true for the</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="comment">// normal loads and stores?</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">if</span> (AddrSpace == <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>) {</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// ds_read/write_b64 require 8-byte alignment, but we can do a 4 byte</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">// aligned, 8 byte access in a single operation using ds_read2/write2_b32</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="comment">// with adjacent offsets.</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">return</span> Align % 4 == 0;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  }</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="comment">// 8.1.6 - For Dword or larger reads or writes, the two LSBs of the</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="comment">// byte-address are ignored, thus forcing Dword alignment.</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">// This applies to private, global, and constant memory.</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">if</span> (IsFast)</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    *IsFast = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#ac267a86695d58fe541ef96f8c60c1b0f">bitsGT</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ab678642f2627ebad03377b9499723bc8">  339</a></span>&#160;<a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#ab678642f2627ebad03377b9499723bc8">SITargetLowering::getOptimalMemOpType</a>(uint64_t Size, <span class="keywordtype">unsigned</span> DstAlign,</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                          <span class="keywordtype">unsigned</span> SrcAlign, <span class="keywordtype">bool</span> IsMemset,</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                          <span class="keywordtype">bool</span> ZeroMemset,</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                          <span class="keywordtype">bool</span> MemcpyStrSrc,</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">// FIXME: Should account for address space here.</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">// The default fallback uses the private pointer size as a guess for a type to</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="comment">// use. Make sure we switch these to 64-bit accesses.</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">if</span> (Size &gt;= 16 &amp;&amp; DstAlign &gt;= 4) <span class="comment">// XXX: Should only do for global</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">if</span> (Size &gt;= 8 &amp;&amp; DstAlign &gt;= 4)</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">// Use the default.</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;}</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">TargetLoweringBase::LegalizeTypeAction</a></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a20b0b5414a4dd881928056598bef7de1">  360</a></span>&#160;<a class="code" href="classllvm_1_1SITargetLowering.html#a20b0b5414a4dd881928056598bef7de1">SITargetLowering::getPreferredVectorAction</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>() != 1 &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#a15be9767d0aad93fe5dcb60b7b7a78da">getScalarType</a>().<a class="code" href="structllvm_1_1EVT.html#a3751db99f9ba955c570ecbd1aff0b6fd">bitsLE</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>))</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193a40cd81ebfaf97cef327ad65d37b816da">TypeSplitVector</a>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c4e7b08d36d67f99b23f92caf81b71c">TargetLoweringBase::getPreferredVectorAction</a>(VT);</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;}</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">  367</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">SITargetLowering::shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                                                         <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordflow">return</span> TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(Imm);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerParameter(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                         <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                         <span class="keywordtype">unsigned</span> Offset, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> *<a class="code" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = <a class="code" href="classllvm_1_1TargetLoweringBase.html#adc25bcc279ccfb5b867c2b7b8eedaa9b">getDataLayout</a>();</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI =</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">Subtarget</a>-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aa3093316557c46e058e15f3c8ad3812d">getRegisterInfo</a>());</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordtype">unsigned</span> InputPtrReg = TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(MF, <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">SIRegisterInfo::INPUT_PTR</a>);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty = VT.<a class="code" href="structllvm_1_1EVT.html#a226345d0c8262e9469d30a993d1656ff">getTypeForEVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>());</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> *PtrTy = <a class="code" href="classllvm_1_1PointerType.html#a050a395d1656e546679d8b144d951bb2">PointerType::get</a>(Ty, <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BasePtr =  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">getCopyFromReg</a>(Chain, SL,</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                           MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a957027d4e9d0442f3bf1a0d7db0ba253">getLiveInVirtReg</a>(InputPtrReg), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, SL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, BasePtr,</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(Offset, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrOffset = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a2824c264a25f2f03586588c7020b7a5d">getPointerTy</a>(<a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>));</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo(<a class="code" href="classllvm_1_1UndefValue.html#a4ae5ff22b700a42bcc5d889233721335">UndefValue::get</a>(PtrTy));</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abe25708ae246670b7cdaaccc77e0679a">getLoad</a>(<a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>, Signed ? <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a> : <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>,</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                     VT, SL, Chain, Ptr, PtrOffset, PtrInfo, MemVT,</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                     <span class="keyword">false</span>, <span class="comment">// isVolatile</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                     <span class="keyword">true</span>, <span class="comment">// isNonTemporal</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                     <span class="keyword">true</span>, <span class="comment">// isInvariant</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                     DL-&gt;<a class="code" href="classllvm_1_1DataLayout.html#abb381519d34dcb9ccf673bf7689d0721">getABITypeAlignment</a>(Ty)); <span class="comment">// Alignment</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;}</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a4382eff77503ec9508f49c2041de1856">  402</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a4382eff77503ec9508f49c2041de1856">SITargetLowering::LowerFormalArguments</a>(</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                      <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM = <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>();</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI =</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(TM.<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a5eaf3ad86eb5e62d5c989839bc4903a5">getRegisterInfo</a>());</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classllvm_1_1FunctionType.html">FunctionType</a> *FType = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="classllvm_1_1Function.html#adf66d58e85fb4e46e9c1ae55186a6930">getFunctionType</a>();</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *Info = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(CallConv == <a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ISD::InputArg, 16&gt;</a> Splits;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Skipped(Ins.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>());</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = Ins.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(), PSInputNum = 0; i != e; ++i) {</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &amp;Arg = Ins[i];</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="comment">// First check if it&#39;s a PS input addr</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() == <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eac66244875fc6d0c2b261866d37f1ab70">ShaderType::PIXEL</a> &amp;&amp; !Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ad2cddc6957364f5288dc571b4faea092">isInReg</a>() &amp;&amp;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        !Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a34ee642bf0fb623f775e04e0e60d9b26">isByVal</a>()) {</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((PSInputNum &lt;= 15) &amp;&amp; <span class="stringliteral">&quot;Too many PS inputs!&quot;</span>);</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <span class="keywordflow">if</span> (!Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a27823260c8966d6aa13c133689efe757">Used</a>) {</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        <span class="comment">// We can savely skip PS inputs</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        Skipped.set(i);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        ++PSInputNum;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      }</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac9cb16fba33f80287f90d7838c5c1a6a">PSInputAddr</a> |= 1 &lt;&lt; PSInputNum++;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    }</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="comment">// Second split vertices into their elements</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() != <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a> &amp;&amp; Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#afa328609e9c6183e2bc34afe59b84d1d">isVector</a>()) {</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> NewArg = Arg;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      NewArg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">Flags</a>.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a25c5036ad8186057b206a6be57ce383d">setSplit</a>();</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      NewArg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a> = Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#a3b996ab27663c2ccc235d9e78e417bff">getVectorElementType</a>();</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <span class="comment">// We REALLY want the ORIGINAL number of vertex elements here, e.g. a</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      <span class="comment">// three or five element vertex only needs three or five registers,</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="comment">// NOT four or eigth.</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <a class="code" href="classllvm_1_1Type.html">Type</a> *ParamType = FType-&gt;<a class="code" href="classllvm_1_1FunctionType.html#a176b84b12bc19326444728c6404dd068">getParamType</a>(Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ad5bcf60a91acbd843f0fa6351affc537">OrigArgIndex</a>);</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <span class="keywordtype">unsigned</span> NumElements = ParamType-&gt;<a class="code" href="classllvm_1_1Type.html#ad8f27f0b94a56abcd296b8461737a3af">getVectorNumElements</a>();</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j != NumElements; ++j) {</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        Splits.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(NewArg);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        NewArg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9fba19399a5f8479127404f20c5fd6c6">PartOffset</a> += NewArg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#aa85c8281ebfa4f0c2558a831eaf13a5d">getStoreSize</a>();</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      }</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() != <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a>) {</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      Splits.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Arg);</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    }</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  }</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, isVarArg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>(), ArgLocs,</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                 *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>());</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="comment">// At least one interpolation mode must be enabled or else the GPU will hang.</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() == <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eac66244875fc6d0c2b261866d37f1ab70">ShaderType::PIXEL</a> &amp;&amp;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      (Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac9cb16fba33f80287f90d7838c5c1a6a">PSInputAddr</a> &amp; 0x7F) == 0) {</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac9cb16fba33f80287f90d7838c5c1a6a">PSInputAddr</a> |= 1;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    CCInfo.AllocateReg(AMDGPU::VGPR0);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    CCInfo.AllocateReg(AMDGPU::VGPR1);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  }</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="comment">// The pointer to the list of arguments is stored in SGPR0, SGPR1</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="comment">// The pointer to the scratch buffer is stored in SGPR2, SGPR3</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() == <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a>) {</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">Subtarget</a>-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a87d520582d3acecf3e73ff1ca9de0eba">isAmdHsaOS</a>())</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> = 2;  <span class="comment">// FIXME: Need to support scratch buffers.</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a> = 4;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordtype">unsigned</span> InputPtrReg =</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(MF, <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">SIRegisterInfo::INPUT_PTR</a>);</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordtype">unsigned</span> InputPtrRegLo =</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(InputPtrReg, &amp;AMDGPU::SReg_32RegClass, 0);</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordtype">unsigned</span> InputPtrRegHi =</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(InputPtrReg, &amp;AMDGPU::SReg_32RegClass, 1);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordtype">unsigned</span> ScratchPtrReg =</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(MF, <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">SIRegisterInfo::SCRATCH_PTR</a>);</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordtype">unsigned</span> ScratchPtrRegLo =</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(ScratchPtrReg, &amp;AMDGPU::SReg_32RegClass, 0);</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordtype">unsigned</span> ScratchPtrRegHi =</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(ScratchPtrReg, &amp;AMDGPU::SReg_32RegClass, 1);</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    CCInfo.AllocateReg(InputPtrRegLo);</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    CCInfo.AllocateReg(InputPtrRegHi);</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    CCInfo.AllocateReg(ScratchPtrRegLo);</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    CCInfo.AllocateReg(ScratchPtrRegHi);</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(InputPtrReg, &amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(ScratchPtrReg, &amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  }</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() == <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a>) {</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">getOriginalFunctionArgs</a>(DAG, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>(), <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                            Splits);</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  }</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">AnalyzeFormalArguments</a>(CCInfo, Splits);</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = Ins.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(), ArgIdx = 0; i != e; ++i) {</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &amp;Arg = Ins[i];</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">if</span> (Skipped[i]) {</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>));</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA = ArgLocs[ArgIdx++];</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = VA.<a class="code" href="classllvm_1_1CCValAssign.html#ae59804b87136d0ddf452a25b025b768c">getLocVT</a>();</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5b5b7a20dd6b367935d4f44744ab6e08">isMemLoc</a>()) {</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      VT = Ins[i].VT;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = Splits[i].VT;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Offset = 36 + VA.<a class="code" href="classllvm_1_1CCValAssign.html#a7b19fa41486ca39142442dd962c8d3b6">getLocMemOffset</a>();</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <span class="comment">// The first 36 bytes of the input buffer contains information about</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="comment">// thread group and global sizes.</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = LowerParameter(DAG, VT, MemVT,  DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2afe36f1344e00c9ef5f8cdb39d21890">getRoot</a>(),</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                   Offset, Ins[i].Flags.isSExt());</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> *ParamTy =</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;          <a class="code" href="namespacellvm.html#a3ef25ef75dac918e4dc006b078c49b3e">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1PointerType.html">PointerType</a>&gt;(FType-&gt;<a class="code" href="classllvm_1_1FunctionType.html#a176b84b12bc19326444728c6404dd068">getParamType</a>(Ins[i].OrigArgIndex));</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">Subtarget</a>-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>() == <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">AMDGPUSubtarget::SOUTHERN_ISLANDS</a> &amp;&amp;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;          ParamTy &amp;&amp; ParamTy-&gt;getAddressSpace() == <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>) {</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        <span class="comment">// On SI local pointers are just offsets into LDS, so they are always</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <span class="comment">// less than 16-bits.  On CI and newer they could potentially be</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        <span class="comment">// real pointers, so we can&#39;t guarantee their size.</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>, DL, Arg.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(), Arg,</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>));</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      }</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Arg);</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab2bd49017368e0acd5cf8711c1110843">ABIArgOffset</a> = Offset + MemVT.<a class="code" href="structllvm_1_1EVT.html#a451be47fed950157cb4c327bc9f91c2d">getStoreSize</a>();</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    }</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#afcfd7d2322b397d0d55a4595dea52e3c">isRegLoc</a>() &amp;&amp; <span class="stringliteral">&quot;Parameter must be in a register!&quot;</span>);</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5cb182c203efa2f1fc4797fb76b15daf">getLocReg</a>();</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) {</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <span class="comment">// For now assume it is a pointer</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      Reg = TRI-&gt;getMatchingSuperReg(Reg, AMDGPU::sub0,</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                                     &amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      Reg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, &amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">getCopyFromReg</a>(Chain, DL, Reg, VT));</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    }</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI-&gt;getMinimalPhysRegClass(Reg, VT);</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    Reg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, RC);</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">getCopyFromReg</a>(Chain, DL, Reg, VT);</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">if</span> (Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#afa328609e9c6183e2bc34afe59b84d1d">isVector</a>()) {</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;      <span class="comment">// Build a vector from the registers</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      <a class="code" href="classllvm_1_1Type.html">Type</a> *ParamType = FType-&gt;<a class="code" href="classllvm_1_1FunctionType.html#a176b84b12bc19326444728c6404dd068">getParamType</a>(Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#ad5bcf60a91acbd843f0fa6351affc537">OrigArgIndex</a>);</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <span class="keywordtype">unsigned</span> NumElements = ParamType-&gt;<a class="code" href="classllvm_1_1Type.html#ad8f27f0b94a56abcd296b8461737a3af">getVectorNumElements</a>();</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Val);</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 1; j != NumElements; ++j) {</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        Reg = ArgLocs[ArgIdx++].getLocReg();</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        Reg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(Reg, RC);</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">getCopyFromReg</a>(Chain, DL, Reg, VT));</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      }</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="comment">// Fill up the missing vector elements</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      NumElements = Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#a4f7f4ae7e0f5444481b642d97bd380a6">getVectorNumElements</a>() - NumElements;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j != NumElements; ++j)</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VT));</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, DL, Arg.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>, Regs));</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    }</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Val);</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() != <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a>) {</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordtype">unsigned</span> ScratchIdx = CCInfo.getFirstUnallocated(</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        AMDGPU::SGPR_32RegClass.<a class="code" href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">begin</a>(), AMDGPU::SGPR_32RegClass.getNumRegs());</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a732a94069b5602827f4868d5ea300105">ScratchOffsetReg</a> = AMDGPU::SGPR_32RegClass.getRegister(ScratchIdx);</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  }</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">return</span> Chain;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;}</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a5036ef64efbdfc6cac297d444bd312a4">  600</a></span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="code" href="classllvm_1_1SITargetLowering.html#a5036ef64efbdfc6cac297d444bd312a4">SITargetLowering::EmitInstrWithCustomInserter</a>(</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * BB)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">AMDGPUTargetLowering::EmitInstrWithCustomInserter</a>(MI, BB);</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BRANCH: <span class="keywordflow">return</span> BB;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_F64: {</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keywordtype">unsigned</span> DestReg = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), TII-&gt;get(AMDGPU::V_ADD_F64), DestReg)</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      .addImm(0)  <span class="comment">// SRC0 modifiers</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;      .addImm(1)  <span class="comment">// SRC1 modifiers</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      .addImm(0)  <span class="comment">// CLAMP</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0); <span class="comment">// OMOD</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  }</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_RegisterStorePseudo: {</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), TII-&gt;get(AMDGPU::SI_RegisterStore),</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i)</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i));</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  }</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  }</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordflow">return</span> BB;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;}</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a346f23bebf1e6d9cbfeb69f1caa228c1">  639</a></span>&#160;<a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a346f23bebf1e6d9cbfeb69f1caa228c1">SITargetLowering::getSetCCResultType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>()) {</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  }</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(Ctx, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, VT.<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>());</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;}</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a75fe894c0d3f46d9ec8da6771fb2d6fd">  646</a></span>&#160;<a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a75fe894c0d3f46d9ec8da6771fb2d6fd">SITargetLowering::getScalarShiftAmountTy</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;}</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a722a101a9d75a6109b8067aa4a0e9220">  650</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a722a101a9d75a6109b8067aa4a0e9220">SITargetLowering::isFMAFasterThanFMulAndFAdd</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  VT = VT.<a class="code" href="structllvm_1_1EVT.html#a15be9767d0aad93fe5dcb60b7b7a78da">getScalarType</a>();</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#ac6f053514ba29bdf3b7f051f643dabe5">isSimple</a>())</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>:</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">/* There is V_MAD_F32 for f32 */</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>:</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  }</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;}</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// Custom DAG Lowering Operations</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">  672</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">SITargetLowering::LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>()) {</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">AMDGPUTargetLowering::LowerOperation</a>(Op, DAG);</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>: <span class="keywordflow">return</span> LowerFrameIndex(Op, DAG);</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">ISD::BRCOND</a>: <span class="keywordflow">return</span> LowerBRCOND(Op, DAG);</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result = LowerLOAD(Op, DAG);</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((!Result.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() ||</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;            Result.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">getNumValues</a>() == 2) &amp;&amp;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;           <span class="stringliteral">&quot;Load should return a value and a chain&quot;</span>);</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordflow">return</span> Result;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  }</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>:</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>:</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordflow">return</span> LowerTrig(Op, DAG);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>: <span class="keywordflow">return</span> LowerSELECT(Op, DAG);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>: <span class="keywordflow">return</span> LowerFDIV(Op, DAG);</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>: <span class="keywordflow">return</span> LowerSTORE(Op, DAG);</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>: {</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">return</span> LowerGlobalAddress(MFI, Op, DAG);</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  }</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: <span class="keywordflow">return</span> LowerINTRINSIC_WO_CHAIN(Op, DAG);</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>: <span class="keywordflow">return</span> LowerINTRINSIC_VOID(Op, DAG);</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  }</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;}</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">/// \brief Helper function for LowerBRCOND</span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338">  703</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338">findUser</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Value.html">Value</a>, <span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Parent = Value.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Parent-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">use_begin</a>(), E = Parent-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>();</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getUse().get() != Value)</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() == Opcode)</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      <span class="keywordflow">return</span> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;}</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFrameIndex(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="classllvm_1_1FrameIndexSDNode.html">FrameIndexSDNode</a> *FINode = cast&lt;FrameIndexSDNode&gt;(Op);</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a> = FINode-&gt;<a class="code" href="classllvm_1_1FrameIndexSDNode.html#a5aac45ac45d860ef2f6f049416c38846">getIndex</a>();</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a6ececde40ed933c2dfb5af16cb002529">getTargetFrameIndex</a>(FrameIndex, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;}</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/// This transforms the control flow intrinsics to get the branch destination as</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/// last parameter, also switches branch target with BR if the need arise</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerBRCOND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">BRCOND</a>,</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(BRCOND);</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Intr = BRCOND.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Target.html">Target</a> = BRCOND.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2);</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">BR</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keywordflow">if</span> (Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>) {</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="comment">// As long as we negate the condition everything is fine</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SetCC = Intr;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(SetCC-&gt;<a class="code" href="classllvm_1_1SDNode.html#aff84cd98daca4f1901020fb99845fcfc">getConstantOperandVal</a>(1) == 1);</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(cast&lt;CondCodeSDNode&gt;(SetCC-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())-&gt;<span class="keyword">get</span>() ==</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;           <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>);</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    Intr = SetCC-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="comment">// Get the target from BR if we don&#39;t negate the condition</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    BR = <a class="code" href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338">findUser</a>(BRCOND, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">ISD::BR</a>);</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    Target = BR-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  }</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Intr-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>);</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="comment">// Build the result and</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 4&gt;</a> Res;</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = Intr-&gt;getNumValues(); i != e; ++i)</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    Res.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Intr-&gt;getValueType(i));</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="comment">// operands of the new intrinsic call</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Ops;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(BRCOND.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = Intr-&gt;getNumOperands(); i != e; ++i)</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Intr-&gt;getOperand(i));</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Target);</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">// build the new intrinsic call</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    Res.size() &gt; 1 ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, DL,</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(Res), Ops).getNode();</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="keywordflow">if</span> (BR) {</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="comment">// Give the branch instruction our target</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      BR-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0),</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      BRCOND.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2)</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    };</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewBR = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">ISD::BR</a>, DL, BR-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), Ops);</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a307e5150c6c85f43348d2b09a69d7591">ReplaceAllUsesWith</a>(BR, NewBR.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    BR = NewBR.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  }</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Result, Result-&gt;<a class="code" href="classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">getNumValues</a>() - 1);</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="comment">// Copy the intrinsic results to registers</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = Intr-&gt;getNumValues() - 1; i != e; ++i) {</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">CopyToReg</a> = <a class="code" href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338">findUser</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Intr, i), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>);</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keywordflow">if</span> (!CopyToReg)</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a94dca2778c1acccef2f5a8a564be052d">getCopyToReg</a>(</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      Chain, DL,</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      CopyToReg-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1),</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Result, i - 1),</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a307e5150c6c85f43348d2b09a69d7591">ReplaceAllUsesWith</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CopyToReg, 0), CopyToReg-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0));</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  }</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="comment">// Remove the old intrinsic from the chain</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">ReplaceAllUsesOfValueWith</a>(</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Intr, Intr-&gt;getNumValues() - 1),</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    Intr-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0));</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">return</span> Chain;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;}</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerGlobalAddress(<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI,</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GSD = cast&lt;GlobalAddressSDNode&gt;(Op);</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="keywordflow">if</span> (GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a9ba168db76b852e2823602a59732c2db">getAddressSpace</a>() != <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>)</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">AMDGPUTargetLowering::LowerGlobalAddress</a>(MFI, Op, DAG);</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(GSD);</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#ae4b1a0675562cdfa6c89c3f96989117b">getGlobal</a>();</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> PtrVT = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2824c264a25f2f03586588c7020b7a5d">getPointerTy</a>(GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a9ba168db76b852e2823602a59732c2db">getAddressSpace</a>());</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca80f5fc1f3bed4cfad825b92969f636f6">AMDGPUISD::CONST_DATA_PTR</a>, DL, PtrVT);</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GA = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab42cd23d886d1dce2bf63aaba04114e1">getTargetGlobalAddress</a>(GV, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7e6dca8262a3de788d1bab4ba184d675">ISD::EXTRACT_ELEMENT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ptr,</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7e6dca8262a3de788d1bab4ba184d675">ISD::EXTRACT_ELEMENT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ptr,</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1HexagonISD.html#a3c7175d3118db655758ddf7b66dfb03da144f7e8227378979bf13646688174ed9">Lo</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">ISD::ADDC</a>, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>),</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                           PtrLo, GA);</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1HexagonISD.html#a3c7175d3118db655758ddf7b66dfb03dab53c716337bbeea9ba39b5fa32d60303">Hi</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256">ISD::ADDE</a>, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>),</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                           PtrHi, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Lo.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>(), 1));</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a41bd84b853e2c03fb1af1f4ca9ebdcaf">ISD::BUILD_PAIR</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Lo, Hi);</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;}</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI =</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a03d1ce9278523503ad038c6ab9c96ccb">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a5eaf3ad86eb5e62d5c989839bc4903a5">getRegisterInfo</a>());</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordtype">unsigned</span> IntrinsicID = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0))-&gt;getZExtValue();</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">switch</span> (IntrinsicID) {</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90af741a2c34ae1cad1a944da30307f12cc">Intrinsic::r600_read_ngroups_x</a>:</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                          <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">SI::KernelInputOffsets::NGROUPS_X</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6c06e2b7077a8a5310d1845b0d370b4c">Intrinsic::r600_read_ngroups_y</a>:</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                          <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">SI::KernelInputOffsets::NGROUPS_Y</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a41159ff156ddb7a0b1ceab8e779f1bd3">Intrinsic::r600_read_ngroups_z</a>:</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                          <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">SI::KernelInputOffsets::NGROUPS_Z</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a23bb00c985f3f5cb4fb80212d4d3fd45">Intrinsic::r600_read_global_size_x</a>:</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                          <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">SI::KernelInputOffsets::GLOBAL_SIZE_X</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a68cce0cf2f4643f84421ff2b1ba0b799">Intrinsic::r600_read_global_size_y</a>:</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                          <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">SI::KernelInputOffsets::GLOBAL_SIZE_Y</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6d6ce9abc624589d690062cdf9d2c929">Intrinsic::r600_read_global_size_z</a>:</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                          <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">SI::KernelInputOffsets::GLOBAL_SIZE_Z</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ada603d3745a746cb5bc1bc57d9decceb">Intrinsic::r600_read_local_size_x</a>:</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                          <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">SI::KernelInputOffsets::LOCAL_SIZE_X</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a0c840cbed46013638165d6d33014c20d">Intrinsic::r600_read_local_size_y</a>:</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                          <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">SI::KernelInputOffsets::LOCAL_SIZE_Y</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a63ab9c79f61d0f159dd0a53e6863c3c4">Intrinsic::r600_read_local_size_z</a>:</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                          <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">SI::KernelInputOffsets::LOCAL_SIZE_Z</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ac5b8a93509a1eae23d904a596ac6663c">Intrinsic::AMDGPU_read_workdim</a>:</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">return</span> LowerParameter(DAG, VT, VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                          MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;ABIArgOffset,</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                          <span class="keyword">false</span>);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a26e7c8f8cb88a462ee842ca33f681efc">Intrinsic::r600_read_tgid_x</a>:</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::SReg_32RegClass,</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(MF, <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">SIRegisterInfo::TGID_X</a>), VT);</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a0d8dd287e1923d79e4d4342458d526b0">Intrinsic::r600_read_tgid_y</a>:</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::SReg_32RegClass,</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(MF, <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">SIRegisterInfo::TGID_Y</a>), VT);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6126424bf93cdb529bfaa03059e02735">Intrinsic::r600_read_tgid_z</a>:</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::SReg_32RegClass,</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(MF, <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">SIRegisterInfo::TGID_Z</a>), VT);</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a50897766f7dd003842cf100889015760">Intrinsic::r600_read_tidig_x</a>:</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(MF, <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247">SIRegisterInfo::TIDIG_X</a>), VT);</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a85d256f09ab0c799ce8dd8e1b07f6506">Intrinsic::r600_read_tidig_y</a>:</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(MF, <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a">SIRegisterInfo::TIDIG_Y</a>), VT);</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a5b25ad5c586eccf74e3f642d170c43ae">Intrinsic::r600_read_tidig_z</a>:</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      TRI-&gt;<a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(MF, <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0">SIRegisterInfo::TIDIG_Z</a>), VT);</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">case</span> AMDGPUIntrinsic::SI_load_const: {</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2)</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    };</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4256c47f80dfaeb1402223240b092adf">getMachineMemOperand</a>(</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(),</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82fa7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82fac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;      VT.<a class="code" href="structllvm_1_1EVT.html#a451be47fed950157cb4c327bc9f91c2d">getStoreSize</a>(), 4);</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#adae37bfe0731d1eff8b4dccf09b2f0d2">getMemIntrinsicNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca01f585d42b281ec01d7387072aab9612">AMDGPUISD::LOAD_CONSTANT</a>, DL,</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                   Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), Ops, VT, MMO);</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  }</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">case</span> AMDGPUIntrinsic::SI_sample:</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keywordflow">return</span> LowerSampleIntrinsic(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca248a5c5f24e1f9bba1b1b7a238007b27">AMDGPUISD::SAMPLE</a>, Op, DAG);</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">case</span> AMDGPUIntrinsic::SI_sampleb:</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">return</span> LowerSampleIntrinsic(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca59f8027238733039fa2c66e494a8f02a">AMDGPUISD::SAMPLEB</a>, Op, DAG);</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">case</span> AMDGPUIntrinsic::SI_sampled:</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="keywordflow">return</span> LowerSampleIntrinsic(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cad145b87794088584308c4ddfa66a0ed5">AMDGPUISD::SAMPLED</a>, Op, DAG);</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keywordflow">case</span> AMDGPUIntrinsic::SI_samplel:</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">return</span> LowerSampleIntrinsic(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cab6908275bfeb82898c4182eff4cd3e1b">AMDGPUISD::SAMPLEL</a>, Op, DAG);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keywordflow">case</span> AMDGPUIntrinsic::SI_vs_load_input:</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2116da58a703283f1aa58593d309e98f">AMDGPUISD::LOAD_INPUT</a>, DL, VT,</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3));</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">AMDGPUTargetLowering::LowerOperation</a>(Op, DAG);</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  }</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;}</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerINTRINSIC_VOID(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keywordtype">unsigned</span> IntrinsicID = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))-&gt;getZExtValue();</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">switch</span> (IntrinsicID) {</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordflow">case</span> AMDGPUIntrinsic::SI_tbuffer_store: {</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      Chain,</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3),</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(4),</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(5),</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(6),</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(7),</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(8),</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(9),</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(10),</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(11),</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(12),</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(13),</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(14)</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    };</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4256c47f80dfaeb1402223240b092adf">getMachineMemOperand</a>(</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(),</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82faed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>,</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      VT.<a class="code" href="structllvm_1_1EVT.html#a451be47fed950157cb4c327bc9f91c2d">getStoreSize</a>(), 4);</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#adae37bfe0731d1eff8b4dccf09b2f0d2">getMemIntrinsicNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca7afea8c7ed507e3d6034758e07591a37">AMDGPUISD::TBUFFER_STORE_FORMAT</a>, DL,</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                                   Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), Ops, VT, MMO);</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  }</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  }</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;}</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerLOAD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#a0e840f41bc0e8233dd26cbff2591a584a5069619ca8fdce305534f3fe85091a0f">Load</a> = cast&lt;LoadSDNode&gt;(Op);</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>()) {</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp;</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;           <span class="stringliteral">&quot;Custom lowering for non-i32 vectors hasn&#39;t been implemented.&quot;</span>);</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordtype">unsigned</span> NumElements = Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>();</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(NumElements != 2 &amp;&amp; <span class="stringliteral">&quot;v2 loads are supported for all address spaces.&quot;</span>);</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">switch</span> (Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>()) {</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>:</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>:</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;        <span class="comment">// v4 loads are supported for private and global memory.</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;        <span class="keywordflow">if</span> (NumElements &lt;= 4)</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;        <span class="comment">// fall-through</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>:</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ab795658b96bcf79d91fde7a2c0c0074a">ScalarizeVectorLoad</a>(Op, DAG);</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    }</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  }</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae6cba1d4812f2c20393569c758bb8bf2">AMDGPUTargetLowering::LowerLOAD</a>(Op, DAG);</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;}</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerSampleIntrinsic(<span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op,</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(), Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;                     Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;                     Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3),</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                     Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(4));</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;}</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerSELECT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cond = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zero = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> One = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2));</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, LHS, Zero);</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RHS, Zero);</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a78990d91dd364f8bb9e7008d85fd73b8">getSelect</a>(DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Cond, Lo0, Lo1);</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Hi0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, LHS, One);</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Hi1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RHS, One);</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Hi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a78990d91dd364f8bb9e7008d85fd73b8">getSelect</a>(DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Cond, Hi0, Hi1);</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Lo, Hi);</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Res);</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;}</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// Catch division cases where we can use shortcuts with rcp and rsq</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">// instructions.</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFastFDIV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordtype">bool</span> Unsafe = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a6b60694d1d9d7f634e7638856898e20d">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a>;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CLHS = dyn_cast&lt;ConstantFPSDNode&gt;(LHS)) {</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="keywordflow">if</span> ((Unsafe || (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; !<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">Subtarget</a>-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a6117e0342eca81a153a1fe0314870e19">hasFP32Denormals</a>())) &amp;&amp;</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;        CLHS-&gt;isExactlyValue(1.0)) {</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;      <span class="comment">// v_rcp_f32 and v_rsq_f32 do not support denormals, and according to</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;      <span class="comment">// the CI documentation has a worst case error of 1 ulp.</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;      <span class="comment">// OpenCL requires &lt;= 2.5 ulp for 1.0 / x, so it should always be OK to</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      <span class="comment">// use it as long as we aren&#39;t trying to use denormals.</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;      <span class="comment">// 1.0 / sqrt(x) -&gt; rsq(x)</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;      <span class="comment">//</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;      <span class="comment">// XXX - Is UnsafeFPMath sufficient to do this for f64? The maximum ULP</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;      <span class="comment">// error seems really high at 2^29 ULP.</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">ISD::FSQRT</a>)</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6bf36266eccc139178a6078daefaf934">AMDGPUISD::RSQ</a>, SL, VT, RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      <span class="comment">// 1.0 / x -&gt; rcp(x)</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, VT, RHS);</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    }</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  }</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">if</span> (Unsafe) {</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="comment">// Turn into multiply by the reciprocal.</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <span class="comment">// x / y -&gt; x * (1.0 / y)</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Recip = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, VT, RHS);</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, VT, LHS, Recip);</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  }</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;}</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFDIV32(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FastLowered = LowerFastFDIV(Op, DAG);</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">if</span> (FastLowered.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordflow">return</span> FastLowered;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="comment">// This uses v_rcp_f32 which does not handle denormals. Let this hit a</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="comment">// selection error for now rather than do something incorrect.</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">Subtarget</a>-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a6117e0342eca81a153a1fe0314870e19">hasFP32Denormals</a>())</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(Op);</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> r1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>, SL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, RHS);</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> K0Val(<a class="code" href="namespacellvm.html#ad11884f9e8917b16fa3800198bbe8a45">BitsToFloat</a>(0x6f800000));</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> K0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(K0Val, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> K1Val(<a class="code" href="namespacellvm.html#ad11884f9e8917b16fa3800198bbe8a45">BitsToFloat</a>(0x2f800000));</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> K1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(K1Val, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> One = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(1.0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SetCCVT = <a class="code" href="classllvm_1_1SITargetLowering.html#a346f23bebf1e6d9cbfeb69f1caa228c1">getSetCCResultType</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> r2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2650d530046f9ddfc602dc7383ba0730">getSetCC</a>(SL, SetCCVT, r1, K0, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9">ISD::SETOGT</a>);</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> r3 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, SL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, r2, K1, One);</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  r1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, RHS, r3);</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> r0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db">AMDGPUISD::RCP</a>, SL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, r1);</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mul = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, LHS, r0);</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, SL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, r3, Mul);</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;}</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFDIV64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;}</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerFDIV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="keywordflow">return</span> LowerFDIV32(Op, DAG);</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keywordflow">return</span> LowerFDIV64(Op, DAG);</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected type for fdiv&quot;</span>);</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;}</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerSTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#a0e840f41bc0e8233dd26cbff2591a584a36b3dd3b84fde3f8494a9b18af131856">Store</a> = cast&lt;StoreSDNode&gt;(Op);</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">getMemoryVT</a>();</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="comment">// These stores are legal.</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordflow">if</span> (Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> &amp;&amp;</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      VT.isVector() &amp;&amp; VT.getVectorNumElements() == 2 &amp;&amp;</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      VT.getVectorElementType() == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">if</span> (Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">if</span> (VT.isVector() &amp;&amp; VT.getVectorNumElements() &gt; 4)</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac42e6f0f1213a3b8369f420e008a8411">ScalarizeVectorStore</a>(Op, DAG);</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  }</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">AMDGPUTargetLowering::LowerSTORE</a>(Op, DAG);</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="keywordflow">if</span> (Ret.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="keywordflow">return</span> Ret;</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordflow">if</span> (VT.isVector() &amp;&amp; VT.getVectorNumElements() &gt;= 8)</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac42e6f0f1213a3b8369f420e008a8411">ScalarizeVectorStore</a>(Op, DAG);</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>)</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9b9b5f23137b5930c7e7bfdc0dc82022">getTruncStore</a>(Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#ae3cb6fbf8c8cb79e10ac61bd98c85211">getChain</a>(), DL,</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a4c2e9947586d4e88ad61174b796a40d1">getSExtOrTrunc</a>(Store-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a7f9820a84907a5aa530d4dc36f841c76">getValue</a>(), DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                        Store-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#aec453733fbb9f24036960fdc6b3b4b46">getBasePtr</a>(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, Store-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a89e2b5e3fb867b4040f893c6ae3d2132">getMemOperand</a>());</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;}</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::LowerTrig(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FractPart = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca79067f8d6a2c24f4d33fc9da493a2037">AMDGPUISD::FRACT</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT,</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, Arg,</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(0.5 / M_PI, VT)));</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>()) {</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>:</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca4d3421b2a779f5f0c5970c8f5f550c76">AMDGPUISD::COS_HW</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, FractPart);</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>:</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadc97b8e5166b4d4370009a552c0f1f73">AMDGPUISD::SIN_HW</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, FractPart);</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Wrong trig opcode&quot;</span>);</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  }</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;}</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">// Custom DAG optimizations</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performUCharToFloatCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;                                                     DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ScalarVT = VT.<a class="code" href="structllvm_1_1EVT.html#a15be9767d0aad93fe5dcb60b7b7a78da">getScalarType</a>();</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">if</span> (ScalarVT != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = Src.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="comment">// TODO: We could try to match extracting the higher bytes, which would be</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="comment">// easier if i8 vectors weren&#39;t promoted to i32 vectors, particularly after</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="comment">// types are legalized. v4i8 -&gt; v4f32 is probably the only case to worry</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="comment">// about in practice.</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="keywordflow">if</span> (DCI.isAfterLegalizeVectorOps() &amp;&amp; SrcVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af99f246db9e144fefd7a73b54ef0bbf7">MaskedValueIsZero</a>(Src, <a class="code" href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">APInt::getHighBitsSet</a>(32, 24))) {</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cvt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f">AMDGPUISD::CVT_F32_UBYTE0</a>, DL, VT, Src);</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      DCI.AddToWorklist(Cvt.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;      <span class="keywordflow">return</span> Cvt;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    }</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  }</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="comment">// We are primarily trying to catch operations on illegal vector types</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="comment">// before they are expanded.</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="comment">// For scalars, we can use the more flexible method of checking masked bits</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="comment">// after legalization.</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">if</span> (!DCI.isBeforeLegalize() ||</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;      !SrcVT.<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>() ||</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;      SrcVT.<a class="code" href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">getVectorElementType</a>() != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) {</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  }</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(DCI.isBeforeLegalize() &amp;&amp; <span class="stringliteral">&quot;Unexpected legal type&quot;</span>);</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="comment">// Weird sized vectors are a pain to handle, but we know 3 is really the same</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="comment">// size as 4.</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordtype">unsigned</span> NElts = SrcVT.<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>();</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">if</span> (!SrcVT.<a class="code" href="structllvm_1_1EVT.html#ac6f053514ba29bdf3b7f051f643dabe5">isSimple</a>() &amp;&amp; NElts != 3)</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="comment">// Handle v4i8 -&gt; v4f32 extload. Replace the v4i8 with a legal i32 load to</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="comment">// prevent a mess from expanding to v4i32 and repacking.</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ISD.html#afaaeadcd82b42fc0d385a6247bf7bb52">ISD::isNormalLoad</a>(Src.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) &amp;&amp; Src.<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>()) {</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>(), SrcVT);</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> RegVT = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3fe736d42d7af89c0b47c4c7b4b7f216">getEquivalentLoadRegType</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>(), SrcVT);</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> FloatVT = <a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, NElts);</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Load = cast&lt;LoadSDNode&gt;(Src);</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordtype">unsigned</span> AS = Load-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>();</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a> = Load-&gt;getAlignment();</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty = LoadVT.<a class="code" href="structllvm_1_1EVT.html#a226345d0c8262e9469d30a993d1656ff">getTypeForEVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>());</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <span class="keywordtype">unsigned</span> ABIAlignment = <a class="code" href="classllvm_1_1TargetLoweringBase.html#adc25bcc279ccfb5b867c2b7b8eedaa9b">getDataLayout</a>()-&gt;<a class="code" href="classllvm_1_1DataLayout.html#abb381519d34dcb9ccf673bf7689d0721">getABITypeAlignment</a>(Ty);</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="comment">// Don&#39;t try to replace the load if we have to expand it due to alignment</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="comment">// problems. Otherwise we will end up scalarizing the load, and trying to</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="comment">// repack into the vector for no real reason.</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <span class="keywordflow">if</span> (Align &lt; ABIAlignment &amp;&amp;</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;        !<a class="code" href="classllvm_1_1SITargetLowering.html#a96433cf30990bb7fd95e0ae9fd0d9868">allowsMisalignedMemoryAccesses</a>(LoadVT, AS, Align, <span class="keyword">nullptr</span>)) {</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    }</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewLoad = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a6bab9fd0bfca4f1352ca2539cf5494bd">getExtLoad</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>, DL, RegVT,</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;                                     Load-&gt;getChain(),</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                                     Load-&gt;getBasePtr(),</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;                                     LoadVT,</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                                     Load-&gt;getMemOperand());</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="comment">// Make sure successors of the original load stay after it by updating</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="comment">// them to use the new Chain.</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">ReplaceAllUsesOfValueWith</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Load, 1), NewLoad.<a class="code" href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">getValue</a>(1));</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Elts;</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="keywordflow">if</span> (RegVT.isVector())</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae91eee8c3f7ef91e353b1f5aea6f73f4">ExtractVectorElements</a>(NewLoad, Elts);</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;      Elts.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(NewLoad);</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Ops;</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="keywordtype">unsigned</span> EltIdx = 0;</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elt : Elts) {</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;      <span class="keywordtype">unsigned</span> ComponentsInElt = std::min(4u, NElts - 4 * EltIdx);</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; ComponentsInElt; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;        <span class="keywordtype">unsigned</span> Opc = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f">AMDGPUISD::CVT_F32_UBYTE0</a> + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cvt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(Opc, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Elt);</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;        DCI.AddToWorklist(Cvt.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>());</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Cvt);</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;      }</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;      ++EltIdx;</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    }</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>() == NElts);</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, DL, FloatVT, Ops);</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  }</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;}</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">// (shl (add x, c1), c2) -&gt; add (shl x, c2), (shl c1, c2)</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">// This is a variant of</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">// (mul (add x, c1), c2) -&gt; add (mul x, c2), (mul c1, c2),</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">// The normal DAG combiner will do this, but only if the add has one use since</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">// that would increase the number of instructions.</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">// This prevents us from seeing a constant offset that can be folded into a</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">// memory instruction&#39;s addressing mode. If we know the resulting add offset of</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">// a pointer can be folded into an addressing offset, we can replace the pointer</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">// operand with the add of new constant offset. This eliminates one of the uses,</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">// and may allow the remaining use to also be simplified.</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performSHLPtrCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;                                               <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;                                               DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN1 = <a class="code" href="namespacellvm.html#a3ef25ef75dac918e4dc006b078c49b3e">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N1);</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordflow">if</span> (!CN1)</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CAdd = <a class="code" href="namespacellvm.html#a3ef25ef75dac918e4dc006b078c49b3e">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N0.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordflow">if</span> (!CAdd)</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="comment">// If the resulting offset is too large, we can&#39;t fold it into the addressing</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="comment">// mode offset.</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> Offset = CAdd-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a7951626d3fc3c89c4efee59ed9c3d8bf">getAPIntValue</a>() &lt;&lt; CN1-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a7951626d3fc3c89c4efee59ed9c3d8bf">getAPIntValue</a>();</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a9aa1848b578673c3f759717f477dfb07">canFoldOffset</a>(Offset.<a class="code" href="classllvm_1_1APInt.html#a7dc983ebf0eb2d255fa90a67063c72e2">getZExtValue</a>(), AddrSpace))</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShlX = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, SL, VT, N0.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0), N1);</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> COffset = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(Offset, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, SL, VT, ShlX, COffset);</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;}</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performAndCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;                                            DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordflow">if</span> (DCI.isBeforeLegalize())</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="comment">// (and (fcmp ord x, x), (fcmp une (fabs x), inf)) -&gt;</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="comment">// fp_class x, ~(s_nan | q_nan | n_infinity | p_infinity)</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a> &amp;&amp;</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;      RHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>) {</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> LCC = cast&lt;CondCodeSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> RCC = cast&lt;CondCodeSDNode&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#a6569d00d31a5d74e563e2f39f82271ab">X</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#a1bdbcdc4205781eefd549946d40ff378">Y</a> = RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <span class="keywordflow">if</span> (Y.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a> || Y.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0) != <a class="code" href="namespacellvm.html#a6569d00d31a5d74e563e2f39f82271ab">X</a>)</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <span class="keywordflow">if</span> (LCC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">ISD::SETO</a>) {</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;      <span class="keywordflow">if</span> (X != LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;      <span class="keywordflow">if</span> (RCC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e">ISD::SETUNE</a>) {</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *C1 = <a class="code" href="namespacellvm.html#a3ef25ef75dac918e4dc006b078c49b3e">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;        <span class="keywordflow">if</span> (!C1 || !C1-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#aa064e9a6c18f65dbc62544b275a0878d">isInfinity</a>() || C1-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#a3f910e9592a75ebd44196260f3e5f26d">isNegative</a>())</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        <span class="keyword">const</span> uint32_t Mask = <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a9cffb654bf9f71e391c8b41ae81cacdc">SIInstrFlags::N_NORMAL</a> |</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;                              <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a15213d6d759cbb32594b621531929422">SIInstrFlags::N_SUBNORMAL</a> |</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;                              <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a65c87ce650a80b72e7b72f2464c2fd7f">SIInstrFlags::N_ZERO</a> |</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                              <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a525dade8d5528866df9f14ddd5530cfd">SIInstrFlags::P_ZERO</a> |</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;                              <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a2f4b4af077f43fcde531d500d788da51">SIInstrFlags::P_SUBNORMAL</a> |</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;                              <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a5b7f41b871f289497766f756c660f1fb">SIInstrFlags::P_NORMAL</a>;</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;        static_assert(((~(<a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117aaeb724e1736cbf55a59585bbb36d92cf">SIInstrFlags::S_NAN</a> |</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;                          <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117afebe7fbddb535ddbdfddf3b36050d53f">SIInstrFlags::Q_NAN</a> |</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;                          <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117ad75e6d4c8bb3b906c8bc96e3bac8737f">SIInstrFlags::N_INFINITY</a> |</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;                          <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117ad00552a44ce1ee4e605ce18d7fc610d5">SIInstrFlags::P_INFINITY</a>)) &amp; 0x3ff) == Mask,</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;                      <span class="stringliteral">&quot;mask not equal&quot;</span>);</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>,</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                           X, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(Mask, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;      }</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    }</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  }</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;}</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performOrCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                                           DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="comment">// or (fp_class x, c1), (fp_class x, c2) -&gt; fp_class x, (c1 | c2)</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a> &amp;&amp;</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;      RHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>) {</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="keywordflow">if</span> (Src != RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0))</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CLHS = <a class="code" href="namespacellvm.html#a3ef25ef75dac918e4dc006b078c49b3e">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CRHS = <a class="code" href="namespacellvm.html#a3ef25ef75dac918e4dc006b078c49b3e">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    <span class="keywordflow">if</span> (!CLHS || !CRHS)</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="comment">// Only 10 bits are used.</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint32_t MaxMask = 0x3ff;</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    uint32_t NewMask = (CLHS-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>() | CRHS-&gt;getZExtValue()) &amp; MaxMask;</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>,</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;                       Src, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(NewMask, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  }</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;}</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performClassCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;                                              DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mask = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="comment">// fp_class x, 0 -&gt; false</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CMask = dyn_cast&lt;ConstantSDNode&gt;(Mask)) {</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="keywordflow">if</span> (CMask-&gt;isNullValue())</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>);</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  }</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;}</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e"> 1424</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e">minMaxOpcToMin3Max3Opc</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>:</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae964dd93e7a7fdbbe3e2ded767b6743e">AMDGPUISD::FMAX3</a>;</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca8b47a8ee77722fc97c03998cba414102">AMDGPUISD::SMAX</a>:</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caf7d331417b4676e475fa1a9c6c556b0b">AMDGPUISD::SMAX3</a>;</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca264771976a72f966a91e1755cf50dd8c">AMDGPUISD::UMAX</a>:</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca15d564e330de468ec9ec7869c4906c45">AMDGPUISD::UMAX3</a>;</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>:</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d3121f4e456879833fdb42c71707495">AMDGPUISD::FMIN3</a>;</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa1bdbfc98f19f0fece4988647de9e6c7">AMDGPUISD::SMIN</a>:</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae580f8cbe220058dba91ec0d8976727e">AMDGPUISD::SMIN3</a>;</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca06bc04de1c711c13b854c306c6009217">AMDGPUISD::UMIN</a>:</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabe3bfee03d3544d92d8b5a4f180f15e5">AMDGPUISD::UMIN3</a>;</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a min/max opcode&quot;</span>);</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  }</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;}</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performMin3Max3Combine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;                                                 DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordtype">unsigned</span> Opc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>();</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="comment">// Only do this if the inner op has one use since this will just increases</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="comment">// register pressure for no benefit.</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="comment">// max(max(a, b), c)</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="keywordflow">if</span> (Op0.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == Opc &amp;&amp; Op0.<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>()) {</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e">minMaxOpcToMin3Max3Opc</a>(Opc),</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;                       DL,</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;                       N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0),</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;                       Op0.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0),</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;                       Op0.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;                       Op1);</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  }</div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <span class="comment">// max(a, max(b, c))</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == Opc &amp;&amp; Op1.<a class="code" href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">hasOneUse</a>()) {</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e">minMaxOpcToMin3Max3Opc</a>(Opc),</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;                       DL,</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;                       N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0),</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;                       Op0,</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;                       Op1.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0),</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;                       Op1.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1));</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  }</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;}</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SITargetLowering::performSetCCCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;                                              DAGCombinerInfo &amp;DCI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.DAG;</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> SL(N);</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = LHS.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <span class="comment">// Match isinf pattern</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="comment">// (fcmp oeq (fabs x), inf) -&gt; (fp_class x, (p_infinity | n_infinity))</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC = cast&lt;CondCodeSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862">ISD::SETOEQ</a> &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>) {</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CRHS = <a class="code" href="namespacellvm.html#a3ef25ef75dac918e4dc006b078c49b3e">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(RHS);</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <span class="keywordflow">if</span> (!CRHS)</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;APF = CRHS-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#a31c374d2e45ef09b957dce7356380ccd">getValueAPF</a>();</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    <span class="keywordflow">if</span> (APF.<a class="code" href="classllvm_1_1APFloat.html#add858dea12a66cd2e07e21e611739fb0">isInfinity</a>() &amp;&amp; !APF.<a class="code" href="classllvm_1_1APFloat.html#aec02d46854c76f20a6da7002e390f612">isNegative</a>()) {</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;      <span class="keywordtype">unsigned</span> Mask = <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117ad00552a44ce1ee4e605ce18d7fc610d5">SIInstrFlags::P_INFINITY</a> | <a class="code" href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117ad75e6d4c8bb3b906c8bc96e3bac8737f">SIInstrFlags::N_INFINITY</a>;</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>, SL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>,</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;                         LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(Mask, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    }</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  }</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;}</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7"> 1510</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">SITargetLowering::PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;                                            <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>()) {</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">AMDGPUTargetLowering::PerformDAGCombine</a>(N, DCI);</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>:</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <span class="keywordflow">return</span> performSetCCCombine(N, DCI);</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>: <span class="comment">// TODO: What about fmax_legacy?</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>:</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca8b47a8ee77722fc97c03998cba414102">AMDGPUISD::SMAX</a>:</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa1bdbfc98f19f0fece4988647de9e6c7">AMDGPUISD::SMIN</a>:</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca264771976a72f966a91e1755cf50dd8c">AMDGPUISD::UMAX</a>:</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca06bc04de1c711c13b854c306c6009217">AMDGPUISD::UMIN</a>: {</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a2337b8ef923079097d8c6de562503ffb">getDAGCombineLevel</a>() &gt;= <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c">AfterLegalizeDAG</a> &amp;&amp;</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#af567540acbc5289da300dcbc3b176c1c">getOptLevel</a>() &gt; <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;      <span class="keywordflow">return</span> performMin3Max3Combine(N, DCI);</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  }</div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f">AMDGPUISD::CVT_F32_UBYTE0</a>:</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca884cb7fa9f25c9231c3b0a7a25e96bb9">AMDGPUISD::CVT_F32_UBYTE1</a>:</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caba0b6153fdfc6ac440d378e6d1e9d3ca">AMDGPUISD::CVT_F32_UBYTE2</a>:</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cade9e553a6f004b4bd01abcb57712208a">AMDGPUISD::CVT_F32_UBYTE3</a>: {</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    <span class="keywordtype">unsigned</span> Offset = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() - <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f">AMDGPUISD::CVT_F32_UBYTE0</a>;</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> Demanded = <a class="code" href="classllvm_1_1APInt.html#a46ceedee591f92727b85641794a96061">APInt::getBitsSet</a>(32, 8 * Offset, 8 * Offset + 8);</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> KnownZero, KnownOne;</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    <a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> TLO(DAG, !DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ad810e0539309808f47e4c21c4e3e57e9">isBeforeLegalize</a>(),</div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;                                          !DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adcfb8146be8dda0dca7dd4e5e805e7bb">isBeforeLegalizeOps</a>());</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a848b46af8fabd1ab34b28adbc3665609">getTargetLoweringInfo</a>();</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <span class="keywordflow">if</span> (TLO.ShrinkDemandedConstant(Src, Demanded) ||</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;        TLI.SimplifyDemandedBits(Src, Demanded, KnownZero, KnownOne, TLO)) {</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;      DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#aeecdb6a29a24d717a83fc1c948e00d98">CommitTargetLoweringOpt</a>(TLO);</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    }</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  }</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>: {</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <span class="keywordflow">return</span> performUCharToFloatCombine(N, DCI);</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>: {</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a2337b8ef923079097d8c6de562503ffb">getDAGCombineLevel</a>() &lt; <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c">AfterLegalizeDAG</a>)</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    <span class="comment">// These should really be instruction patterns, but writing patterns with</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="comment">// source modiifiers is a pain.</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="comment">// fadd (fadd (a, a), b) -&gt; mad 2.0, a, b</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>) {</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;      <span class="keywordflow">if</span> (A == LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1)) {</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Two = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(2.0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">AMDGPUISD::MAD</a>, DL, VT, Two, A, RHS);</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;      }</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    }</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    <span class="comment">// fadd (b, fadd (a, a)) -&gt; mad 2.0, a, b</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>) {</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a> = RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      <span class="keywordflow">if</span> (A == RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1)) {</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Two = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(2.0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">AMDGPUISD::MAD</a>, DL, VT, Two, A, LHS);</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      }</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    }</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  }</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>: {</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a2337b8ef923079097d8c6de562503ffb">getDAGCombineLevel</a>() &lt; <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c">AfterLegalizeDAG</a>)</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    <span class="comment">// Try to get the fneg to fold into the source modifier. This undoes generic</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <span class="comment">// DAG combines and folds them into the mad.</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>) {</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;      <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>) {</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;        <span class="comment">// (fsub (fmul a, b), c) -&gt; mad a, b, (fneg c)</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> B = LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">C</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, DL, VT, RHS);</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">AMDGPUISD::MAD</a>, DL, VT, A, B, C);</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;      }</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;      <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>) {</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;        <span class="comment">// (fsub c, (fmul a, b)) -&gt; mad (fneg a), b, c</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, DL, VT, RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> B = RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">C</a> = LHS;</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">AMDGPUISD::MAD</a>, DL, VT, A, B, C);</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;      }</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;      <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>) {</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;        <span class="comment">// (fsub (fadd a, a), c) -&gt; mad 2.0, a, (fneg c)</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;        <span class="keywordflow">if</span> (A == LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1)) {</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Two = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(2.0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NegRHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, DL, VT, RHS);</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;          <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">AMDGPUISD::MAD</a>, DL, VT, Two, A, NegRHS);</div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;        }</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;      }</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;      <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>) {</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;        <span class="comment">// (fsub c, (fadd a, a)) -&gt; mad -2.0, a, c</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a> = RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;        <span class="keywordflow">if</span> (A == RHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1)) {</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NegTwo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(-2.0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;          <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">AMDGPUISD::MAD</a>, DL, VT, NegTwo, A, LHS);</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;        }</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;      }</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    }</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  }</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  }</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>:</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">ISD::ATOMIC_LOAD</a>:</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">ISD::ATOMIC_STORE</a>:</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>:</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0">ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a>:</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">ISD::ATOMIC_SWAP</a>:</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">ISD::ATOMIC_LOAD_ADD</a>:</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">ISD::ATOMIC_LOAD_SUB</a>:</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">ISD::ATOMIC_LOAD_AND</a>:</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">ISD::ATOMIC_LOAD_OR</a>:</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">ISD::ATOMIC_LOAD_XOR</a>:</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">ISD::ATOMIC_LOAD_NAND</a>:</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">ISD::ATOMIC_LOAD_MIN</a>:</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">ISD::ATOMIC_LOAD_MAX</a>:</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">ISD::ATOMIC_LOAD_UMIN</a>:</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">ISD::ATOMIC_LOAD_UMAX</a>: { <span class="comment">// TODO: Target mem intrinsics.</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ad810e0539309808f47e4c21c4e3e57e9">isBeforeLegalize</a>())</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *MemNode = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = MemNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a9330f807294a868461af12a3ed56a269">getBasePtr</a>();</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <span class="comment">// TODO: We could also do this for multiplies.</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="keywordtype">unsigned</span> AS = MemNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>();</div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <span class="keywordflow">if</span> (Ptr.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp; AS != <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewPtr = performSHLPtrCombine(Ptr.getNode(), AS, DCI);</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;      <span class="keywordflow">if</span> (NewPtr) {</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;        <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> NewOps;</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> I = 0, E = MemNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); I != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;          NewOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(MemNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(I));</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;        NewOps[N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a> ? 2 : 1] = NewPtr;</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae8c041f67463ea67d6c43867729b82cb">UpdateNodeOperands</a>(MemNode, NewOps), 0);</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;      }</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    }</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  }</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">return</span> performAndCombine(N, DCI);</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>:</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">return</span> performOrCombine(N, DCI);</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">AMDGPUISD::FP_CLASS</a>:</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    <span class="keywordflow">return</span> performClassCombine(N, DCI);</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  }</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">AMDGPUTargetLowering::PerformDAGCombine</a>(N, DCI);</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;}</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">/// \brief Test if RegClass is one of the VSrc classes</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#abd2f4fd52f034a84cc1a2323cf8ec002"> 1697</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIISelLowering_8cpp.html#abd2f4fd52f034a84cc1a2323cf8ec002">isVSrc</a>(<span class="keywordtype">unsigned</span> RegClass) {</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <span class="keywordflow">switch</span>(RegClass) {</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    <span class="keywordflow">case</span> AMDGPU::VS_32RegClassID:</div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keywordflow">case</span> AMDGPU::VS_64RegClassID:</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  }</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;}</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="comment">/// \brief Analyze the possible immediate value Op</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">/// Returns -1 if it isn&#39;t an immediate, 0 if it&#39;s and inline immediate</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/// and the immediate value if it&#39;s a literal immediate</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#aa6a50ed40e1c62b609f0ce5c4b9a5d8e"> 1710</a></span>&#160;<span class="comment"></span>int32_t <a class="code" href="classllvm_1_1SITargetLowering.html#aa6a50ed40e1c62b609f0ce5c4b9a5d8e">SITargetLowering::analyzeImmediate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a> = dyn_cast&lt;ConstantSDNode&gt;(N)) {</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>-&gt;getZExtValue() &gt;&gt; 32)</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;      <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(<a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>-&gt;getAPIntValue()))</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>-&gt;getZExtValue();</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  }</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *<a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a> = dyn_cast&lt;ConstantFPSDNode&gt;(N)) {</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(<a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>-&gt;getValueAPF().bitcastToAPInt()))</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>-&gt;getValueType(0) == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(<a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>-&gt;getValueAPF().convertToFloat());</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  }</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;}</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SITargetLowering::getRegClassForNode(</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">getRegisterInfo</a>();</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="keywordflow">if</span> (!Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">isMachineOpcode</a>()) {</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">switch</span>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>()) {</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>: {</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = cast&lt;RegisterSDNode&gt;(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg)) {</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;        <span class="keywordflow">return</span> MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Reg);</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;      }</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;      <span class="keywordflow">return</span> TRI.<a class="code" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">getPhysRegClass</a>(Reg);</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    }</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    <span class="keywordflow">default</span>:  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    }</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  }</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = TII-&gt;get(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>());</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <span class="keywordtype">int</span> OpClassID = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[Op.<a class="code" href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">getResNo</a>()].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">if</span> (OpClassID != -1) {</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">return</span> TRI.getRegClass(OpClassID);</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  }</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">switch</span>(Op.<a class="code" href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">getMachineOpcode</a>()) {</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ad32233180a0499e8a9d72b83c5098d0a">AMDGPU::COPY_TO_REGCLASS</a>:</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    <span class="comment">// Operand 1 is the register class id for COPY_TO_REGCLASS instructions.</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    OpClassID = cast&lt;ConstantSDNode&gt;(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;getZExtValue();</div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="comment">// If the COPY_TO_REGCLASS instruction is copying to a VSrc register</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    <span class="comment">// class, then the register class for the value could be either a</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="comment">// VReg or and SReg.  In order to get a more accurate</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIISelLowering_8cpp.html#abd2f4fd52f034a84cc1a2323cf8ec002">isVSrc</a>(OpClassID))</div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;      <span class="keywordflow">return</span> getRegClassForNode(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    <span class="keywordflow">return</span> TRI.getRegClass(OpClassID);</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a84c9fddf3247a349b7f857c1cbb93e2c">AMDGPU::EXTRACT_SUBREG</a>: {</div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <span class="keywordtype">int</span> SubIdx = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))-&gt;getZExtValue();</div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SuperClass.html">SuperClass</a> =</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;      getRegClassForNode(DAG, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <span class="keywordflow">return</span> TRI.getSubClassWithSubReg(SuperClass, SubIdx);</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  }</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>:</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    <span class="comment">// Operand 0 is the register class id for REG_SEQUENCE instructions.</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    <span class="keywordflow">return</span> TRI.getRegClass(</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;      cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0))-&gt;getZExtValue());</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">getRegClassFor</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a8bc8606044f2c3cdb6271c0378e0f9cf">getSimpleValueType</a>());</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  }</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;}</div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">/// \brief Does &quot;Op&quot; fit into register class &quot;RegClass&quot; ?</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> SITargetLowering::fitsRegClass(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op,</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;                                    <span class="keywordtype">unsigned</span> RegClass)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI =</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a5eaf3ad86eb5e62d5c989839bc4903a5">getRegisterInfo</a>();</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = getRegClassForNode(DAG, Op);</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;  <span class="keywordflow">if</span> (!RC) {</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  }</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  <span class="keywordflow">return</span> TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a>(RegClass)-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">hasSubClassEq</a>(RC);</div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;}</div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/// \brief Helper function for adjustWritemask</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a733a8aa8e2cb15f68427cdb3e8a4e6d3"> 1802</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIISelLowering_8cpp.html#a733a8aa8e2cb15f68427cdb3e8a4e6d3">SubIdx2Lane</a>(<span class="keywordtype">unsigned</span> Idx) {</div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="keywordflow">switch</span> (Idx) {</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub0: <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub1: <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub2: <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <span class="keywordflow">case</span> AMDGPU::sub3: <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  }</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;}</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">/// \brief Adjust the writemask of MIMG instructions</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SITargetLowering::adjustWritemask(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&amp;<a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>,</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;                                       <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="IVUsers_8cpp.html#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a>[4] = { };</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="keywordtype">unsigned</span> Lane = 0;</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="keywordtype">unsigned</span> OldDmask = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aff84cd98daca4f1901020fb99845fcfc">getConstantOperandVal</a>(0);</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="keywordtype">unsigned</span> NewDmask = 0;</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="comment">// Try to figure out the used register components</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> I = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">use_begin</a>(), E = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>();</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;       I != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    <span class="comment">// Abort if we can&#39;t understand the usage</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isMachineOpcode() ||</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;        I-&gt;getMachineOpcode() != <a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a84c9fddf3247a349b7f857c1cbb93e2c">TargetOpcode::EXTRACT_SUBREG</a>)</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    <span class="comment">// Lane means which subreg of %VGPRa_VGPRb_VGPRc_VGPRd is used.</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    <span class="comment">// Note that subregs are packed, i.e. Lane==0 is the first bit set</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="comment">// in OldDmask, so it can be any of X,Y,Z,W; Lane==1 is the second bit</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    <span class="comment">// set, etc.</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;    Lane = <a class="code" href="SIISelLowering_8cpp.html#a733a8aa8e2cb15f68427cdb3e8a4e6d3">SubIdx2Lane</a>(I-&gt;getConstantOperandVal(1));</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    <span class="comment">// Set which texture component corresponds to the lane.</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;    <span class="keywordtype">unsigned</span> Comp;</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, Dmask = OldDmask; i &lt;= Lane; i++) {</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;      <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Dmask);</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;      Comp = <a class="code" href="namespacellvm.html#a7a7bd9bd4e9b993241e4bf85f2fb7971">countTrailingZeros</a>(Dmask);</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;      Dmask &amp;= ~(1 &lt;&lt; Comp);</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    }</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="comment">// Abort if we have more than one user per component</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="keywordflow">if</span> (Users[Lane])</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;    Users[Lane] = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    NewDmask |= 1 &lt;&lt; Comp;</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  }</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="comment">// Abort if there&#39;s no change</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <span class="keywordflow">if</span> (NewDmask == OldDmask)</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="comment">// Adjust the writemask in the node</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  std::vector&lt;SDValue&gt; Ops;</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(NewDmask, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); i != e; ++i)</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    Ops.push_back(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i));</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  Node = (<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a>*)DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae8c041f67463ea67d6c43867729b82cb">UpdateNodeOperands</a>(Node, Ops);</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <span class="comment">// If we only got one lane, replace it with a copy</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  <span class="comment">// (if NewDmask has only one bit set...)</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  <span class="keywordflow">if</span> (NewDmask &amp;&amp; (NewDmask &amp; (NewDmask-1)) == 0) {</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::VGPR_32RegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Copy = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ad32233180a0499e8a9d72b83c5098d0a">TargetOpcode::COPY_TO_REGCLASS</a>,</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;                                      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(), Users[Lane]-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a9a29cc66e132c19330ddabb82d44bef7">getValueType</a>(0),</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 0), RC);</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a307e5150c6c85f43348d2b09a69d7591">ReplaceAllUsesWith</a>(Users[Lane], Copy);</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  }</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  <span class="comment">// Update the users of the node with the new indices</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, Idx = AMDGPU::sub0; i &lt; 4; ++i) {</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> = Users[i];</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <span class="keywordflow">if</span> (!User)</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(Idx, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae8c041f67463ea67d6c43867729b82cb">UpdateNodeOperands</a>(User, User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), Op);</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    <span class="keywordflow">switch</span> (Idx) {</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="keywordflow">case</span> AMDGPU::sub0: Idx = AMDGPU::sub1; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    <span class="keywordflow">case</span> AMDGPU::sub1: Idx = AMDGPU::sub2; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    <span class="keywordflow">case</span> AMDGPU::sub2: Idx = AMDGPU::sub3; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    }</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;  }</div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;}</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">/// \brief Legalize target independent instructions (e.g. INSERT_SUBREG)</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment">/// with frame index operands.</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/// LLVM assumes that inputs are to these instructions are registers.</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#afa81ab88ab6dfbef118564fa40339455"> 1895</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#afa81ab88ab6dfbef118564fa40339455">SITargetLowering::legalizeTargetIndependentNode</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node,</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;                                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); ++i) {</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;FrameIndexSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i))) {</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i));</div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;    }</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Node);</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(AMDGPU::S_MOV_B32, DL,</div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;                                     Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(),</div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;                                     Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(i)), 0));</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  }</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae8c041f67463ea67d6c43867729b82cb">UpdateNodeOperands</a>(Node, Ops);</div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;}</div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment">/// \brief Fold the instructions after selecting them.</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475"> 1915</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">SITargetLowering::PostISelFolding</a>(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *Node,</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  Node = AdjustRegClass(Node, DAG);</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#afbf8696ed38828a57f76efd7b4deeef0">isMIMG</a>(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>()))</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    adjustWritemask(Node, DAG);</div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <span class="keywordflow">if</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>() == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ad3506645ead9c261e97d81544a602848">AMDGPU::INSERT_SUBREG</a> ||</div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;      Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>() == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>) {</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <a class="code" href="classllvm_1_1SITargetLowering.html#afa81ab88ab6dfbef118564fa40339455">legalizeTargetIndependentNode</a>(Node, DAG);</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>;</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  }</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a>;</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;}</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">/// \brief Assign the register class depending on the number of</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">/// bits set in the writemask</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ad8431cfc8060572d1a7a436593957fc4"> 1934</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ad8431cfc8060572d1a7a436593957fc4">SITargetLowering::AdjustInstrPostInstrSelection</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;                                                     <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a>(MI);</div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#afbf8696ed38828a57f76efd7b4deeef0">isMIMG</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    <span class="keywordtype">unsigned</span> VReg = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    <span class="keywordtype">unsigned</span> Writemask = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    <span class="keywordtype">unsigned</span> BitsSet = 0;</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 4; ++i)</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;      BitsSet += Writemask &amp; (1 &lt;&lt; i) ? 1 : 0;</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <span class="keywordflow">switch</span> (BitsSet) {</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    <span class="keywordflow">case</span> 1:  RC = &amp;AMDGPU::VGPR_32RegClass; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    <span class="keywordflow">case</span> 2:  RC = &amp;AMDGPU::VReg_64RegClass; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    <span class="keywordflow">case</span> 3:  RC = &amp;AMDGPU::VReg_96RegClass; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    }</div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    <span class="keywordtype">unsigned</span> NewOpcode = TII-&gt;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), BitsSet);</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(NewOpcode));</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(VReg, RC);</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  }</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <span class="comment">// Replace unused atomics with the no return version.</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="keywordtype">int</span> NoRetAtomicOp = <a class="code" href="namespacellvm_1_1AMDGPU.html#a34e235d22fa05c7fe8bc5236cfb46fb7">AMDGPU::getAtomicNoRetOp</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <span class="keywordflow">if</span> (NoRetAtomicOp != -1) {</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    <span class="keywordflow">if</span> (!Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae4cb676e77b9f238058c70faa609a5d7">hasAnyUseOfValue</a>(0)) {</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(NoRetAtomicOp));</div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a001a88e1d71c2e11ccd57efe75da4af3">RemoveOperand</a>(0);</div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    }</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  }</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;}</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="SIISelLowering_8cpp.html#a2d7f1a3a0275c158d50b6b512726eb35"> 1975</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SIISelLowering_8cpp.html#a2d7f1a3a0275c158d50b6b512726eb35">buildSMovImm32</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, uint64_t Val) {</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> K = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(Val, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(AMDGPU::S_MOV_B32, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, K), 0);</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;}</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a8090bf06413d7f2d11518e05f1c3d94e"> 1980</a></span>&#160;<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a8090bf06413d7f2d11518e05f1c3d94e">SITargetLowering::wrapAddr64Rsrc</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;                                                <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#if 1</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span>    <span class="comment">// XXX - Workaround for moveToVALU not handling different register class</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    <span class="comment">// inserts for REG_SEQUENCE.</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;    <span class="comment">// Build the half of the subregister with the constants.</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops0[] = {</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::SGPR_64RegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;      <a class="code" href="SIISelLowering_8cpp.html#a2d7f1a3a0275c158d50b6b512726eb35">buildSMovImm32</a>(DAG, DL, 0),</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;      <a class="code" href="SIISelLowering_8cpp.html#a2d7f1a3a0275c158d50b6b512726eb35">buildSMovImm32</a>(DAG, DL, TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a57359527a2c5c3f77d1b9bbd003a4800">getDefaultRsrcDataFormat</a>() &gt;&gt; 32),</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    };</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubRegHi = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>, DL,</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;                                                  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Ops0), 0);</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    <span class="comment">// Combine the constants and the pointer.</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops1[] = {</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::SReg_128RegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;      Ptr,</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub0_sub1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;      SubRegHi,</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub2_sub3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    };</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, Ops1);</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor"></span>    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::SReg_128RegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;      Ptr,</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub0_sub1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;      <a class="code" href="SIISelLowering_8cpp.html#a2d7f1a3a0275c158d50b6b512726eb35">buildSMovImm32</a>(DAG, DL, 0),</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;      <a class="code" href="SIISelLowering_8cpp.html#a2d7f1a3a0275c158d50b6b512726eb35">buildSMovImm32</a>(DAG, DL, TII-&gt;getDefaultRsrcFormat() &gt;&gt; 32),</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    };</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, Ops);</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">/// \brief Return a resource descriptor with the &#39;Add TID&#39; bit enabled</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">///        The TID (Thread ID) is multipled by the stride value (bits [61:48]</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">///        of the resource descriptor) to create an offset, which is added to the</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">///        resource ponter.</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a2eff5f99affe112cc68b3c562bce172f"> 2031</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a2eff5f99affe112cc68b3c562bce172f">SITargetLowering::buildRSRC</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;                                           <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr,</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;                                           uint32_t RsrcDword1,</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;                                           uint64_t RsrcDword2And3)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a70d70d915a2b3bb0b4d1b0d0a456d0a2">getTargetExtractSubreg</a>(AMDGPU::sub0, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ptr);</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a70d70d915a2b3bb0b4d1b0d0a456d0a2">getTargetExtractSubreg</a>(AMDGPU::sub1, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ptr);</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  <span class="keywordflow">if</span> (RsrcDword1) {</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;    PtrHi = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(AMDGPU::S_OR_B32, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, PtrHi,</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;                                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">getConstant</a>(RsrcDword1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)), 0);</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  }</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DataLo = <a class="code" href="SIISelLowering_8cpp.html#a2d7f1a3a0275c158d50b6b512726eb35">buildSMovImm32</a>(DAG, DL,</div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;                                  RsrcDword2And3 &amp; UINT64_C(0xFFFFFFFF));</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DataHi = <a class="code" href="SIISelLowering_8cpp.html#a2d7f1a3a0275c158d50b6b512726eb35">buildSMovImm32</a>(DAG, DL, RsrcDword2And3 &gt;&gt; 32);</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::SReg_128RegClassID, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;    PtrLo,</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    PtrHi,</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    DataLo,</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    DataHi,</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(AMDGPU::sub3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  };</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, Ops);</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;}</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a0780410b2c464b7632703853dd222f49"> 2062</a></span>&#160;<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a0780410b2c464b7632703853dd222f49">SITargetLowering::buildScratchRSRC</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;                                                  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;                                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">getSubtargetImpl</a>()-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">getInstrInfo</a>());</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  uint64_t Rsrc = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a57359527a2c5c3f77d1b9bbd003a4800">getDefaultRsrcDataFormat</a>() | <a class="code" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">AMDGPU::RSRC_TID_ENABLE</a> |</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;                  0xffffffff; <span class="comment">// Size</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2eff5f99affe112cc68b3c562bce172f">buildRSRC</a>(DAG, DL, Ptr, 0, Rsrc);</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;}</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;</div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *SITargetLowering::AdjustRegClass(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *N,</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;                                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <span class="keywordtype">unsigned</span> NewOpcode = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>();</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>()) {</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORD_IMM:</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    NewOpcode = AMDGPU::BUFFER_LOAD_DWORD_ADDR64;</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;    <span class="comment">// Fall-through</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX2_SGPR:</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    <span class="keywordflow">if</span> (NewOpcode == N-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>()) {</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;      NewOpcode = AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64;</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    }</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    <span class="comment">// Fall-through</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX4_IMM:</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX4_SGPR: {</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <span class="keywordflow">if</span> (NewOpcode == N-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>()) {</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;      NewOpcode = AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64;</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    }</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    <span class="keywordflow">if</span> (fitsRegClass(DAG, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), AMDGPU::SReg_64RegClassID)) {</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;    }</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Offset = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1));</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zero64 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(AMDGPU::S_MOV_B64, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Zero64), 0);</div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *RSrc = <a class="code" href="classllvm_1_1SITargetLowering.html#a8090bf06413d7f2d11518e05f1c3d94e">wrapAddr64Rsrc</a>(DAG, DL, Ptr);</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(RSrc, 0));</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0));</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    <span class="comment">// The immediate offset is in dwords on SI and in bytes on VI.</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">Subtarget</a>-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(Offset-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#ae52ea754f0f064b6440e99103abea366">getSExtValue</a>(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">getTargetConstant</a>(Offset-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#ae52ea754f0f064b6440e99103abea366">getSExtValue</a>() &lt;&lt; 2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;    <span class="comment">// Copy remaining operands so we keep any chain and glue nodes that follow</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    <span class="comment">// the normal operands.</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> I = 2, E = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); I != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(I));</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(NewOpcode, DL, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), Ops);</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  }</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  }</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;}</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae"> 2123</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">SITargetLowering::CreateLiveInRegister</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;                                               <span class="keywordtype">unsigned</span> Reg, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VReg = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">AMDGPUTargetLowering::CreateLiveInRegister</a>(DAG, RC, Reg, VT);</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>()),</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;                            cast&lt;RegisterSDNode&gt;(VReg)-&gt;getReg(), VT);</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SDValue_html_a8bc8606044f2c3cdb6271c0378e0f9cf"><div class="ttname"><a href="classllvm_1_1SDValue.html#a8bc8606044f2c3cdb6271c0378e0f9cf">llvm::SDValue::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType() const </div><div class="ttdoc">Return the simple ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00164">SelectionDAGNodes.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9b9b5f23137b5930c7e7bfdc0dc82022"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9b9b5f23137b5930c7e7bfdc0dc82022">llvm::SelectionDAG::getTruncStore</a></div><div class="ttdeci">SDValue getTruncStore(SDValue Chain, SDLoc dl, SDValue Val, SDValue Ptr, MachinePointerInfo PtrInfo, EVT TVT, bool isNonTemporal, bool isVolatile, unsigned Alignment, const AAMDNodes &amp;AAInfo=AAMDNodes())</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04829">SelectionDAG.cpp:4829</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247">llvm::SIRegisterInfo::TIDIG_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00099">SIRegisterInfo.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon::size</a></div><div class="ttdeci">size_type size() const </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00126">SmallVector.h:126</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">llvm::ISD::BITCAST</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00461">ISDOpcodes.h:461</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00221">SmallVector.h:221</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00692">ISDOpcodes.h:692</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a120d548151541463831d22519eb9b82fa7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82fa7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00102">MachineMemOperand.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117a65c87ce650a80b72e7b72f2464c2fd7f"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a65c87ce650a80b72e7b72f2464c2fd7f">SIInstrFlags::N_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00069">SIDefines.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00099">DataLayout.h:99</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">llvm::ISD::FSUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00232">ISDOpcodes.h:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">llvm::ISD::FMINNUM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00493">ISDOpcodes.h:493</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ad8431cfc8060572d1a7a436593957fc4"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ad8431cfc8060572d1a7a436593957fc4">llvm::SITargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">void AdjustInstrPostInstrSelection(MachineInstr *MI, SDNode *Node) const override</div><div class="ttdoc">Assign the register class depending on the number of bits set in the writemask. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01934">SIISelLowering.cpp:1934</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a040481b9bda32faa6b1435532405d88f"><div class="ttname"><a href="classllvm_1_1SDValue.html#a040481b9bda32faa6b1435532405d88f">llvm::SDValue::getValue</a></div><div class="ttdeci">SDValue getValue(unsigned R) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00152">SelectionDAGNodes.h:152</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">llvm::TargetLoweringBase::AddrMode</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01388">TargetLowering.h:1388</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5"><div class="ttname"><a href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">llvm::ARM_PROC::A</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00098">ARMBaseInfo.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a120d548151541463831d22519eb9b82faed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82faed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00104">MachineMemOperand.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a771052863e62bcef0be2aeac85173006"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">llvm::AMDGPUInstrInfo::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(uint16_t Opcode, unsigned Channels) const </div><div class="ttdoc">Given a MIMG Opcode that writes all 4 channels, return the equivalent opcode that writes Channels Cha...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00330">AMDGPUInstrInfo.cpp:330</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_ad1d4d71bf37fea6a3170f27438d41e6d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">llvm::TargetLoweringBase::setLoadExtAction</a></div><div class="ttdeci">void setLoadExtAction(unsigned ExtType, MVT ValVT, MVT MemVT, LegalizeAction Action)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01250">TargetLowering.h:1250</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">llvm::ISD::FCOS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00490">ISDOpcodes.h:490</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a54e4a4ce6cbdb33ffcc22f2679676a42"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">llvm::SIRegisterInfo::getPhysRegSubReg</a></div><div class="ttdeci">unsigned getPhysRegSubReg(unsigned Reg, const TargetRegisterClass *SubRC, unsigned Channel) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00375">SIRegisterInfo.cpp:375</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_a2337b8ef923079097d8c6de562503ffb"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a2337b8ef923079097d8c6de562503ffb">llvm::TargetLowering::DAGCombinerInfo::getDAGCombineLevel</a></div><div class="ttdeci">CombineLevel getDAGCombineLevel()</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02169">TargetLowering.h:2169</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">llvm::MVT::Glue</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00114">MachineValueType.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7e6dca8262a3de788d1bab4ba184d675"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7e6dca8262a3de788d1bab4ba184d675">llvm::ISD::EXTRACT_ELEMENT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00170">ISDOpcodes.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a722a101a9d75a6109b8067aa4a0e9220"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a722a101a9d75a6109b8067aa4a0e9220">llvm::SITargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00650">SIISelLowering.cpp:650</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a39c6dff47b8dbd25cfaf6336c7056077"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">llvm::SelectionDAG::getContext</a></div><div class="ttdeci">LLVMContext * getContext() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00287">SelectionDAG.h:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db">llvm::AMDGPUISD::RCP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00243">AMDGPUISelLowering.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a94dca2778c1acccef2f5a8a564be052d"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a94dca2778c1acccef2f5a8a564be052d">llvm::SelectionDAG::getCopyToReg</a></div><div class="ttdeci">SDValue getCopyToReg(SDValue Chain, SDLoc dl, unsigned Reg, SDValue N)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00514">SelectionDAG.h:514</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a7dc983ebf0eb2d255fa90a67063c72e2"><div class="ttname"><a href="classllvm_1_1APInt.html#a7dc983ebf0eb2d255fa90a67063c72e2">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const </div><div class="ttdoc">Get zero extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01315">APInt.h:1315</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">llvm::AMDGPUISD::MAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00217">AMDGPUISelLowering.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae8ade4269715b02714b67bdf1a0b9ba5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">llvm::AMDGPUTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02287">AMDGPUISelLowering.cpp:2287</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">llvm::ISD::EXTRACT_SUBVECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00280">ISDOpcodes.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca2116da58a703283f1aa58593d309e98f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2116da58a703283f1aa58593d309e98f">llvm::AMDGPUISD::LOAD_INPUT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00264">AMDGPUISelLowering.h:264</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html">llvm::ISD::InputArg</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00129">TargetCallingConv.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_afa81ab88ab6dfbef118564fa40339455"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#afa81ab88ab6dfbef118564fa40339455">llvm::SITargetLowering::legalizeTargetIndependentNode</a></div><div class="ttdeci">void legalizeTargetIndependentNode(SDNode *Node, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Legalize target independent instructions (e.g. INSERT_SUBREG) with frame index operands. LLVM assumes that inputs are to these instructions are registers. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01895">SIISelLowering.cpp:1895</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">llvm::ISD::VECTOR_SHUFFLE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00289">ISDOpcodes.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a97b0f24f3e52f030830fca6fbfcbd37d"><div class="ttname"><a href="classllvm_1_1SDValue.html#a97b0f24f3e52f030830fca6fbfcbd37d">llvm::SDValue::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00945">SelectionDAGNodes.h:945</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a1c7a99924a4461d3631268187042ae36"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdoc">Address space for local memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00112">AMDGPU.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ace4deee2542fe5852608eb4d57d69e14"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">llvm::AMDGPUTargetLowering::AnalyzeFormalArguments</a></div><div class="ttdeci">void AnalyzeFormalArguments(CCState &amp;State, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00551">AMDGPUISelLowering.cpp:551</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_ada5f4a5dd489c777870538cdbb6da228"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">llvm::TargetLoweringBase::getTargetMachine</a></div><div class="ttdeci">const TargetMachine &amp; getTargetMachine() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00150">TargetLowering.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cab6908275bfeb82898c4182eff4cd3e1b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cab6908275bfeb82898c4182eff4cd3e1b">llvm::AMDGPUISD::SAMPLEL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00268">AMDGPUISelLowering.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1aac28ffadab16f6cfbadfc2ddccd8a1"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">llvm::SDNode::getVTList</a></div><div class="ttdeci">SDVTList getVTList() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00618">SelectionDAGNodes.h:618</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7caa1bdbfc98f19f0fece4988647de9e6c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa1bdbfc98f19f0fece4988647de9e6c7">llvm::AMDGPUISD::SMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00227">AMDGPUISelLowering.h:227</a></div></div>
<div class="ttc" id="namespaceShaderType_html_ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18"><div class="ttname"><a href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00097">AMDGPU.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00092">MachineRegisterInfo.cpp:92</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca9d3121f4e456879833fdb42c71707495"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d3121f4e456879833fdb42c71707495">llvm::AMDGPUISD::FMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00232">AMDGPUISelLowering.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a270f7d05d669d34db96029db722d7fba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00071">SIInstrInfo.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a95911eb468bffc193009687b84e2f780"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">llvm::AMDGPUTargetLowering::LowerGlobalAddress</a></div><div class="ttdeci">virtual SDValue LowerGlobalAddress(AMDGPUMachineFunction *MFI, SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00753">AMDGPUISelLowering.cpp:753</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">llvm::ISD::UNINDEXED</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00730">ISDOpcodes.h:730</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">llvm::ISD::ADDC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00205">ISDOpcodes.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a357d2d2aff1f6e1f40dc815cd332bea1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00128">TargetRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a6b60694d1d9d7f634e7638856898e20d"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a6b60694d1d9d7f634e7638856898e20d">llvm::SelectionDAG::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00283">SelectionDAG.h:283</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00347">SIInstrInfo.h:347</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a26e7c8f8cb88a462ee842ca33f681efc"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a26e7c8f8cb88a462ee842ca33f681efc">llvm::Intrinsic::r600_read_tgid_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03126">Intrinsics.h:3126</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">llvm::ISD::ATOMIC_LOAD_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00674">ISDOpcodes.h:674</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a29ad505e2bf93b191f444dd92702fd48a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a29ad505e2bf93b191f444dd92702fd48a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00063">SystemZISelLowering.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aef2c847a530f7f7f5aaaeac74ba7e385"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">llvm::MachineFunction::addLiveIn</a></div><div class="ttdeci">unsigned addLiveIn(unsigned PReg, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00438">MachineFunction.cpp:438</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00141">MCInstrDesc.h:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">llvm::ISD::FMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00232">ISDOpcodes.h:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a545ed70cd7fddb78f8a9200e31d7b5a4a84c9fddf3247a349b7f857c1cbb93e2c"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a84c9fddf3247a349b7f857c1cbb93e2c">llvm::TargetOpcode::EXTRACT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00041">TargetOpcodes.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00291">TargetRegisterInfo.h:291</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00104">MipsISelLowering.h:104</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117ad75e6d4c8bb3b906c8bc96e3bac8737f"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117ad75e6d4c8bb3b906c8bc96e3bac8737f">SIInstrFlags::N_INFINITY</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00066">SIDefines.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html_ae4b1a0675562cdfa6c89c3f96989117b"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html#ae4b1a0675562cdfa6c89c3f96989117b">llvm::GlobalAddressSDNode::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01462">SelectionDAGNodes.h:1462</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html_a050a395d1656e546679d8b144d951bb2"><div class="ttname"><a href="classllvm_1_1PointerType.html#a050a395d1656e546679d8b144d951bb2">llvm::PointerType::get</a></div><div class="ttdeci">static PointerType * get(Type *ElementType, unsigned AddressSpace)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00733">Type.cpp:733</a></div></div>
<div class="ttc" id="namespacellvm_html_ad11884f9e8917b16fa3800198bbe8a45"><div class="ttname"><a href="namespacellvm.html#ad11884f9e8917b16fa3800198bbe8a45">llvm::BitsToFloat</a></div><div class="ttdeci">float BitsToFloat(uint32_t Bits)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00498">MathExtras.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00407">SelectionDAGNodes.h:407</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">llvm::ISD::UINT_TO_FP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00378">ISDOpcodes.h:378</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a226345d0c8262e9469d30a993d1656ff"><div class="ttname"><a href="structllvm_1_1EVT.html#a226345d0c8262e9469d30a993d1656ff">llvm::EVT::getTypeForEVT</a></div><div class="ttdeci">Type * getTypeForEVT(LLVMContext &amp;Context) const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00180">ValueTypes.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a20eb9eb269c6ab62a38983ce53d52481"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a20eb9eb269c6ab62a38983ce53d52481">llvm::SITargetLowering::SITargetLowering</a></div><div class="ttdeci">SITargetLowering(TargetMachine &amp;tm)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00038">SIISelLowering.cpp:38</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117a525dade8d5528866df9f14ddd5530cfd"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a525dade8d5528866df9f14ddd5530cfd">SIInstrFlags::P_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00070">SIDefines.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">llvm::MVT::v8i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00076">MachineValueType.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_abe25708ae246670b7cdaaccc77e0679a"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#abe25708ae246670b7cdaaccc77e0679a">llvm::SelectionDAG::getLoad</a></div><div class="ttdeci">SDValue getLoad(EVT VT, SDLoc dl, SDValue Chain, SDValue Ptr, MachinePointerInfo PtrInfo, bool isVolatile, bool isNonTemporal, bool isInvariant, unsigned Alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04721">SelectionDAG.cpp:4721</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_acf37bd7e831bdb2a5c9da8d63f843101"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">llvm::TargetLowering::DAGCombinerInfo::DAG</a></div><div class="ttdeci">SelectionDAG &amp; DAG</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02159">TargetLowering.h:2159</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca248a5c5f24e1f9bba1b1b7a238007b27"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca248a5c5f24e1f9bba1b1b7a238007b27">llvm::AMDGPUISD::SAMPLE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00265">AMDGPUISelLowering.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a33706aab89e700b8f79e1fa6f4f0e3ee"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00240">Path.cpp:240</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">llvm::ISD::FABS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00490">ISDOpcodes.h:490</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30649569b517a279a32fb3b48cc154e0">llvm::ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00663">ISDOpcodes.h:663</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_abc5c2f1d47a517373030133c6a102106"><div class="ttname"><a href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00602">SelectionDAGNodes.h:602</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00608">SelectionDAGNodes.h:608</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad784a6594990530bffb2018aeeed56f3"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function * getFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00160">MachineFunction.h:160</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_a0e840f41bc0e8233dd26cbff2591a584a36b3dd3b84fde3f8494a9b18af131856"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a0e840f41bc0e8233dd26cbff2591a584a36b3dd3b84fde3f8494a9b18af131856">llvm::SPII::Store</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1User_html"><div class="ttname"><a href="classllvm_1_1User.html">llvm::User</a></div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00035">User.h:35</a></div></div>
<div class="ttc" id="IVUsers_8cpp_html_a4e5b9edb51eec9dbca592075eb64dfcb"><div class="ttname"><a href="IVUsers_8cpp.html#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a></div><div class="ttdeci">iv Induction Variable Users</div><div class="ttdef"><b>Definition:</b> <a href="IVUsers_8cpp_source.html#l00039">IVUsers.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">llvm::MVT::v16i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00070">MachineValueType.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">llvm::ISD::FSIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00490">ISDOpcodes.h:490</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a545ed70cd7fddb78f8a9200e31d7b5a4ad3506645ead9c261e97d81544a602848"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ad3506645ead9c261e97d81544a602848">llvm::TargetOpcode::INSERT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00049">TargetOpcodes.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">llvm::SI::KernelInputOffsets::NGROUPS_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00344">SIInstrInfo.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">llvm::ISD::INSERT_SUBVECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00275">ISDOpcodes.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4256c47f80dfaeb1402223240b092adf"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4256c47f80dfaeb1402223240b092adf">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, unsigned f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00233">MachineFunction.cpp:233</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a41159ff156ddb7a0b1ceab8e779f1bd3"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a41159ff156ddb7a0b1ceab8e779f1bd3">llvm::Intrinsic::r600_read_ngroups_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03125">Intrinsics.h:3125</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">llvm::ISD::SELECT_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00341">ISDOpcodes.h:341</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a64881a6ca7154fccaeb92cdb1e1e745e"><div class="ttname"><a href="classllvm_1_1SDValue.html#a64881a6ca7154fccaeb92cdb1e1e745e">llvm::SDValue::getResNo</a></div><div class="ttdeci">unsigned getResNo() const </div><div class="ttdoc">get the index which selects a specific result in the SDNode </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00129">SelectionDAGNodes.h:129</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cade9e553a6f004b4bd01abcb57712208a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cade9e553a6f004b4bd01abcb57712208a">llvm::AMDGPUISD::CVT_F32_UBYTE3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00274">AMDGPUISelLowering.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01452">SelectionDAGNodes.h:1452</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_afcfd7d2322b397d0d55a4595dea52e3c"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#afcfd7d2322b397d0d55a4595dea52e3c">llvm::CCValAssign::isRegLoc</a></div><div class="ttdeci">bool isRegLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00142">CallingConvLower.h:142</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_ade84a7c18e5c4189eae57ebd21f77321"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#ade84a7c18e5c4189eae57ebd21f77321">llvm::ISD::InputArg::Flags</a></div><div class="ttdeci">ArgFlagsTy Flags</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00130">TargetCallingConv.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a9aa1848b578673c3f759717f477dfb07"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9aa1848b578673c3f759717f477dfb07">llvm::SIInstrInfo::canFoldOffset</a></div><div class="ttdeci">bool canFoldOffset(unsigned OffsetSize, unsigned AS) const </div><div class="ttdoc">Return true if the given offset Size in bytes can be folded into the immediate offsets of a memory in...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01021">SIInstrInfo.cpp:1021</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aa243085e56636cc454143f916686c190"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">llvm::TargetLoweringBase::setTruncStoreAction</a></div><div class="ttdeci">void setTruncStoreAction(MVT ValVT, MVT MemVT, LegalizeAction Action)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01259">TargetLowering.h:1259</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a9a29cc66e132c19330ddabb82d44bef7"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a9a29cc66e132c19330ddabb82d44bef7">llvm::TargetLoweringBase::getValueType</a></div><div class="ttdeci">EVT getValueType(Type *Ty, bool AllowUnknown=false) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00688">TargetLowering.h:688</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">llvm::ISD::INTRINSIC_W_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00145">ISDOpcodes.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a0780410b2c464b7632703853dd222f49"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0780410b2c464b7632703853dd222f49">llvm::SITargetLowering::buildScratchRSRC</a></div><div class="ttdeci">MachineSDNode * buildScratchRSRC(SelectionDAG &amp;DAG, SDLoc DL, SDValue Ptr) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02062">SIISelLowering.cpp:2062</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a5b25ad5c586eccf74e3f642d170c43ae"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a5b25ad5c586eccf74e3f642d170c43ae">llvm::Intrinsic::r600_read_tidig_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03131">Intrinsics.h:3131</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1TargetLoweringOpt_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">llvm::TargetLowering::TargetLoweringOpt</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02096">TargetLowering.h:2096</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">llvm::ISD::EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00750">ISDOpcodes.h:750</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a73f7c824cad61a47c21bf6d652ae2fd7"><div class="ttname"><a href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const </div><div class="ttdoc">isVector - Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00116">ValueTypes.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_a3f910e9592a75ebd44196260f3e5f26d"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#a3f910e9592a75ebd44196260f3e5f26d">llvm::ConstantFPSDNode::isNegative</a></div><div class="ttdeci">bool isNegative() const </div><div class="ttdoc">isNegative - Return true if the value is negative. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01425">SelectionDAGNodes.h:1425</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">llvm::ISD::SETNE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00797">ISDOpcodes.h:797</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00091">MachineMemOperand.h:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">llvm::ISD::ATOMIC_LOAD_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00679">ISDOpcodes.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">llvm::MVT::i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00039">MachineValueType.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d">llvm::ISD::SUBC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00205">ISDOpcodes.h:205</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489ab69babcbdc6445760bcacdeceec24e09"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a></div><div class="ttdoc">Address space for global memory (RAT0, VTX0). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00110">AMDGPU.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">llvm::ISD::ATOMIC_LOAD_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00672">ISDOpcodes.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a03d1ce9278523503ad038c6ab9c96ccb"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a03d1ce9278523503ad038c6ab9c96ccb">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00176">MachineFunction.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e">llvm::ISD::SETUNE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00788">ISDOpcodes.h:788</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9">llvm::ISD::SETOGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00776">ISDOpcodes.h:776</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00114">HexagonCopyToCombine.cpp:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">llvm::ISD::ATOMIC_LOAD_UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00681">ISDOpcodes.h:681</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a2eff5f99affe112cc68b3c562bce172f"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a2eff5f99affe112cc68b3c562bce172f">llvm::SITargetLowering::buildRSRC</a></div><div class="ttdeci">MachineSDNode * buildRSRC(SelectionDAG &amp;DAG, SDLoc DL, SDValue Ptr, uint32_t RsrcDword1, uint64_t RsrcDword2And3) const </div><div class="ttdoc">Return a resource descriptor with the &#39;Add TID&#39; bit enabled The TID (Thread ID) is multipled by the s...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02031">SIISelLowering.cpp:2031</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a88a8b01d4dbc2ebd81244d1eb459b193"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00095">TargetLowering.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">llvm::ISD::SHL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00316">ISDOpcodes.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca8b6cc6df8e802f1294219dd63944f164"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca8b6cc6df8e802f1294219dd63944f164">llvm::MVT::v4i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00060">MachineValueType.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a346f23bebf1e6d9cbfeb69f1caa228c1"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a346f23bebf1e6d9cbfeb69f1caa228c1">llvm::SITargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ValueType of the result of SETCC operations. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00639">SIISelLowering.cpp:639</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ad071cd66db5f856033d50ecc7215a337"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">llvm::AMDGPUMachineFunction::getShaderType</a></div><div class="ttdeci">unsigned getShaderType() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00036">AMDGPUMachineFunction.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac42e6f0f1213a3b8369f420e008a8411"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac42e6f0f1213a3b8369f420e008a8411">llvm::AMDGPUTargetLowering::ScalarizeVectorStore</a></div><div class="ttdeci">SDValue ScalarizeVectorStore(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Split a vector store into a scalar store of each component. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01331">AMDGPUISelLowering.cpp:1331</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca43880c339df7af47067f4b3fb6f7de03"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca43880c339df7af47067f4b3fb6f7de03">llvm::MVT::v16i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00083">MachineValueType.h:83</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a34e235d22fa05c7fe8bc5236cfb46fb7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a34e235d22fa05c7fe8bc5236cfb46fb7">llvm::AMDGPU::getAtomicNoRetOp</a></div><div class="ttdeci">int getAtomicNoRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aed0958deb6d25f9fdccd7518e26b50f8"><div class="ttname"><a href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00664">SelectionDAGNodes.h:664</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6e765860317332f714b0f7b447663632"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00587">TargetRegisterInfo.h:587</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">llvm::MVT::v2i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00080">MachineValueType.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a95d3f899fd68931ed5fa42e012468bdb"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">llvm::SelectionDAG::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00282">SelectionDAG.h:282</a></div></div>
<div class="ttc" id="SmallString_8h_html"><div class="ttname"><a href="SmallString_8h.html">SmallString.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a41bd84b853e2c03fb1af1f4ca9ebdcaf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a41bd84b853e2c03fb1af1f4ca9ebdcaf">llvm::ISD::BUILD_PAIR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00176">ISDOpcodes.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ada603d3745a746cb5bc1bc57d9decceb"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ada603d3745a746cb5bc1bc57d9decceb">llvm::Intrinsic::r600_read_local_size_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03120">Intrinsics.h:3120</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; int &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aa6a50ed40e1c62b609f0ce5c4b9a5d8e"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa6a50ed40e1c62b609f0ce5c4b9a5d8e">llvm::SITargetLowering::analyzeImmediate</a></div><div class="ttdeci">int32_t analyzeImmediate(const SDNode *N) const </div><div class="ttdoc">Analyze the possible immediate value Op. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01710">SIISelLowering.cpp:1710</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a545ed70cd7fddb78f8a9200e31d7b5a4ad32233180a0499e8a9d72b83c5098d0a"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ad32233180a0499e8a9d72b83c5098d0a">llvm::TargetOpcode::COPY_TO_REGCLASS</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00066">TargetOpcodes.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00915">MachineInstr.cpp:915</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca297ecd4b87ba488eafe3a3c560a61ad7"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca297ecd4b87ba488eafe3a3c560a61ad7">llvm::MVT::v64i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00072">MachineValueType.h:72</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a733a8aa8e2cb15f68427cdb3e8a4e6d3"><div class="ttname"><a href="SIISelLowering_8cpp.html#a733a8aa8e2cb15f68427cdb3e8a4e6d3">SubIdx2Lane</a></div><div class="ttdeci">static unsigned SubIdx2Lane(unsigned Idx)</div><div class="ttdoc">Helper function for adjustWritemask. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01802">SIISelLowering.cpp:1802</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab42cd23d886d1dce2bf63aaba04114e1"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab42cd23d886d1dce2bf63aaba04114e1">llvm::SelectionDAG::getTargetGlobalAddress</a></div><div class="ttdeci">SDValue getTargetGlobalAddress(const GlobalValue *GV, SDLoc DL, EVT VT, int64_t offset=0, unsigned char TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00461">SelectionDAG.h:461</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00156">ISDOpcodes.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a7d60e9566b86ba873f71c59234132fad"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">llvm::AMDGPUTargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">virtual SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const </div><div class="ttdoc">Helper function that adds Reg to the LiveIn list of the DAG&#39;s MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02473">AMDGPUISelLowering.cpp:2473</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a68cce0cf2f4643f84421ff2b1ba0b799"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a68cce0cf2f4643f84421ff2b1ba0b799">llvm::Intrinsic::r600_read_global_size_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03118">Intrinsics.h:3118</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00569">MachineRegisterInfo.h:569</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13">llvm::ISD::SUBE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00214">ISDOpcodes.h:214</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a85d256f09ab0c799ce8dd8e1b07f6506"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a85d256f09ab0c799ce8dd8e1b07f6506">llvm::Intrinsic::r600_read_tidig_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03130">Intrinsics.h:3130</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html_a9ba168db76b852e2823602a59732c2db"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html#a9ba168db76b852e2823602a59732c2db">llvm::GlobalAddressSDNode::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06678">SelectionDAG.cpp:6678</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a6d6ce9abc624589d690062cdf9d2c929"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6d6ce9abc624589d690062cdf9d2c929">llvm::Intrinsic::r600_read_global_size_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03119">Intrinsics.h:3119</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00158">MachineValueType.h:158</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a15be9767d0aad93fe5dcb60b7b7a78da"><div class="ttname"><a href="structllvm_1_1EVT.html#a15be9767d0aad93fe5dcb60b7b7a78da">llvm::EVT::getScalarType</a></div><div class="ttdeci">EVT getScalarType() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00211">ValueTypes.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">llvm::ISD::ATOMIC_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00671">ISDOpcodes.h:671</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07c0c67913bb543fc45ce9ef65ef260a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">llvm::TargetLoweringBase::setOperationAction</a></div><div class="ttdeci">void setOperationAction(unsigned Op, MVT VT, LegalizeAction Action)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01242">TargetLowering.h:1242</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a0243a40466e8038a653ed9c1b3c3bc5f"><div class="ttname"><a href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">llvm::SDValue::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00939">SelectionDAGNodes.h:939</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a196c23d6cb4d768d037970f1f35bbf66"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">llvm::SelectionDAG::getVTList</a></div><div class="ttdeci">SDVTList getVTList(EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l05175">SelectionDAG.cpp:5175</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_aa85c8281ebfa4f0c2558a831eaf13a5d"><div class="ttname"><a href="classllvm_1_1MVT.html#aa85c8281ebfa4f0c2558a831eaf13a5d">llvm::MVT::getStoreSize</a></div><div class="ttdeci">unsigned getStoreSize() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00449">MachineValueType.h:449</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2824c264a25f2f03586588c7020b7a5d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2824c264a25f2f03586588c7020b7a5d">llvm::TargetLoweringBase::getPointerTy</a></div><div class="ttdeci">virtual MVT getPointerTy(uint32_t=0) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l00856">TargetLoweringBase.cpp:856</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a8868c35de6c36dc0d57e84f256c4ffde"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a></div><div class="ttdeci">bool HasBaseReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01391">TargetLowering.h:1391</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5066c1ab86d5c2470c5fcfa215399b0d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">llvm::AMDGPUTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00590">AMDGPUISelLowering.cpp:590</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00087">MachineInstrBuilder.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02021">TargetLowering.h:2021</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca03eeae7529a0e3012956884ab96412bb"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca03eeae7529a0e3012956884ab96412bb">llvm::MVT::v2i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00059">MachineValueType.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00284">MachineInstr.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a268e5bc7dd40a28712a33ca6c9c91c6f"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">llvm::SelectionDAG::getConstantFP</a></div><div class="ttdeci">SDValue getConstantFP(double Val, EVT VT, bool isTarget=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01225">SelectionDAG.cpp:1225</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3a07c062cc9330acd8e8c4e3930cbb25"><div class="ttname"><a href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">llvm::EVT::getVectorElementType</a></div><div class="ttdeci">EVT getVectorElementType() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00217">ValueTypes.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html">llvm::ConstantFPSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01403">SelectionDAGNodes.h:1403</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a0d8dd287e1923d79e4d4342458d526b0"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a0d8dd287e1923d79e4d4342458d526b0">llvm::Intrinsic::r600_read_tgid_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03127">Intrinsics.h:3127</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cabe3bfee03d3544d92d8b5a4f180f15e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabe3bfee03d3544d92d8b5a4f180f15e5">llvm::AMDGPUISD::UMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00234">AMDGPUISelLowering.h:234</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">llvm::ISD::FDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00232">ISDOpcodes.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">llvm::TargetLoweringBase::Expand</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00089">TargetLowering.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a001a88e1d71c2e11ccd57efe75da4af3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a001a88e1d71c2e11ccd57efe75da4af3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned i)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00786">MachineInstr.cpp:786</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a82c5cf65df4f774369a6fde8a81d4656"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a82c5cf65df4f774369a6fde8a81d4656">llvm::SITargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(const SmallVectorImpl&lt; int &gt; &amp;, EVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00255">SIISelLowering.cpp:255</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117a2f4b4af077f43fcde531d500d788da51"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a2f4b4af077f43fcde531d500d788da51">SIInstrFlags::P_SUBNORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00071">SIDefines.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a5cb182c203efa2f1fc4797fb76b15daf"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5cb182c203efa2f1fc4797fb76b15daf">llvm::CCValAssign::getLocReg</a></div><div class="ttdeci">unsigned getLocReg() const </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00147">CallingConvLower.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_a0e840f41bc0e8233dd26cbff2591a584a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a0e840f41bc0e8233dd26cbff2591a584a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00031">SparcInstrInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionType_html"><div class="ttname"><a href="classllvm_1_1FunctionType.html">llvm::FunctionType</a></div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00096">DerivedTypes.h:96</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">llvm::AMDGPUISD::FP_CLASS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00248">AMDGPUISelLowering.h:248</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="GlobalMerge_8cpp_source.html#l00147">GlobalMerge.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a9bd9a793e17e4c83728ac3f54771f959"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">llvm::AMDGPUTargetLowering::Subtarget</a></div><div class="ttdeci">const AMDGPUSubtarget * Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00029">AMDGPUISelLowering.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ab319fc51db27ec95fd50a910c7ccec94"><div class="ttname"><a href="classllvm_1_1SDNode.html#ab319fc51db27ec95fd50a910c7ccec94">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00660">SelectionDAGNodes.h:660</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a6ececde40ed933c2dfb5af16cb002529"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a6ececde40ed933c2dfb5af16cb002529">llvm::SelectionDAG::getTargetFrameIndex</a></div><div class="ttdeci">SDValue getTargetFrameIndex(int FI, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00467">SelectionDAG.h:467</a></div></div>
<div class="ttc" id="DominanceFrontierImpl_8h_html_adeb436e8060b57a35092e28f77eeb7d3"><div class="ttname"><a href="DominanceFrontierImpl_8h.html#adeb436e8060b57a35092e28f77eeb7d3">Node</a></div><div class="ttdeci">const DomTreeNodeT * Node</div><div class="ttdef"><b>Definition:</b> <a href="DominanceFrontierImpl_8h_source.html#l00037">DominanceFrontierImpl.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00280">MachineInstr.h:280</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a6126424bf93cdb529bfaa03059e02735"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6126424bf93cdb529bfaa03059e02735">llvm::Intrinsic::r600_read_tgid_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03128">Intrinsics.h:3128</a></div></div>
<div class="ttc" id="classllvm_1_1FrameIndexSDNode_html_a5aac45ac45d860ef2f6f049416c38846"><div class="ttname"><a href="classllvm_1_1FrameIndexSDNode.html#a5aac45ac45d860ef2f6f049416c38846">llvm::FrameIndexSDNode::getIndex</a></div><div class="ttdeci">int getIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01485">SelectionDAGNodes.h:1485</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00021">AMDGPUMachineFunction.h:21</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdoc">Simple integer binary arithmetic operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00186">ISDOpcodes.h:186</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">llvm::ISD::SETO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00781">ISDOpcodes.h:781</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">llvm::ISD::FSQRT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00490">ISDOpcodes.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8">llvm::ISD::UDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00186">ISDOpcodes.h:186</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_add8d002fec63412646e555595228d32e"><div class="ttname"><a href="SIISelLowering_8cpp.html#add8d002fec63412646e555595228d32e">minMaxOpcToMin3Max3Opc</a></div><div class="ttdeci">static unsigned minMaxOpcToMin3Max3Opc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01424">SIISelLowering.cpp:1424</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cad145b87794088584308c4ddfa66a0ed5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cad145b87794088584308c4ddfa66a0ed5">llvm::AMDGPUISD::SAMPLED</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00267">AMDGPUISelLowering.h:267</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca15d564e330de468ec9ec7869c4906c45"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca15d564e330de468ec9ec7869c4906c45">llvm::AMDGPUISD::UMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00231">AMDGPUISelLowering.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_aec453733fbb9f24036960fdc6b3b4b46"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#aec453733fbb9f24036960fdc6b3b4b46">llvm::StoreSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01932">SelectionDAGNodes.h:1932</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5b0e59823444a55c295af279611a9d24"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">llvm::SelectionDAG::getUNDEF</a></div><div class="ttdeci">SDValue getUNDEF(EVT VT)</div><div class="ttdoc">getUNDEF - Return an UNDEF node. UNDEF does not have a useful SDLoc. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00653">SelectionDAG.h:653</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">llvm::ISD::FMAXNUM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00493">ISDOpcodes.h:493</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caf74fabd4f798ee5b63e5adb8b610a7c4"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf74fabd4f798ee5b63e5adb8b610a7c4">llvm::MVT::v32i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00071">MachineValueType.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_ab21b5e818d2a292f5c134211cc489b94"><div class="ttname"><a href="classllvm_1_1MVT.html#ab21b5e818d2a292f5c134211cc489b94">llvm::MVT::integer_vector_valuetypes</a></div><div class="ttdeci">static mvt_range integer_vector_valuetypes()</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00621">MachineValueType.h:621</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00772">ISDOpcodes.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a7951626d3fc3c89c4efee59ed9c3d8bf"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a7951626d3fc3c89c4efee59ed9c3d8bf">llvm::ConstantSDNode::getAPIntValue</a></div><div class="ttdeci">const APInt &amp; getAPIntValue() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01387">SelectionDAGNodes.h:1387</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caae3cb65654a7470c8fab62100baa5a6b"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caae3cb65654a7470c8fab62100baa5a6b">llvm::MVT::v8f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00099">MachineValueType.h:99</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca7afea8c7ed507e3d6034758e07591a37"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca7afea8c7ed507e3d6034758e07591a37">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00289">AMDGPUISelLowering.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a7cead3a2a7771e61083bcc6959915a13"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">llvm::MemSDNode::getMemoryVT</a></div><div class="ttdeci">EVT getMemoryVT() const </div><div class="ttdoc">getMemoryVT - Return the type of the in-memory value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01133">SelectionDAGNodes.h:1133</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_af567540acbc5289da300dcbc3b176c1c"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#af567540acbc5289da300dcbc3b176c1c">llvm::TargetMachine::getOptLevel</a></div><div class="ttdeci">CodeGenOpt::Level getOptLevel() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00138">TargetMachine.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">llvm::SI::KernelInputOffsets::NGROUPS_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00343">SIInstrInfo.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a809874434eeba216fbd9be4dd934ba0e"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">llvm::AMDGPUSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00112">AMDGPUSubtarget.h:112</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">llvm::ISD::INTRINSIC_WO_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00137">ISDOpcodes.h:137</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3751db99f9ba955c570ecbd1aff0b6fd"><div class="ttname"><a href="structllvm_1_1EVT.html#a3751db99f9ba955c570ecbd1aff0b6fd">llvm::EVT::bitsLE</a></div><div class="ttdeci">bool bitsLE(EVT VT) const </div><div class="ttdoc">bitsLE - Return true if this has no more bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00196">ValueTypes.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7caf7d331417b4676e475fa1a9c6c556b0b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caf7d331417b4676e475fa1a9c6c556b0b">llvm::AMDGPUISD::SMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00230">AMDGPUISelLowering.h:230</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a8ea7d02f0e4b0c1d37d6986ec9f7f5c0"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">llvm::TargetLoweringBase::AddrMode::Scale</a></div><div class="ttdeci">int64_t Scale</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01392">TargetLowering.h:1392</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00346">SIInstrInfo.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html"><div class="ttname"><a href="classllvm_1_1PointerType.html">llvm::PointerType</a></div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00448">DerivedTypes.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html">llvm::StoreSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01912">SelectionDAGNodes.h:1912</a></div></div>
<div class="ttc" id="namespacellvm_html_a5537d2c18e3c7cf4e9b70986bb7c90db"><div class="ttname"><a href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">llvm::FloatToBits</a></div><div class="ttdeci">uint32_t FloatToBits(float Float)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00524">MathExtras.h:524</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117a15213d6d759cbb32594b621531929422"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a15213d6d759cbb32594b621531929422">SIInstrFlags::N_SUBNORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00068">SIDefines.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">llvm::ISD::BUILD_VECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00250">ISDOpcodes.h:250</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">llvm::SIRegisterInfo::TGID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00095">SIRegisterInfo.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_adcb96bd09d7c75c7669fa5f9d1190899"><div class="ttname"><a href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">llvm::APInt::getHighBitsSet</a></div><div class="ttdeci">static APInt getHighBitsSet(unsigned numBits, unsigned hiBitsSet)</div><div class="ttdoc">Get a value with high bits set. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00509">APInt.h:509</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a6c06e2b7077a8a5310d1845b0d370b4c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6c06e2b7077a8a5310d1845b0d370b4c">llvm::Intrinsic::r600_read_ngroups_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03124">Intrinsics.h:3124</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a3fad042e27ba626acf5366c845b352d3"><div class="ttname"><a href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00132">SelectionDAGNodes.h:132</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0">llvm::SIRegisterInfo::TIDIG_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00101">SIRegisterInfo.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a66c8129041ad4cddca230a7ff1d9d1ae"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">llvm::SITargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const override</div><div class="ttdoc">Helper function that adds Reg to the LiveIn list of the DAG&#39;s MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02123">SIISelLowering.cpp:2123</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca79067f8d6a2c24f4d33fc9da493a2037"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca79067f8d6a2c24f4d33fc9da493a2037">llvm::AMDGPUISD::FRACT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00215">AMDGPUISelLowering.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdoc">A self-contained host- and target-independent arbitrary-precision floating-point software implementat...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00122">APFloat.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a451be47fed950157cb4c327bc9f91c2d"><div class="ttname"><a href="structllvm_1_1EVT.html#a451be47fed950157cb4c327bc9f91c2d">llvm::EVT::getStoreSize</a></div><div class="ttdeci">unsigned getStoreSize() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00246">ValueTypes.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_aed6a77031dced466e30cca04f5f82f0a"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#aed6a77031dced466e30cca04f5f82f0a">llvm::TargetMachine::getSubtargetImpl</a></div><div class="ttdeci">virtual const TargetSubtargetInfo * getSubtargetImpl() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00100">Target/TargetMachine.h:100</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117a5b7f41b871f289497766f756c660f1fb"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a5b7f41b871f289497766f756c660f1fb">SIInstrFlags::P_NORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00072">SIDefines.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionType_html_a176b84b12bc19326444728c6404dd068"><div class="ttname"><a href="classllvm_1_1FunctionType.html#a176b84b12bc19326444728c6404dd068">llvm::FunctionType::getParamType</a></div><div class="ttdeci">Type * getParamType(unsigned i) const </div><div class="ttdoc">Parameter type accessors. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00131">DerivedTypes.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_afaaeadcd82b42fc0d385a6247bf7bb52"><div class="ttname"><a href="namespacellvm_1_1ISD.html#afaaeadcd82b42fc0d385a6247bf7bb52">llvm::ISD::isNormalLoad</a></div><div class="ttdeci">bool isNormalLoad(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02124">SelectionDAGNodes.h:2124</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117afebe7fbddb535ddbdfddf3b36050d53f"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117afebe7fbddb535ddbdfddf3b36050d53f">SIInstrFlags::Q_NAN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00065">SIDefines.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">llvm::MVT::v2f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00097">MachineValueType.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">llvm::ISD::INTRINSIC_VOID</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00152">ISDOpcodes.h:152</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a2d775e3fd8ebcd0941d1e12cbfccda3d"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a2d775e3fd8ebcd0941d1e12cbfccda3d">llvm::TargetLoweringBase::AddrMode::BaseGV</a></div><div class="ttdeci">GlobalValue * BaseGV</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01389">TargetLowering.h:1389</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a0544e2966374684ff74255e5a4290fa7"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">llvm::TargetOptions::UnsafeFPMath</a></div><div class="ttdeci">unsigned UnsafeFPMath</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00115">TargetOptions.h:115</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00038">MachineValueType.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01376">SelectionDAGNodes.h:1376</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca80f5fc1f3bed4cfad825b92969f636f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca80f5fc1f3bed4cfad825b92969f636f6">llvm::AMDGPUISD::CONST_DATA_PTR</a></div><div class="ttdoc">Pointer to the start of the shader&#39;s constant data. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00285">AMDGPUISelLowering.h:285</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">llvm::SI::KernelInputOffsets::LOCAL_SIZE_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00348">SIInstrInfo.h:348</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">llvm::ISD::BR</a></div><div class="ttdoc">Control flow instructions. These all have token chains. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00517">ISDOpcodes.h:517</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a9330f807294a868461af12a3ed56a269"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a9330f807294a868461af12a3ed56a269">llvm::MemSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01157">SelectionDAGNodes.h:1157</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">llvm::ISD::STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00502">ISDOpcodes.h:502</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a4f7f4ae7e0f5444481b642d97bd380a6"><div class="ttname"><a href="classllvm_1_1MVT.html#a4f7f4ae7e0f5444481b642d97bd380a6">llvm::MVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00323">MachineValueType.h:323</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">llvm::ISD::FCEIL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00492">ISDOpcodes.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a5891be2cd50b5b7f01eb7c1cb0e7a682"><div class="ttname"><a href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">llvm::SDValue::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00924">SelectionDAGNodes.h:924</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca802353221ba95e0fb06ef5e38dd79192"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca802353221ba95e0fb06ef5e38dd79192">llvm::MVT::v2i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00074">MachineValueType.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00041">LLVMContext.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a7c45a718f16057459d95d09d42ec6902"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">llvm::TargetLoweringBase::addRegisterClass</a></div><div class="ttdeci">void addRegisterClass(MVT VT, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01214">TargetLowering.h:1214</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">llvm::ISD::FADD</a></div><div class="ttdoc">Simple binary floating point operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00232">ISDOpcodes.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07debef9c174231d513e1966ef50cd0a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">llvm::TargetLoweringBase::setTargetDAGCombine</a></div><div class="ttdeci">void setTargetDAGCombine(ISD::NodeType NT)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01318">TargetLowering.h:1318</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">llvm::TargetLoweringBase::Custom</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00090">TargetLowering.h:90</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_ad2cddc6957364f5288dc571b4faea092"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ad2cddc6957364f5288dc571b4faea092">llvm::ISD::ArgFlagsTy::isInReg</a></div><div class="ttdeci">bool isInReg() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00069">TargetCallingConv.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_ae59804b87136d0ddf452a25b025b768c"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#ae59804b87136d0ddf452a25b025b768c">llvm::CCValAssign::getLocVT</a></div><div class="ttdeci">MVT getLocVT() const </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00149">CallingConvLower.h:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">llvm::ISD::FTRUNC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00492">ISDOpcodes.h:492</a></div></div>
<div class="ttc" id="namespacellvm_html_aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7aa7fbaa966e5d5ac3bf03ba617b73bff5c">llvm::AfterLegalizeDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00020">DAGCombine.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a00eceab7a08d0acc74a729ebd9660475"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">llvm::SITargetLowering::PostISelFolding</a></div><div class="ttdeci">SDNode * PostISelFolding(MachineSDNode *N, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Fold the instructions after selecting them. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01915">SIISelLowering.cpp:1915</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afa328609e9c6183e2bc34afe59b84d1d"><div class="ttname"><a href="classllvm_1_1MVT.html#afa328609e9c6183e2bc34afe59b84d1d">llvm::MVT::isVector</a></div><div class="ttdeci">bool isVector() const </div><div class="ttdoc">isVector - Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00193">MachineValueType.h:193</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117ad00552a44ce1ee4e605ce18d7fc610d5"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117ad00552a44ce1ee4e605ce18d7fc610d5">SIInstrFlags::P_INFINITY</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00073">SIDefines.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a75fe894c0d3f46d9ec8da6771fb2d6fd"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a75fe894c0d3f46d9ec8da6771fb2d6fd">llvm::SITargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00646">SIISelLowering.cpp:646</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">llvm::MVT::v4f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00098">MachineValueType.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">llvm::ISD::INSERT_VECTOR_ELT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00255">ISDOpcodes.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00286">MachineInstr.h:286</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_adcfb8146be8dda0dca7dd4e5e805e7bb"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adcfb8146be8dda0dca7dd4e5e805e7bb">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps</a></div><div class="ttdeci">bool isBeforeLegalizeOps() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02165">TargetLowering.h:2165</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256">llvm::ISD::ADDE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00214">ISDOpcodes.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a957027d4e9d0442f3bf1a0d7db0ba253"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a957027d4e9d0442f3bf1a0d7db0ba253">llvm::MachineRegisterInfo::getLiveInVirtReg</a></div><div class="ttdeci">unsigned getLiveInVirtReg(unsigned PReg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00357">MachineRegisterInfo.cpp:357</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ab678642f2627ebad03377b9499723bc8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ab678642f2627ebad03377b9499723bc8">llvm::SITargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00339">SIISelLowering.cpp:339</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a8090bf06413d7f2d11518e05f1c3d94e"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a8090bf06413d7f2d11518e05f1c3d94e">llvm::SITargetLowering::wrapAddr64Rsrc</a></div><div class="ttdeci">MachineSDNode * wrapAddr64Rsrc(SelectionDAG &amp;DAG, SDLoc DL, SDValue Ptr) const </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01980">SIISelLowering.cpp:1980</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a82656e7bc60f0666651b1887d9d28c1f"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">llvm::SIRegisterInfo::getPreloadedValue</a></div><div class="ttdeci">unsigned getPreloadedValue(const MachineFunction &amp;MF, enum PreloadedValue Value) const </div><div class="ttdoc">Returns the physical register that Value is stored in. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00435">SIRegisterInfo.cpp:435</a></div></div>
<div class="ttc" id="SIISelLowering_8h_html"><div class="ttname"><a href="SIISelLowering_8h.html">SIISelLowering.h</a></div><div class="ttdoc">SI DAG Lowering interface definition. </div></div>
<div class="ttc" id="classllvm_1_1MVT_html_affd79e44d86cf0cce6730e7ef9ef3fd4"><div class="ttname"><a href="classllvm_1_1MVT.html#affd79e44d86cf0cce6730e7ef9ef3fd4">llvm::MVT::fp_valuetypes</a></div><div class="ttdeci">static mvt_range fp_valuetypes()</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00613">MachineValueType.h:613</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a23bb00c985f3f5cb4fb80212d4d3fd45"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a23bb00c985f3f5cb4fb80212d4d3fd45">llvm::Intrinsic::r600_read_global_size_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03117">Intrinsics.h:3117</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cad8e854868ca6299c23dd818408f21c8c"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cad8e854868ca6299c23dd818408f21c8c">llvm::MVT::v16f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00100">MachineValueType.h:100</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca264771976a72f966a91e1755cf50dd8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca264771976a72f966a91e1755cf50dd8c">llvm::AMDGPUISD::UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00225">AMDGPUISelLowering.h:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7caba0b6153fdfc6ac440d378e6d1e9d3ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caba0b6153fdfc6ac440d378e6d1e9d3ca">llvm::AMDGPUISD::CVT_F32_UBYTE2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00273">AMDGPUISelLowering.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_1_1use__iterator_html"><div class="ttname"><a href="classllvm_1_1SDNode_1_1use__iterator.html">llvm::SDNode::use_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00487">SelectionDAGNodes.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a3b8647e2be300dfc2b71376131201319"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">llvm::SelectionDAG::getCopyFromReg</a></div><div class="ttdeci">SDValue getCopyFromReg(SDValue Chain, SDLoc dl, unsigned Reg, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00539">SelectionDAG.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a4c2e9947586d4e88ad61174b796a40d1"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a4c2e9947586d4e88ad61174b796a40d1">llvm::SelectionDAG::getSExtOrTrunc</a></div><div class="ttdeci">SDValue getSExtOrTrunc(SDValue Op, SDLoc DL, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l00987">SelectionDAG.cpp:987</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_adc25bcc279ccfb5b867c2b7b8eedaa9b"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#adc25bcc279ccfb5b867c2b7b8eedaa9b">llvm::TargetLoweringBase::getDataLayout</a></div><div class="ttdeci">const DataLayout * getDataLayout() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00151">TargetLowering.h:151</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_a9fba19399a5f8479127404f20c5fd6c6"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#a9fba19399a5f8479127404f20c5fd6c6">llvm::ISD::InputArg::PartOffset</a></div><div class="ttdeci">unsigned PartOffset</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00141">TargetCallingConv.h:141</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_ad810e0539309808f47e4c21c4e3e57e9"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ad810e0539309808f47e4c21c4e3e57e9">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize</a></div><div class="ttdeci">bool isBeforeLegalize() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02164">TargetLowering.h:2164</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00249">MachineFunction.h:249</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cabace960037dd118c4a08237431d73b7d"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cabace960037dd118c4a08237431d73b7d">llvm::MVT::v8i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00082">MachineValueType.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a0caf6a31d8034336a9ba7791a5f583f1"><div class="ttname"><a href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">llvm::SDValue::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00915">SelectionDAGNodes.h:915</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">llvm::ISD::SEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00751">ISDOpcodes.h:751</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00027">AMDGPUISelLowering.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a6117e0342eca81a153a1fe0314870e19"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a6117e0342eca81a153a1fe0314870e19">llvm::AMDGPUSubtarget::hasFP32Denormals</a></div><div class="ttdeci">bool hasFP32Denormals() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00124">AMDGPUSubtarget.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">llvm::CodeGenOpt::None</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00050">CodeGen.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a57359527a2c5c3f77d1b9bbd003a4800"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a57359527a2c5c3f77d1b9bbd003a4800">llvm::SIInstrInfo::getDefaultRsrcDataFormat</a></div><div class="ttdeci">uint64_t getDefaultRsrcDataFormat() const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02532">SIInstrInfo.cpp:2532</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">llvm::MVT::v4i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00081">MachineValueType.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca2af129f2eeb16ebc7c0f2317083373cb"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca2af129f2eeb16ebc7c0f2317083373cb">llvm::MVT::v4i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00068">MachineValueType.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">llvm::SIRegisterInfo::INPUT_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00098">SIRegisterInfo.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca751678573bf256a35799dfd23c0e143a"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca751678573bf256a35799dfd23c0e143a">llvm::MVT::v16i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00077">MachineValueType.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ab795658b96bcf79d91fde7a2c0c0074a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ab795658b96bcf79d91fde7a2c0c0074a">llvm::AMDGPUTargetLowering::ScalarizeVectorLoad</a></div><div class="ttdeci">SDValue ScalarizeVectorLoad(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Split a vector load into a scalar load of each component. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01184">AMDGPUISelLowering.cpp:1184</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a8810bf428dcf84d48f39c8f5ba9a8c94"><div class="ttname"><a href="classllvm_1_1SDNode.html#a8810bf428dcf84d48f39c8f5ba9a8c94">llvm::SDNode::use_begin</a></div><div class="ttdeci">use_iterator use_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00544">SelectionDAGNodes.h:544</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_a7f9820a84907a5aa530d4dc36f841c76"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#a7f9820a84907a5aa530d4dc36f841c76">llvm::StoreSDNode::getValue</a></div><div class="ttdeci">const SDValue &amp; getValue() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01931">SelectionDAGNodes.h:1931</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_ab8c490e0623b6a0e2c12c12e0d924abe"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">llvm::TargetLoweringBase::AddPromotedToType</a></div><div class="ttdeci">void AddPromotedToType(unsigned Opc, MVT OrigVT, MVT DestVT)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01311">TargetLowering.h:1311</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a6bab9fd0bfca4f1352ca2539cf5494bd"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a6bab9fd0bfca4f1352ca2539cf5494bd">llvm::SelectionDAG::getExtLoad</a></div><div class="ttdeci">SDValue getExtLoad(ISD::LoadExtType ExtType, SDLoc dl, EVT VT, SDValue Chain, SDValue Ptr, MachinePointerInfo PtrInfo, EVT MemVT, bool isVolatile, bool isNonTemporal, bool isInvariant, unsigned Alignment, const AAMDNodes &amp;AAInfo=AAMDNodes())</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04742">SelectionDAG.cpp:4742</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00234">MachineInstrBuilder.h:234</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">llvm::ISD::ATOMIC_CMP_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00657">ISDOpcodes.h:657</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af99f246db9e144fefd7a73b54ef0bbf7"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af99f246db9e144fefd7a73b54ef0bbf7">llvm::SelectionDAG::MaskedValueIsZero</a></div><div class="ttdeci">bool MaskedValueIsZero(SDValue Op, const APInt &amp;Mask, unsigned Depth=0) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01910">SelectionDAG.cpp:1910</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">llvm::ISD::ATOMIC_LOAD_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00678">ISDOpcodes.h:678</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a34ee642bf0fb623f775e04e0e60d9b26"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a34ee642bf0fb623f775e04e0e60d9b26">llvm::ISD::ArgFlagsTy::isByVal</a></div><div class="ttdeci">bool isByVal() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00075">TargetCallingConv.h:75</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00031">ValueTypes.h:31</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00024">SIRegisterInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1UndefValue_html_a4ae5ff22b700a42bcc5d889233721335"><div class="ttname"><a href="classllvm_1_1UndefValue.html#a4ae5ff22b700a42bcc5d889233721335">llvm::UndefValue::get</a></div><div class="ttdeci">static UndefValue * get(Type *T)</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l01446">Constants.cpp:1446</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_a3c7175d3118db655758ddf7b66dfb03da144f7e8227378979bf13646688174ed9"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#a3c7175d3118db655758ddf7b66dfb03da144f7e8227378979bf13646688174ed9">llvm::HexagonISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00047">HexagonISelLowering.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_a31c374d2e45ef09b957dce7356380ccd"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#a31c374d2e45ef09b957dce7356380ccd">llvm::ConstantFPSDNode::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01412">SelectionDAGNodes.h:1412</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00223">TargetRegisterInfo.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00345">SIInstrInfo.h:345</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">llvm::ISD::ATOMIC_LOAD_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00675">ISDOpcodes.h:675</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_a9b241995758f9cea8cecf597918d1488"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">llvm::ISD::InputArg::VT</a></div><div class="ttdeci">MVT VT</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00131">TargetCallingConv.h:131</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">llvm::SIRegisterInfo::TGID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00093">SIRegisterInfo.h:93</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a18c2edf1939f6e87f1e586b815f398cd"><div class="ttname"><a href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">llvm::EVT::getVectorVT</a></div><div class="ttdeci">static EVT getVectorVT(LLVMContext &amp;Context, EVT VT, unsigned NumElements)</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00071">ValueTypes.h:71</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00035">MachineMemOperand.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aff84cd98daca4f1901020fb99845fcfc"><div class="ttname"><a href="classllvm_1_1SDNode.html#aff84cd98daca4f1901020fb99845fcfc">llvm::SDNode::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06458">SelectionDAG.cpp:6458</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00025">SIInstrInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a2afe36f1344e00c9ef5f8cdb39d21890"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a2afe36f1344e00c9ef5f8cdb39d21890">llvm::SelectionDAG::getRoot</a></div><div class="ttdeci">const SDValue &amp; getRoot() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00330">SelectionDAG.h:330</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca8b47a8ee77722fc97c03998cba414102"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca8b47a8ee77722fc97c03998cba414102">llvm::AMDGPUISD::SMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00224">AMDGPUISelLowering.h:224</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a2d7f1a3a0275c158d50b6b512726eb35"><div class="ttname"><a href="SIISelLowering_8cpp.html#a2d7f1a3a0275c158d50b6b512726eb35">buildSMovImm32</a></div><div class="ttdeci">static SDValue buildSMovImm32(SelectionDAG &amp;DAG, SDLoc DL, uint64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01975">SIISelLowering.cpp:1975</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28">llvm::ISD::UREM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00186">ISDOpcodes.h:186</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117a9cffb654bf9f71e391c8b41ae81cacdc"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117a9cffb654bf9f71e391c8b41ae81cacdc">SIInstrFlags::N_NORMAL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00067">SIDefines.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a120d548151541463831d22519eb9b82fac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82fac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdoc">The memory access is invariant. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00110">MachineMemOperand.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a823f64d5695b8da6f9b418bd4dc55176"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">llvm::AMDGPU::RSRC_TID_ENABLE</a></div><div class="ttdeci">const uint64_t RSRC_TID_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00333">SIInstrInfo.h:333</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a59bfa5fcbc64c63e3ce966e23b2e263a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00938">SIInstrInfo.cpp:938</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ac267a86695d58fe541ef96f8c60c1b0f"><div class="ttname"><a href="structllvm_1_1EVT.html#ac267a86695d58fe541ef96f8c60c1b0f">llvm::EVT::bitsGT</a></div><div class="ttdeci">bool bitsGT(EVT VT) const </div><div class="ttdoc">bitsGT - Return true if this has more bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00178">ValueTypes.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca06bc04de1c711c13b854c306c6009217"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca06bc04de1c711c13b854c306c6009217">llvm::AMDGPUISD::UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00228">AMDGPUISelLowering.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_abb381519d34dcb9ccf673bf7689d0721"><div class="ttname"><a href="classllvm_1_1DataLayout.html#abb381519d34dcb9ccf673bf7689d0721">llvm::DataLayout::getABITypeAlignment</a></div><div class="ttdeci">unsigned getABITypeAlignment(Type *Ty) const </div><div class="ttdoc">Returns the minimum ABI-required alignment for the specified type. </div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00706">DataLayout.cpp:706</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00031">GlobalValue.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a38276f452a68339a3d3e0db3d1531d54"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">llvm::TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">virtual MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *MBB) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8cpp_source.html#l00319">SelectionDAGISel.cpp:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cae964dd93e7a7fdbbe3e2ded767b6743e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae964dd93e7a7fdbbe3e2ded767b6743e">llvm::AMDGPUISD::FMAX3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00229">AMDGPUISelLowering.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00192">CallingConvLower.h:192</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">llvm::ISD::ZEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00752">ISDOpcodes.h:752</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01137">MachineInstr.h:1137</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a20b0b5414a4dd881928056598bef7de1"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a20b0b5414a4dd881928056598bef7de1">llvm::SITargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(EVT VT) const override</div><div class="ttdoc">Return the preferred vector type legalization action. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00360">SIISelLowering.cpp:360</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862">llvm::ISD::SETOEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00775">ISDOpcodes.h:775</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_aa064e9a6c18f65dbc62544b275a0878d"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#aa064e9a6c18f65dbc62544b275a0878d">llvm::ConstantFPSDNode::isInfinity</a></div><div class="ttdeci">bool isInfinity() const </div><div class="ttdoc">isInfinity - Return true if the value is an infinity </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01422">SelectionDAGNodes.h:1422</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_aec02d46854c76f20a6da7002e390f612"><div class="ttname"><a href="classllvm_1_1APFloat.html#aec02d46854c76f20a6da7002e390f612">llvm::APFloat::isNegative</a></div><div class="ttdeci">bool isNegative() const </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00401">APFloat.h:401</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00305">ISDOpcodes.h:305</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">llvm::ISD::EXTRACT_VECTOR_ELT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00261">ISDOpcodes.h:261</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_ad8f27f0b94a56abcd296b8461737a3af"><div class="ttname"><a href="classllvm_1_1Type.html#ad8f27f0b94a56abcd296b8461737a3af">llvm::Type::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const </div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00212">Type.cpp:212</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ae8c041f67463ea67d6c43867729b82cb"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ae8c041f67463ea67d6c43867729b82cb">llvm::SelectionDAG::UpdateNodeOperands</a></div><div class="ttdeci">SDNode * UpdateNodeOperands(SDNode *N, SDValue Op)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l05265">SelectionDAG.cpp:5265</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac9cb16fba33f80287f90d7838c5c1a6a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac9cb16fba33f80287f90d7838c5c1a6a">llvm::SIMachineFunctionInfo::PSInputAddr</a></div><div class="ttdeci">unsigned PSInputAddr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00049">SIMachineFunctionInfo.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00173">SelectionDAG.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca4d3421b2a779f5f0c5970c8f5f550c76"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca4d3421b2a779f5f0c5970c8f5f550c76">llvm::AMDGPUISD::COS_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00221">AMDGPUISelLowering.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00882">SmallVector.h:882</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00050">MachineValueType.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00031">CallingConvLower.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">llvm::ISD::BRCOND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00532">ISDOpcodes.h:532</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02019">SelectionDAGNodes.h:2019</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_ae3cb6fbf8c8cb79e10ac61bd98c85211"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#ae3cb6fbf8c8cb79e10ac61bd98c85211">llvm::MemSDNode::getChain</a></div><div class="ttdeci">const SDValue &amp; getChain() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01156">SelectionDAGNodes.h:1156</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_afbf8696ed38828a57f76efd7b4deeef0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afbf8696ed38828a57f76efd7b4deeef0">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">bool isMIMG(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00199">SIInstrInfo.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994">llvm::ISD::BSWAP</a></div><div class="ttdoc">Byte Swap and Counting operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00319">ISDOpcodes.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_afacdb603af4837437f4e9f7d8fa4f87c"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#afacdb603af4837437f4e9f7d8fa4f87c">llvm::SelectionDAG::getTargetConstant</a></div><div class="ttdeci">SDValue getTargetConstant(uint64_t Val, EVT VT, bool isOpaque=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00434">SelectionDAG.h:434</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a89e2b5e3fb867b4040f893c6ae3d2132"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a89e2b5e3fb867b4040f893c6ae3d2132">llvm::MemSDNode::getMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMemOperand() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01137">SelectionDAGNodes.h:1137</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html"><div class="ttname"><a href="classllvm_1_1MemSDNode.html">llvm::MemSDNode</a></div><div class="ttdoc">Abstact virtual class for operations for memory operations. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01076">SelectionDAGNodes.h:1076</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a45a48d062f837a659d75b42edf44075b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">llvm::AMDGPUTargetLowering::LowerSTORE</a></div><div class="ttdeci">SDValue LowerSTORE(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01480">AMDGPUISelLowering.cpp:1480</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00867">SelectionDAGNodes.h:867</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ae91eee8c3f7ef91e353b1f5aea6f73f4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ae91eee8c3f7ef91e353b1f5aea6f73f4">llvm::SelectionDAG::ExtractVectorElements</a></div><div class="ttdeci">void ExtractVectorElements(SDValue Op, SmallVectorImpl&lt; SDValue &gt; &amp;Args, unsigned Start=0, unsigned Count=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06661">SelectionDAG.cpp:6661</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">llvm::SIRegisterInfo::SCRATCH_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00097">SIRegisterInfo.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2856b7fb24e0784cfc29ddfd5be74d1baba91ac521e4f01f57413216273fd7b7f"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1baba91ac521e4f01f57413216273fd7b7f">llvm::TargetLoweringBase::Promote</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00088">TargetLowering.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00040">MachineValueType.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00344">SelectionDAGNodes.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acd9afaf24f3a59010e6da0eacb0d9e55"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">llvm::SIMachineFunctionInfo::NumUserSGPRs</a></div><div class="ttdeci">unsigned NumUserSGPRs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00050">SIMachineFunctionInfo.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a5036ef64efbdfc6cac297d444bd312a4"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a5036ef64efbdfc6cac297d444bd312a4">llvm::SITargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *BB) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00600">SIISelLowering.cpp:600</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f">llvm::AMDGPUISD::CVT_F32_UBYTE0</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00271">AMDGPUISelLowering.h:271</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a36d3f1f9ae335b43c09bf8805c25e192"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a></div><div class="ttdeci">static cl::opt&lt; AlignMode &gt; Align(cl::desc(&quot;Load/store alignment support&quot;), cl::Hidden, cl::init(NoStrictAlign), cl::values(clEnumValN(StrictAlign,&quot;aarch64-strict-align&quot;,&quot;Disallow all unaligned memory accesses&quot;), clEnumValN(NoStrictAlign,&quot;aarch64-no-strict-align&quot;,&quot;Allow unaligned memory accesses&quot;), clEnumValEnd))</div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a0c840cbed46013638165d6d33014c20d"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a0c840cbed46013638165d6d33014c20d">llvm::Intrinsic::r600_read_local_size_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03121">Intrinsics.h:3121</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00045">AMDGPUSubtarget.h:45</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_a9e5bad1ec4acdb0394debe7977ffa338"><div class="ttname"><a href="SIISelLowering_8cpp.html#a9e5bad1ec4acdb0394debe7977ffa338">findUser</a></div><div class="ttdeci">static SDNode * findUser(SDValue Value, unsigned Opcode)</div><div class="ttdoc">Helper function for LowerBRCOND. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00703">SIISelLowering.cpp:703</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a45a5b44f3ec51b4f8ef28abc05a8377b"><div class="ttname"><a href="classllvm_1_1MVT.html#a45a5b44f3ec51b4f8ef28abc05a8377b">llvm::MVT::integer_valuetypes</a></div><div class="ttdeci">static mvt_range integer_valuetypes()</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00609">MachineValueType.h:609</a></div></div>
<div class="ttc" id="SIISelLowering_8cpp_html_abd2f4fd52f034a84cc1a2323cf8ec002"><div class="ttname"><a href="SIISelLowering_8cpp.html#abd2f4fd52f034a84cc1a2323cf8ec002">isVSrc</a></div><div class="ttdeci">static bool isVSrc(unsigned RegClass)</div><div class="ttdoc">Test if RegClass is one of the VSrc classes. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01697">SIISelLowering.cpp:1697</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00076">TargetRegistry.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a753a20275871056d766d24354dfbc058"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a753a20275871056d766d24354dfbc058">llvm::TargetLoweringBase::computeRegisterProperties</a></div><div class="ttdeci">void computeRegisterProperties()</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01044">TargetLoweringBase.cpp:1044</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ac5b8a93509a1eae23d904a596ac6663c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ac5b8a93509a1eae23d904a596ac6663c">llvm::Intrinsic::AMDGPU_read_workdim</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00065">Intrinsics.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00460">MipsDisassembler.cpp:460</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a63ab9c79f61d0f159dd0a53e6863c3c4"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a63ab9c79f61d0f159dd0a53e6863c3c4">llvm::Intrinsic::r600_read_local_size_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03122">Intrinsics.h:3122</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">llvm::ISD::ATOMIC_LOAD_NAND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00677">ISDOpcodes.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aafd52d574f92cc47671a38d95bca9988">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00043">AMDGPUSubtarget.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">llvm::ISD::SELECT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00326">ISDOpcodes.h:326</a></div></div>
<div class="ttc" id="AMDGPUIntrinsicInfo_8h_html"><div class="ttname"><a href="AMDGPUIntrinsicInfo_8h.html">AMDGPUIntrinsicInfo.h</a></div><div class="ttdoc">Interface for the AMDGPU Implementation of the Intrinsic Info class. </div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_ae52ea754f0f064b6440e99103abea366"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#ae52ea754f0f064b6440e99103abea366">llvm::ConstantSDNode::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01389">SelectionDAGNodes.h:1389</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a71b07ff24aaa94d58e0e7c35551728d5"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">llvm::TargetLoweringBase::getRegClassFor</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClassFor(MVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00354">TargetLowering.h:354</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aef02f2c1bd12936a80611b134b24a47d"><div class="ttname"><a href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">llvm::SDNode::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00548">SelectionDAGNodes.h:548</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a87d520582d3acecf3e73ff1ca9de0eba"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a87d520582d3acecf3e73ff1ca9de0eba">llvm::AMDGPUSubtarget::isAmdHsaOS</a></div><div class="ttdeci">bool isAmdHsaOS() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00231">AMDGPUSubtarget.h:231</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_aa11980df05e2c6dbe054fd2eb0ffe117aaeb724e1736cbf55a59585bbb36d92cf"><div class="ttname"><a href="namespaceSIInstrFlags.html#aa11980df05e2c6dbe054fd2eb0ffe117aaeb724e1736cbf55a59585bbb36d92cf">SIInstrFlags::S_NAN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00064">SIDefines.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a5b5b7a20dd6b367935d4f44744ab6e08"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5b5b7a20dd6b367935d4f44744ab6e08">llvm::CCValAssign::isMemLoc</a></div><div class="ttdeci">bool isMemLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00143">CallingConvLower.h:143</a></div></div>
<div class="ttc" id="namespacellvm_html_a3ef25ef75dac918e4dc006b078c49b3e"><div class="ttname"><a href="namespacellvm.html#a3ef25ef75dac918e4dc006b078c49b3e">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_ATTRIBUTE_UNUSED_RESULT std::enable_if&lt; !is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00285">Casting.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af5d5ed0a2c2186ec77b8dd9c38474d3e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">llvm::SelectionDAG::getNode</a></div><div class="ttdeci">SDValue getNode(unsigned Opcode, SDLoc DL, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l02642">SelectionDAG.cpp:2642</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3fe736d42d7af89c0b47c4c7b4b7f216"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3fe736d42d7af89c0b47c4c7b4b7f216">llvm::AMDGPUTargetLowering::getEquivalentLoadRegType</a></div><div class="ttdeci">static EVT getEquivalentLoadRegType(LLVMContext &amp;Context, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00097">AMDGPUISelLowering.cpp:97</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489ad90d5742fc1499c31c72fb2aae66b306"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdoc">Address space for private memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00109">AMDGPU.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a7c4e7b08d36d67f99b23f92caf81b71c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a7c4e7b08d36d67f99b23f92caf81b71c">llvm::TargetLoweringBase::getPreferredVectorAction</a></div><div class="ttdeci">virtual TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(EVT VT) const </div><div class="ttdoc">Return the preferred vector type legalization action. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00193">TargetLowering.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a96433cf30990bb7fd95e0ae9fd0d9868"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a96433cf30990bb7fd95e0ae9fd0d9868">llvm::SITargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS, unsigned Align, bool *IsFast) const override</div><div class="ttdoc">Determine if the target supports unaligned memory accesses. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00305">SIISelLowering.cpp:305</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_a3c7175d3118db655758ddf7b66dfb03dab53c716337bbeea9ba39b5fa32d60303"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#a3c7175d3118db655758ddf7b66dfb03dab53c716337bbeea9ba39b5fa32d60303">llvm::HexagonISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00047">HexagonISelLowering.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a46ceedee591f92727b85641794a96061"><div class="ttname"><a href="classllvm_1_1APInt.html#a46ceedee591f92727b85641794a96061">llvm::APInt::getBitsSet</a></div><div class="ttdeci">static APInt getBitsSet(unsigned numBits, unsigned loBit, unsigned hiBit)</div><div class="ttdoc">Get a value with a block of bits set. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00494">APInt.h:494</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a115ffe6d615735fbe8b1bf31877565ba"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">llvm::TargetLoweringBase::AddrMode::BaseOffs</a></div><div class="ttdeci">int64_t BaseOffs</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01390">TargetLowering.h:1390</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a53c2e00cc689d88fc693ac5c3a0b7533"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">llvm::MemSDNode::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const </div><div class="ttdoc">getAddressSpace - Return the address space for the associated pointer </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01144">SelectionDAGNodes.h:1144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00032">MachineRegisterInfo.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a519c631a1eee03f772cedaecd57241f6"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">llvm::SIRegisterInfo::getPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPhysRegClass(unsigned Reg) const </div><div class="ttdoc">Return the &#39;base&#39; register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00308">SIRegisterInfo.cpp:308</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90af741a2c34ae1cad1a944da30307f12cc"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90af741a2c34ae1cad1a944da30307f12cc">llvm::Intrinsic::r600_read_ngroups_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03123">Intrinsics.h:3123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cadc97b8e5166b4d4370009a552c0f1f73"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadc97b8e5166b4d4370009a552c0f1f73">llvm::AMDGPUISD::SIN_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00222">AMDGPUISelLowering.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00028">SIMachineFunctionInfo.h:28</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122a366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00067">MipsISelLowering.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">llvm::ISD::AND</a></div><div class="ttdoc">Bitwise operators - logical and, logical or, logical xor. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00305">ISDOpcodes.h:305</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae4cb676e77b9f238058c70faa609a5d7"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae4cb676e77b9f238058c70faa609a5d7">llvm::SDNode::hasAnyUseOfValue</a></div><div class="ttdeci">bool hasAnyUseOfValue(unsigned Value) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06348">SelectionDAG.cpp:6348</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00181">MachineFunction.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ab2bd49017368e0acd5cf8711c1110843"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab2bd49017368e0acd5cf8711c1110843">llvm::AMDGPUMachineFunction::ABIArgOffset</a></div><div class="ttdeci">unsigned ABIArgOffset</div><div class="ttdoc">Start of implicit kernel args. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00034">AMDGPUMachineFunction.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00044">AMDGPUSubtarget.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca01f585d42b281ec01d7387072aab9612"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca01f585d42b281ec01d7387072aab9612">llvm::AMDGPUISD::LOAD_CONSTANT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00288">AMDGPUISelLowering.h:288</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00065">MCInstrDesc.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00350">SIInstrInfo.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5794295c069a603481612709cd0ca2f6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">llvm::SIInstrInfo::legalizeOperands</a></div><div class="ttdeci">void legalizeOperands(MachineInstr *MI) const </div><div class="ttdoc">Legalize all operands in this instruction. This function may create new instruction and insert them b...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01497">SIInstrInfo.cpp:1497</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">llvm::ISD::SIGN_EXTEND_INREG</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00385">ISDOpcodes.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a4382eff77503ec9508f49c2041de1856"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a4382eff77503ec9508f49c2041de1856">llvm::SITargetLowering::LowerFormalArguments</a></div><div class="ttdeci">SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SDLoc DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00402">SIISelLowering.cpp:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca59f8027238733039fa2c66e494a8f02a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca59f8027238733039fa2c66e494a8f02a">llvm::AMDGPUISD::SAMPLEB</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00266">AMDGPUISelLowering.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca6bf36266eccc139178a6078daefaf934"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6bf36266eccc139178a6078daefaf934">llvm::AMDGPUISD::RSQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00244">AMDGPUISelLowering.h:244</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">llvm::ISD::LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00502">ISDOpcodes.h:502</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00088">Target/TargetMachine.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a307e5150c6c85f43348d2b09a69d7591"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a307e5150c6c85f43348d2b09a69d7591">llvm::SelectionDAG::ReplaceAllUsesWith</a></div><div class="ttdeci">void ReplaceAllUsesWith(SDValue From, SDValue Op)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l05859">SelectionDAG.cpp:5859</a></div></div>
<div class="ttc" id="classllvm_1_1FrameIndexSDNode_html"><div class="ttname"><a href="classllvm_1_1FrameIndexSDNode.html">llvm::FrameIndexSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01476">SelectionDAGNodes.h:1476</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1Function_html_adf66d58e85fb4e46e9c1ae55186a6930"><div class="ttname"><a href="classllvm_1_1Function.html#adf66d58e85fb4e46e9c1ae55186a6930">llvm::Function::getFunctionType</a></div><div class="ttdeci">FunctionType * getFunctionType() const </div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00218">Function.cpp:218</a></div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04018">NVPTXISelLowering.cpp:4018</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a732a94069b5602827f4868d5ea300105"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a732a94069b5602827f4868d5ea300105">llvm::SIMachineFunctionInfo::ScratchOffsetReg</a></div><div class="ttdeci">unsigned ScratchOffsetReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00053">SIMachineFunctionInfo.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">llvm::ISD::ATOMIC_LOAD_XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00676">ISDOpcodes.h:676</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_afe8c553ab3418eec718860c098c6e080"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">llvm::SelectionDAG::getMachineNode</a></div><div class="ttdeci">MachineSDNode * getMachineNode(unsigned Opcode, SDLoc dl, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l05611">SelectionDAG.cpp:5611</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">llvm::ISD::AssertZext</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00057">ISDOpcodes.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">llvm::Sched::RegPressure</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00070">TargetLowering.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca9b846c126ddfbe57601a050653a45bd3">llvm::MVT::v4i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00075">MachineValueType.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00161">ISDOpcodes.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a7d2ad4aa4277eb4e1138ff9791c8fbb7"><div class="ttname"><a href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00918">SelectionDAGNodes.h:918</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af025350da8a1eb5638b5d8ea21d07a00"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">llvm::AMDGPUTargetLowering::getOriginalFunctionArgs</a></div><div class="ttdeci">void getOriginalFunctionArgs(SelectionDAG &amp;DAG, const Function *F, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SmallVectorImpl&lt; ISD::InputArg &gt; &amp;OrigIns) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02421">AMDGPUISelLowering.cpp:2421</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">llvm::ISD::CONCAT_VECTORS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00267">ISDOpcodes.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a78990d91dd364f8bb9e7008d85fd73b8"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a78990d91dd364f8bb9e7008d85fd73b8">llvm::SelectionDAG::getSelect</a></div><div class="ttdeci">SDValue getSelect(SDLoc DL, EVT VT, SDValue Cond, SDValue LHS, SDValue RHS)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00731">SelectionDAG.h:731</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">llvm::ISD::FRINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00492">ISDOpcodes.h:492</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02154">TargetLowering.h:2154</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">llvm::ISD::FFLOOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00492">ISDOpcodes.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a675af33e5d3c5cd4b6a2eca41120adf4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a675af33e5d3c5cd4b6a2eca41120adf4">llvm::SelectionDAG::getConstant</a></div><div class="ttdeci">SDValue getConstant(uint64_t Val, EVT VT, bool isTarget=false, bool isOpaque=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01075">SelectionDAG.cpp:1075</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a50897766f7dd003842cf100889015760"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a50897766f7dd003842cf100889015760">llvm::Intrinsic::r600_read_tidig_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l03129">Intrinsics.h:3129</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_a27823260c8966d6aa13c133689efe757"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#a27823260c8966d6aa13c133689efe757">llvm::ISD::InputArg::Used</a></div><div class="ttdeci">bool Used</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00133">TargetCallingConv.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a88a8b01d4dbc2ebd81244d1eb459b193a40cd81ebfaf97cef327ad65d37b816da"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193a40cd81ebfaf97cef327ad65d37b816da">llvm::TargetLoweringBase::TypeSplitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00102">TargetLowering.h:102</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ac6f053514ba29bdf3b7f051f643dabe5"><div class="ttname"><a href="structllvm_1_1EVT.html#ac6f053514ba29bdf3b7f051f643dabe5">llvm::EVT::isSimple</a></div><div class="ttdeci">bool isSimple() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00095">ValueTypes.h:95</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_ad5bcf60a91acbd843f0fa6351affc537"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#ad5bcf60a91acbd843f0fa6351affc537">llvm::ISD::InputArg::OrigArgIndex</a></div><div class="ttdeci">unsigned OrigArgIndex</div><div class="ttdoc">Index original Function&#39;s argument. </div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00136">TargetCallingConv.h:136</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00349">SIInstrInfo.h:349</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_af2a24aed2ba5d4f9c8db9904df6fa635"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">llvm::TargetLoweringBase::setSchedulingPreference</a></div><div class="ttdeci">void setSchedulingPreference(Sched::Preference Pref)</div><div class="ttdoc">Specify the target scheduling preference. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01118">TargetLowering.h:1118</a></div></div>
<div class="ttc" id="classllvm_1_1SuperClass_html"><div class="ttname"><a href="classllvm_1_1SuperClass.html">SuperClass</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a70d70d915a2b3bb0b4d1b0d0a456d0a2"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a70d70d915a2b3bb0b4d1b0d0a456d0a2">llvm::SelectionDAG::getTargetExtractSubreg</a></div><div class="ttdeci">SDValue getTargetExtractSubreg(int SRIdx, SDLoc DL, EVT VT, SDValue Operand)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l05770">SelectionDAG.cpp:5770</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7ca884cb7fa9f25c9231c3b0a7a25e96bb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca884cb7fa9f25c9231c3b0a7a25e96bb9">llvm::AMDGPUISD::CVT_F32_UBYTE1</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00272">AMDGPUISelLowering.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ab51af7a89499bd584c1a117aeb017b68"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab51af7a89499bd584c1a117aeb017b68">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00066">TargetSubtargetInfo.h:66</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a25c5036ad8186057b206a6be57ce383d"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a25c5036ad8186057b206a6be57ce383d">llvm::ISD::ArgFlagsTy::setSplit</a></div><div class="ttdeci">void setSplit()</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00103">TargetCallingConv.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00068">Value.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca467ea454a5aeb9501d4b6b1fa1baa250"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca467ea454a5aeb9501d4b6b1fa1baa250">llvm::MVT::v2i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00067">MachineValueType.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab8ba6b05ad4fa7517f2e23b26f84ae1b"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">llvm::SelectionDAG::getValueType</a></div><div class="ttdeci">SDValue getValueType(EVT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01398">SelectionDAG.cpp:1398</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00152">MCInstrDesc.h:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">llvm::SI::KernelInputOffsets::NGROUPS_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00342">SIInstrInfo.h:342</a></div></div>
<div class="ttc" id="namespacellvm_html_ad9b2b34494b2799c36a06ba60133bc11"><div class="ttname"><a href="namespacellvm.html#ad9b2b34494b2799c36a06ba60133bc11">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00306">MathExtras.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_add858dea12a66cd2e07e21e611739fb0"><div class="ttname"><a href="classllvm_1_1APFloat.html#add858dea12a66cd2e07e21e611739fb0">llvm::APFloat::isInfinity</a></div><div class="ttdeci">bool isInfinity() const </div><div class="ttdoc">IEEE-754R isInfinite(): Returns true if and only if the float is infinity. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00423">APFloat.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00170">MachineInstrBuilder.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a848b46af8fabd1ab34b28adbc3665609"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a848b46af8fabd1ab34b28adbc3665609">llvm::SelectionDAG::getTargetLoweringInfo</a></div><div class="ttdeci">const TargetLowering &amp; getTargetLoweringInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00285">SelectionDAG.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a9930ac25c4e4a7ff566e6301bade01e7"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">llvm::SITargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01510">SIISelLowering.cpp:1510</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdoc">Address space for constant memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00111">AMDGPU.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac630ccda26fea2f45afa3fb89bc1a8f4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">llvm::SelectionDAG::ReplaceAllUsesOfValueWith</a></div><div class="ttdeci">void ReplaceAllUsesOfValueWith(SDValue From, SDValue To)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l05991">SelectionDAG.cpp:5991</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa1cac5332a31f59e2455eaad0fb11278"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">llvm::AMDGPUTargetLowering::getEquivalentMemType</a></div><div class="ttdeci">static EVT getEquivalentMemType(LLVMContext &amp;Context, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00087">AMDGPUISelLowering.cpp:87</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a5eaf3ad86eb5e62d5c989839bc4903a5"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a5eaf3ad86eb5e62d5c989839bc4903a5">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00080">TargetSubtargetInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00041">MachineRegisterInfo.cpp:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">llvm::ISD::SETCC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00349">ISDOpcodes.h:349</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">llvm::ISD::ATOMIC_LOAD_UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00680">ISDOpcodes.h:680</a></div></div>
<div class="ttc" id="OcamlGCPrinter_8cpp_html_a1bdbcdc4205781eefd549946d40ff378"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#a1bdbcdc4205781eefd549946d40ff378">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;,&quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a2650d530046f9ddfc602dc7383ba0730"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a2650d530046f9ddfc602dc7383ba0730">llvm::SelectionDAG::getSetCC</a></div><div class="ttdeci">SDValue getSetCC(SDLoc DL, EVT VT, SDValue LHS, SDValue RHS, ISD::CondCode Cond)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00718">SelectionDAG.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a7b19fa41486ca39142442dd962c8d3b6"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a7b19fa41486ca39142442dd962c8d3b6">llvm::CCValAssign::getLocMemOffset</a></div><div class="ttdeci">unsigned getLocMemOffset() const </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00148">CallingConvLower.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a3b996ab27663c2ccc235d9e78e417bff"><div class="ttname"><a href="classllvm_1_1MVT.html#a3b996ab27663c2ccc235d9e78e417bff">llvm::MVT::getVectorElementType</a></div><div class="ttdeci">MVT getVectorElementType() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00275">MachineValueType.h:275</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">llvm::ISD::ATOMIC_LOAD_SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00673">ISDOpcodes.h:673</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">llvm::SIRegisterInfo::TGID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00094">SIRegisterInfo.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ad755b1a25cf0c4507d5f615f64471ae9"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">llvm::SelectionDAG::getEntryNode</a></div><div class="ttdeci">SDValue getEntryNode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00334">SelectionDAG.h:334</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1db943abc1bf78a911daeb7b03d81de8">llvm::ISD::ATOMIC_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00650">ISDOpcodes.h:650</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_ae0cd06f86436c7e415f6f9f820d38c61"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ae0cd06f86436c7e415f6f9f820d38c61">llvm::SITargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const AddrMode &amp;AM, Type *Ty) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00273">SIISelLowering.cpp:273</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a10191623ed0f8f85ed8bfe46cc84bf7cae580f8cbe220058dba91ec0d8976727e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae580f8cbe220058dba91ec0d8976727e">llvm::AMDGPUISD::SMIN3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00233">AMDGPUISelLowering.h:233</a></div></div>
<div class="ttc" id="namespaceShaderType_html_ab6101b806f779c705286866cca3c1a7eac66244875fc6d0c2b261866d37f1ab70"><div class="ttname"><a href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eac66244875fc6d0c2b261866d37f1ab70">ShaderType::PIXEL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00094">AMDGPU.h:94</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a">llvm::SIRegisterInfo::TIDIG_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00100">SIRegisterInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00119">SelectionDAGNodes.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00068">MachineInstrBuilder.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">llvm::ISD::FNEG</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00490">ISDOpcodes.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1bad7ff2d7a7c03a214dda559fac717cd99">llvm::TargetLoweringBase::Legal</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00087">TargetLowering.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c47226f266248f4b8c155b83601b109">llvm::ISD::ATOMIC_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00646">ISDOpcodes.h:646</a></div></div>
<div class="ttc" id="namespacellvm_html_a6569d00d31a5d74e563e2f39f82271ab"><div class="ttname"><a href="namespacellvm.html#a6569d00d31a5d74e563e2f39f82271ab">llvm::X</a></div><div class="ttdeci">static RegisterPass&lt; NVPTXAllocaHoisting &gt; X(&quot;alloca-hoisting&quot;,&quot;Hoisting alloca instructions in non-entry &quot;&quot;blocks to the entry block&quot;)</div></div>
<div class="ttc" id="namespacellvm_html_a7a7bd9bd4e9b993241e4bf85f2fb7971"><div class="ttname"><a href="namespacellvm.html#a7a7bd9bd4e9b993241e4bf85f2fb7971">llvm::countTrailingZeros</a></div><div class="ttdeci">std::enable_if&lt; std::numeric_limits&lt; T &gt;::is_integer &amp;&amp;!std::numeric_limits&lt; T &gt;::is_signed, std::size_t &gt;::type countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00048">MathExtras.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a5a494b64d5fe298962bb42fc2ac098f0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">llvm::SITargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Return true if it is beneficial to convert a load of a constant to just the constant itself...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00367">SIISelLowering.cpp:367</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a5b45953b758fdfe88452530f7d8371bc"><div class="ttname"><a href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00204">ValueTypes.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae6cba1d4812f2c20393569c758bb8bf2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae6cba1d4812f2c20393569c758bb8bf2">llvm::AMDGPUTargetLowering::LowerLOAD</a></div><div class="ttdeci">SDValue LowerLOAD(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01413">AMDGPUISelLowering.cpp:1413</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_adae37bfe0731d1eff8b4dccf09b2f0d2"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#adae37bfe0731d1eff8b4dccf09b2f0d2">llvm::SelectionDAG::getMemIntrinsicNode</a></div><div class="ttdeci">SDValue getMemIntrinsicNode(unsigned Opcode, SDLoc dl, SDVTList VTList, ArrayRef&lt; SDValue &gt; Ops, EVT MemVT, MachinePointerInfo PtrInfo, unsigned Align=0, bool Vol=false, bool ReadMem=true, bool WriteMem=true, unsigned Size=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04543">SelectionDAG.cpp:4543</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7ef138746b04be6d07091b9ba49d74da"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00432">SelectionDAGNodes.h:432</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_aeecdb6a29a24d717a83fc1c948e00d98"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#aeecdb6a29a24d717a83fc1c948e00d98">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt</a></div><div class="ttdeci">void CommitTargetLoweringOpt(const TargetLoweringOpt &amp;TLO)</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombiner_8cpp_source.html#l00465">DAGCombiner.cpp:465</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00437">SelectionDAGNodes.h:437</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_aa3093316557c46e058e15f3c8ad3812d"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aa3093316557c46e058e15f3c8ad3812d">llvm::AMDGPUSubtarget::getRegisterInfo</a></div><div class="ttdeci">const AMDGPURegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00087">AMDGPUSubtarget.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">llvm::ISD::GlobalAddress</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a1e9365c991dd55e65e9d5ab5653812e4"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01388">SelectionDAGNodes.h:1388</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aae668edf01c895691c170a07a7a15a6b"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">llvm::SITargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00672">SIISelLowering.cpp:672</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a42bca41d2438197c12b6db2c710a959c"><div class="ttname"><a href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">llvm::EVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00226">ValueTypes.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01883">SelectionDAGNodes.h:1883</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:55:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
