{
    "problem": "5",
    "problem_context": "Read the following statements about memory organization & technology. Circle \u201cTrue\u201d if the statement is true and \u201cFalse\u201d otherwise. Note: we will subtract 2 points for each incorrect answer and award 0 points for each unanswered question.",
    "subproblems": [
        {
            "subproblem": "1",
            "subproblem_question": "A main memory access typically has larger latency than a register file access.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "2",
            "subproblem_question": "SRAM is commonly used as main memory in modern computers.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "3",
            "subproblem_question": "A DRAM cell requires larger power to store data compared to an SRAM cell.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "4",
            "subproblem_question": "Reads are faster than writes in DRAM.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "5",
            "subproblem_question": "Reads are faster than writes in phase change memory.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "6",
            "subproblem_question": "A bitline in a DRAM array connects all DRAM cells in a DRAM row to the row decoder circuitry.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "7",
            "subproblem_question": "Using virtual memory reduces the memory access latency.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "8",
            "subproblem_question": "Phase Change Memory (PCM) is non-volatile.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "9",
            "subproblem_question": "If a hypothetical system is not constrained by chip area, memory cost ($), and energy consumption, PCM would be the best memory technology to use in that system.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "10",
            "subproblem_question": "A program with a streaming memory access pattern leads to very high temporal locality in the last level data cache.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "11",
            "subproblem_question": "In DRAM, accesses to different rows in one bank can be serviced faster compared to accesses to different rows in different banks.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "12",
            "subproblem_question": "TLB is a specialized instruction cache that caches instructions based on branch prediction results.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "13",
            "subproblem_question": "Virtual memory simplifies software design.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "14",
            "subproblem_question": "A page fault happens when the TLB does not contain the entry needed by an instruction.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "15",
            "subproblem_question": "A fully-associative L1 TLB that only stores 4KB virtual-to-physical mappings and has 1024 entries can cover up to 4MB of memory.",
            "subproblem_solution": "1. True 2. False",
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        }
    ],
    "problem_context_figures": []
}