

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Tue Mar 19 12:13:54 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lab42
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |          Modules          |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |        |          |          |     |
    |          & Loops          |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +---------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ matrixmul                |  Timing|  -0.08|       18|  180.000|         -|       19|     -|        no|     -|  6 (7%)|  441 (1%)|  474 (2%)|    -|
    | + matrixmul_Pipeline_Row  |  Timing|  -0.08|       12|  120.000|         -|       12|     -|        no|     -|  6 (7%)|  361 (1%)|  376 (2%)|    -|
    |  o Row                    |      II|   7.30|       10|  100.000|         7|        2|     3|       yes|     -|       -|         -|         -|    -|
    +---------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| a_address0   | out       | 4        |
| a_address1   | out       | 4        |
| a_q0         | in        | 8        |
| a_q1         | in        | 8        |
| b_address0   | out       | 4        |
| b_address1   | out       | 4        |
| b_q0         | in        | 8        |
| b_q1         | in        | 8        |
| res_address0 | out       | 4        |
| res_address1 | out       | 4        |
| res_d0       | out       | 16       |
| res_d1       | out       | 16       |
+--------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| a        | a_address1   | port    | offset   |
| a        | a_ce1        | port    |          |
| a        | a_q1         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| b        | b_address1   | port    | offset   |
| b        | b_ce1        | port    |          |
| b        | b_q1         | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
| res      | res_address1 | port    | offset   |
| res      | res_ce1      | port    |          |
| res      | res_we1      | port    |          |
| res      | res_d1       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+------------+-----+-----------+---------+
| Name                               | DSP | Pragma | Variable   | Op  | Impl      | Latency |
+------------------------------------+-----+--------+------------+-----+-----------+---------+
| + matrixmul                        | 6   |        |            |     |           |         |
|  + matrixmul_Pipeline_Row          | 6   |        |            |     |           |         |
|    add_ln9_fu_234_p2               |     |        | add_ln9    | add | fabric    | 0       |
|    empty_fu_252_p2                 |     |        | empty      | sub | fabric    | 0       |
|    empty_6_fu_279_p2               |     |        | empty_6    | add | fabric    | 0       |
|    empty_7_fu_263_p2               |     |        | empty_7    | add | fabric    | 0       |
|    mul_8s_8s_16_1_1_U2             |     |        | mul_ln16   | mul | auto      | 0       |
|    mac_muladd_8s_8s_16ns_16_4_1_U7 | 1   |        | mul_ln16_1 | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U4  | 1   |        | mul_ln16_2 | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U4  | 1   |        | add_ln16   | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_16ns_16_4_1_U7 | 1   |        | add_ln16_1 | add | dsp_slice | 3       |
|    mul_8s_8s_16_1_1_U3             |     |        | mul_ln16_3 | mul | auto      | 0       |
|    mac_muladd_8s_8s_16ns_16_4_1_U8 | 1   |        | mul_ln16_4 | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U5  | 1   |        | mul_ln16_5 | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U5  | 1   |        | add_ln16_2 | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_16ns_16_4_1_U8 | 1   |        | add_ln16_3 | add | dsp_slice | 3       |
|    mul_8s_8s_16_1_1_U1             |     |        | mul_ln16_6 | mul | auto      | 0       |
|    mac_muladd_8s_8s_16ns_16_4_1_U9 | 1   |        | mul_ln16_7 | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U6  | 1   |        | mul_ln16_8 | mul | dsp_slice | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U6  | 1   |        | add_ln16_4 | add | dsp_slice | 3       |
|    mac_muladd_8s_8s_16ns_16_4_1_U9 | 1   |        | add_ln16_5 | add | dsp_slice | 3       |
+------------------------------------+-----+--------+------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+----------+-------------------------------------------------------+
| Type   | Options  | Location                                              |
+--------+----------+-------------------------------------------------------+
| unroll | factor=4 | ../../../labs/Lab4/Lab4/matrixmul.cpp:15 in matrixmul |
+--------+----------+-------------------------------------------------------+


