
---------- Begin Simulation Statistics ----------
final_tick                                13504011250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    398                       # Simulator instruction rate (inst/s)
host_mem_usage                                8018108                       # Number of bytes of host memory used
host_op_rate                                      407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20735.26                       # Real time elapsed on the host
host_tick_rate                                 476356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8247216                       # Number of instructions simulated
sim_ops                                       8437153                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009877                       # Number of seconds simulated
sim_ticks                                  9877376250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.353961                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385363                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               395837                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                516                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3877                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            401270                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3726                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4330                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              604                       # Number of indirect misses.
system.cpu.branchPred.lookups                  438248                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13630                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          502                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2673530                       # Number of instructions committed
system.cpu.committedOps                       2714772                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.149310                       # CPI: cycles per instruction
system.cpu.discardedOps                          9492                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1491897                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82151                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           728897                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2590545                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317530                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      479                       # number of quiesce instructions executed
system.cpu.numCycles                          8419774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       479                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1875497     69.08%     69.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1496      0.06%     69.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                  90018      3.32%     72.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                747761     27.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2714772                       # Class of committed instruction
system.cpu.quiesceCycles                      7384028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5829229                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          885                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        695072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              219615                       # Transaction distribution
system.membus.trans_dist::ReadResp             224068                       # Transaction distribution
system.membus.trans_dist::WriteReq             128168                       # Transaction distribution
system.membus.trans_dist::WriteResp            128168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          279                       # Transaction distribution
system.membus.trans_dist::WriteClean              109                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4112                       # Transaction distribution
system.membus.trans_dist::ReadExReq               141                       # Transaction distribution
system.membus.trans_dist::ReadExResp              142                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4167                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           286                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       343040                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        343040                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        12299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        12299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       687430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       696956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       686080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       686080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1395335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       266688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       266688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66594                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22287842                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1038646                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000863                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029358                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1037750     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     896      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1038646                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1750999532                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9585125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12046109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1904000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7675730                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1342907455                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           21495750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       442057                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       442057                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4690                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1372160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1372160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1379730                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7370                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10538                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21965098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2344612375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1873839020                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1185481000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       219136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       219136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       123904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       123904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       686080                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       686080                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       421518                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       421518    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       421518                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    987079875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1219584000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7929856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24182784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14024704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23461888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4311040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       438272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2797568                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1645470172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    802830205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2448300377                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    955434294                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1419881520                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2375315813                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2600904466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2222711725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4823616191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       266688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       267840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       266688                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       266688                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4167                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4185                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26999883                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       116630                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27116513                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26999883                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26999883                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26999883                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       116630                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27116513                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14024704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14050944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7929856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7954688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       219136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              219546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          388                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       123904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124292                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1419881520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2656576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1422538096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2514028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    802830205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            805344233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2514028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2222711725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2656576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2227882329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    342853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000339294250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          128                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              395330                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132388                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      219545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124292                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124292                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    187                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7765                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7072052340                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1096790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12830199840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32239.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58489.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       182                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   204626                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115723                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124292                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  194039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    365                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.666352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.557093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.519425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          561      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          577      2.48%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          310      1.33%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          310      1.33%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          362      1.55%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          338      1.45%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          346      1.48%     12.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          435      1.87%     13.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20067     86.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23306                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1713.757812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    727.443433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              5      3.91%      3.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.78%      4.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           43     33.59%     38.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           68     53.12%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            5      3.91%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      3.91%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     971.039062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    825.887799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    229.794204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      5.47%      5.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.91%      9.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     90.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14038912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7954752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14050880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7954688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1421.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       805.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1422.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    805.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9877231875                       # Total gap between requests
system.mem_ctrls.avgGap                      28726.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14012736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7928896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1418669861.847168207169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2650096.476784510538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2617699.209342157003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 802733013.233144760132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       219136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          388                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       123904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12813445070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16754770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9360920250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 171436951625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58472.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40965.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24126083.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1383627.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5293598320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    534240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4050143555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 958                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           479                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9635083.507307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2401312.389647                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          479    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5659750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11968250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             479                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8888806250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4615205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1329157                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1329157                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1329157                       # number of overall hits
system.cpu.icache.overall_hits::total         1329157                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4167                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4167                       # number of overall misses
system.cpu.icache.overall_misses::total          4167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181908125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181908125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181908125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181908125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1333324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1333324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1333324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1333324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003125                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43654.457643                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43654.457643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43654.457643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43654.457643                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4167                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4167                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4167                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4167                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    175593125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    175593125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    175593125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    175593125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003125                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42138.978882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42138.978882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42138.978882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42138.978882                       # average overall mshr miss latency
system.cpu.icache.replacements                   3965                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1329157                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1329157                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4167                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181908125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181908125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1333324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1333324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43654.457643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43654.457643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    175593125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    175593125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42138.978882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42138.978882                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.982645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1466161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3965                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            369.775788                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.982645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.712857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.712857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2670815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2670815                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147845                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147845                       # number of overall hits
system.cpu.dcache.overall_hits::total          147845                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          556                       # number of overall misses
system.cpu.dcache.overall_misses::total           556                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41271000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41271000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148401                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003747                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003747                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003747                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003747                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74228.417266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74228.417266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74228.417266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74228.417266                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.dcache.writebacks::total               279                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4743                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4743                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31009875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31009875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31009875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31009875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10370500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10370500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002877                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002877                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002877                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002877                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72622.658080                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72622.658080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72622.658080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72622.658080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2186.485347                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2186.485347                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    426                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        90917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           90917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22470250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22470250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91229                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91229                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72020.032051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72020.032051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20531875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20531875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10370500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10370500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71789.772727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71789.772727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21650.313152                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21650.313152                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18800750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18800750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        57172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        57172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77052.254098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77052.254098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4264                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4264                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10478000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10478000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74312.056738                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74312.056738                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       343040                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       343040                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3581685500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3581685500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10441.014167                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10441.014167                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        59064                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        59064                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       283976                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       283976                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3453529032                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3453529032                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12161.341212                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12161.341212                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.977895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10138                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.949533                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.977895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3338352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3338352                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13504011250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13504098750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    398                       # Simulator instruction rate (inst/s)
host_mem_usage                                8018108                       # Number of bytes of host memory used
host_op_rate                                      407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20735.42                       # Real time elapsed on the host
host_tick_rate                                 476357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8247225                       # Number of instructions simulated
sim_ops                                       8437168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009877                       # Number of seconds simulated
sim_ticks                                  9877463750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.352492                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385364                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               395844                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                517                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3879                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            401270                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3726                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4330                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              604                       # Number of indirect misses.
system.cpu.branchPred.lookups                  438257                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13632                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          502                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2673539                       # Number of instructions committed
system.cpu.committedOps                       2714787                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.149351                       # CPI: cycles per instruction
system.cpu.discardedOps                          9499                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1491918                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82151                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           728898                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2590639                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317526                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      479                       # number of quiesce instructions executed
system.cpu.numCycles                          8419914                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       479                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1875505     69.08%     69.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1496      0.06%     69.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                  90024      3.32%     72.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                747761     27.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2714787                       # Class of committed instruction
system.cpu.quiesceCycles                      7384028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5829275                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          885                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        695074                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              219615                       # Transaction distribution
system.membus.trans_dist::ReadResp             224069                       # Transaction distribution
system.membus.trans_dist::WriteReq             128168                       # Transaction distribution
system.membus.trans_dist::WriteResp            128168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          280                       # Transaction distribution
system.membus.trans_dist::WriteClean              109                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4112                       # Transaction distribution
system.membus.trans_dist::ReadExReq               141                       # Transaction distribution
system.membus.trans_dist::ReadExResp              142                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4167                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           287                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       343040                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        343040                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        12299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        12299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       687433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       696959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       686080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       686080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1395338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       266688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       266688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22287970                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1038647                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000863                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029358                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1037751     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     896      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1038647                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1751006407                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9585125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12046109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1904000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7681480                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1342907455                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           21495750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       442057                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       442057                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4690                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1372160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1372160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1379730                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7370                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10538                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21965098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2344612375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1873839020                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1185481000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       219136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       219136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       123904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       123904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       686080                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       686080                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21954560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       421518                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       421518    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       421518                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    987079875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1219584000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7929856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24182784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14024704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23461888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4311040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       438272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2797568                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1645455596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    802823093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2448278689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    955425830                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1419868942                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2375294771                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2600881426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2222692035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4823573460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       266688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       267840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       266688                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       266688                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4167                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4185                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26999644                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       116629                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27116273                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26999644                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26999644                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26999644                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       116629                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27116273                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14024704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14051008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7929856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7954752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       219136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              219547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          389                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       123904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124293                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1419868942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2663032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1422531973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2520485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    802823093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            805343578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2520485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2222692035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2663032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2227875552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    342853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000339294250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          128                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              395333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132388                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      219546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124293                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124293                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    187                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7765                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7072052340                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1096795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12830226090                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32239.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58489.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       182                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   204627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115723                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124293                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  194039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    365                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.666352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.557093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.519425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          561      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          577      2.48%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          310      1.33%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          310      1.33%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          362      1.55%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          338      1.45%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          346      1.48%     12.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          435      1.87%     13.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20067     86.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23306                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1713.757812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    727.443433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              5      3.91%      3.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.78%      4.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           43     33.59%     38.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           68     53.12%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            5      3.91%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      3.91%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     971.039062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    825.887799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    229.794204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              7      5.47%      5.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.91%      9.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          116     90.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14038976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7954752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14050944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7954752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1421.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       805.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1422.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    805.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9877489375                       # Total gap between requests
system.mem_ctrls.avgGap                      28727.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14012736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7928896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1418657294.490197420120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2656552.396864022594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2617676.020324549172                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 802725902.183138847351                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       219136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          389                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       123904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12813445070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16781020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9360920250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 171436951625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58472.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40929.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24064062.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1383627.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5293598320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    534240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4050231055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 958                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           479                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9635083.507307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2401312.389647                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          479    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5659750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11968250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             479                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8888893750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4615205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1329169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1329169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1329169                       # number of overall hits
system.cpu.icache.overall_hits::total         1329169                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4167                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4167                       # number of overall misses
system.cpu.icache.overall_misses::total          4167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181908125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181908125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181908125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181908125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1333336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1333336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1333336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1333336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003125                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43654.457643                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43654.457643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43654.457643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43654.457643                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4167                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4167                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4167                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4167                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    175593125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    175593125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    175593125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    175593125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003125                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42138.978882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42138.978882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42138.978882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42138.978882                       # average overall mshr miss latency
system.cpu.icache.replacements                   3965                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1329169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1329169                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4167                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181908125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181908125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1333336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1333336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43654.457643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43654.457643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    175593125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    175593125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42138.978882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42138.978882                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.982680                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2911717                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4334                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            671.831334                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.982680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.712857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.712857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2670839                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2670839                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147850                       # number of overall hits
system.cpu.dcache.overall_hits::total          147850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            557                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          557                       # number of overall misses
system.cpu.dcache.overall_misses::total           557                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41331625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41331625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41331625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41331625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148407                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148407                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003753                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74203.994614                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74203.994614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74203.994614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74203.994614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          280                       # number of writebacks
system.cpu.dcache.writebacks::total               280                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4743                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4743                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31068750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31068750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31068750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31068750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10370500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10370500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002884                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002884                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002884                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72590.537383                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72590.537383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72590.537383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72590.537383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2186.485347                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2186.485347                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    427                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        90922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           90922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22530875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22530875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71983.626198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71983.626198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20590750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20590750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10370500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10370500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71744.773519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71744.773519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21650.313152                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21650.313152                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18800750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18800750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        57172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        57172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77052.254098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77052.254098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4264                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4264                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10478000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10478000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74312.056738                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74312.056738                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       343040                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       343040                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3581685500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3581685500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10441.014167                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10441.014167                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        59064                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        59064                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       283976                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       283976                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3453529032                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3453529032                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12161.341212                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12161.341212                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.977063                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152868                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               941                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.452710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.977063                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3338377                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3338377                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13504098750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
