0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,1719493212,verilog,,C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.srcs/sources_1/new/memory.v,,blk_mem_gen_0,,,,,,,,
C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.srcs/sim_1/new/mem_tb.v,1719494018,verilog,,,,bram_tb,,,,,,,,
C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.srcs/sources_1/new/memory.v,1719413612,verilog,,C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.srcs/sim_1/new/mem_tb.v,,bram,,,,,,,,
