0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/samum/Comp541/Lab2a/Lab2a.sim/sim_4/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sim_4/new/addsub_test.sv,1630270413,systemVerilog,,,,addsub_test,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv,1630258431,systemVerilog,,C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sim_4/new/addsub_test.sv,,fulladder,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/new/add_sub_8bit.sv,1630270197,systemVerilog,,C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/new/adder4bit.sv,,add_sub_8bit,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/new/adder4bit.sv,1630259347,systemVerilog,,C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/new/adder8bit.sv,,adder4bit,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/new/adder8bit.sv,1630262971,systemVerilog,,C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv,,adder8bit,,uvm,,,,,,
