// Seed: 1987848383
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2, id_3;
  module_2();
  initial id_2 <= 1;
  always_ff $display(1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  module_0(
      id_1
  );
  wire id_4;
endmodule
module module_2 ();
  assign id_1 = "";
  wire id_2;
  module_3();
  assign id_2 = id_2;
endmodule
module module_3 ();
  id_1(
      id_2, id_2, 1,, 1
  );
  wire id_3, id_4;
endmodule
