# fsm-yed-vhdl
Script to generate a finite state machine template in VHDL from yEd Graph Editor.
