# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP_Final_Bank_Valeria.srcs/sources_1/new/myCntBiDir.vhd" \
"../../../../TP_Final_Bank_Valeria.srcs/sources_1/new/uart.vhd" \
"../../../../TP_Final_Bank_Valeria.srcs/sources_1/new/uartRx.vhd" \
"../../../../TP_Final_Bank_Valeria.srcs/sources_1/new/uartTx.vhd" \
"../../../../TP_Final_Bank_Valeria.srcs/sim_1/new/uart_tb.vhd" \

# Do not sort compile order
nosort
