===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.7316 seconds

  ----Wall Time----  ----Name----
    4.0519 ( 11.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.3454 (  9.4%)    Parse modules
    0.6700 (  1.9%)    Verify circuit
   18.7501 ( 52.5%)  'firrtl.circuit' Pipeline
    1.4489 (  4.1%)    'firrtl.module' Pipeline
    1.3565 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0924 (  0.3%)      LowerCHIRRTLPass
    0.1232 (  0.3%)    InferWidths
    0.8447 (  2.4%)    InferResets
    0.0602 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0851 (  0.2%)    WireDFT
    0.0877 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7515 (  2.1%)    LowerFIRRTLTypes
    7.7022 ( 21.6%)    'firrtl.module' Pipeline
    0.8255 (  2.3%)      ExpandWhens
    0.0243 (  0.1%)      RemoveInvalid
    6.4058 ( 17.9%)      Canonicalizer
    0.4465 (  1.2%)      InferReadWrite
    0.5825 (  1.6%)    Inliner
    1.1565 (  3.2%)    IMConstProp
    0.0702 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0692 (  0.2%)    BlackBoxReader
    0.0692 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8531 ( 13.6%)    'firrtl.module' Pipeline
    4.8531 ( 13.6%)      Canonicalizer
    0.4562 (  1.3%)    RemoveUnusedPorts
    0.0672 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4345 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.8464 ( 10.8%)  LowerFIRRTLToHW
    0.0690 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.1836 ( 11.7%)  'hw.module' Pipeline
    0.9230 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5894 (  7.2%)    Canonicalizer
    0.6713 (  1.9%)    HWCleanup
    0.8420 (  2.4%)  'hw.module' Pipeline
    0.0806 (  0.2%)    HWLegalizeModules
    0.7613 (  2.1%)    PrettifyVerilog
    3.8439 ( 10.8%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   35.7316 (100.0%)  Total

{
  totalTime: 35.76,
  maxMemory: 741605376
}
