V 51
K 118209874400 fpga
Y 0
D 0 0 1700 1100
Z 1
i 3359
N 3229
J 405 930 8
J 575 930 8
B 1 2
L 395 935 10 0 3 0 1 0 FMMREG[15:0]
N 3234
J 285 910 2
J 210 910 2
S 2 1
L 195 910 10 0 3 0 1 0 VME_FMM_TEST
N 3280
J 285 860 2
J 230 860 1
S 2 1
L 235 860 14 0 3 0 1 0 SOFT_RST
N 3226
J 285 930 8
J 210 930 7
B 2 1
L 210 935 10 0 3 0 1 0 INDATA[15:0]
N 3228
J 250 890 1
J 285 890 2
S 1 2
L 260 890 14 0 3 0 1 0 SCLK
N 3297
J 90 765 1
J 145 765 2
S 1 2
L 100 765 10 0 3 0 1 0 FMMREG11
N 3296
J 145 745 2
J 90 745 1
S 2 1
L 100 745 10 0 3 0 1 0 FMMREG10
N 3299
J 145 725 2
J 90 725 1
S 2 1
L 100 725 10 0 3 0 1 0 FMMREG9
N 3298
J 90 705 1
J 145 705 2
S 1 2
L 100 705 10 0 3 0 1 0 FMMREG8
N 3235
J 130 940 2
J 75 940 1
S 2 1
L 80 940 10 0 3 0 1 0 VME_DEV9
N 3236
J 130 920 2
J 75 920 1
S 2 1
L 80 920 10 0 3 0 1 0 VME_PEN
N 3237
J 75 900 1
J 130 900 2
S 1 2
L 80 900 10 0 3 0 1 0 PCMD_WR
N 3238
J 130 880 2
J 75 880 1
S 2 1
L 80 880 10 0 3 0 1 0 PCMD15
N 3279
J 170 405 2
J 120 405 2
S 2 1
L 120 405 15 0 3 0 1 0 INPUT6
N 3273
J 1320 185 2
J 1225 185 2
S 2 1
L 1215 185 14 0 3 0 1 0 FAKE_L1_INFPGA1
N 3187
J 1145 155 2
J 1075 155 1
S 2 1
L 1085 155 10 0 3 0 1 0 FAKE_L1_SEL13
N 3190
J 1145 175 2
J 1075 175 1
S 2 1
L 1085 175 10 0 3 0 1 0 FAKE_L1_SEL5
N 3189
J 1145 195 2
J 1075 195 1
S 2 1
L 1085 195 10 0 3 0 1 0 FAKE_L1_SEL9
N 3188
J 1145 215 2
J 1075 215 1
S 2 1
L 1085 215 10 0 3 0 1 0 FAKE_L1_SEL1
N 3271
J 1390 185 2
J 1445 185 2
S 1 2
L 1385 185 18 0 3 0 1 0 INPUT7
N 3256
J 595 720 2
J 540 720 1
S 2 1
L 550 720 10 0 3 0 1 0 FMMREG5
N 3257
J 540 700 1
J 595 700 2
S 1 2
L 550 700 10 0 3 0 1 0 FMMREG4
N 3252
J 595 795 2
J 540 795 1
S 2 1
L 550 795 10 0 3 0 1 0 FMMREG9
N 3253
J 540 775 1
J 595 775 2
S 1 2
L 550 775 10 0 3 0 1 0 FMMREG8
N 3250
J 540 835 1
J 595 835 2
S 1 2
L 550 835 10 0 3 0 1 0 FMMREG11
N 3251
J 595 815 2
J 540 815 1
S 2 1
L 550 815 10 0 3 0 1 0 FMMREG10
N 3249
J 540 850 1
J 595 850 2
S 1 2
L 550 850 10 0 3 0 1 0 FMMREG12
N 3222
J 410 975 1
J 465 975 2
S 1 2
L 415 975 10 0 3 0 1 0 VME_PEN
N 3223
J 410 1015 1
J 465 1015 2
S 1 2
L 415 1015 10 0 3 0 1 0 PCMD15
N 3224
J 410 995 1
J 465 995 2
S 1 2
L 415 995 10 0 3 0 1 0 VME_DEV9
N 3225
J 465 955 2
J 410 955 1
S 2 1
L 415 955 12 0 3 0 1 0 LTOVME
N 3195
J 955 110 1
J 1025 110 2
S 1 2
L 965 110 10 0 3 0 1 0 FAKE_L1_SEL6
N 3196
J 955 130 1
J 1025 130 2
S 1 2
L 965 130 10 0 3 0 1 0 FAKE_L1_SEL10
N 3197
J 955 150 1
J 1025 150 2
S 1 2
L 965 150 10 0 3 0 1 0 FAKE_L1_SEL2
N 3198
J 955 90 1
J 1025 90 2
S 1 2
L 965 90 10 0 3 0 1 0 FAKE_L1_SEL14
N 3141
J 1465 350 8
J 1530 350 7
B 1 2
L 1450 355 12 0 3 0 1 0 OUTDATA[15:0]
N 3143
J 1215 350 8
J 1155 350 7
B 2 1
L 1155 355 10 0 3 0 1 0 INDATA[15:0]
N 3144
J 1180 310 1
J 1215 310 2
S 1 2
L 1190 310 14 0 3 0 1 0 SCLK
N 3150
J 1215 280 2
J 1160 280 1
S 2 1
L 1165 280 14 0 3 0 1 0 SOFT_RST
N 3151
J 1060 360 2
J 1005 360 1
S 2 1
L 1010 360 10 0 3 0 1 0 VME_DEV9
N 3152
J 1060 340 2
J 1005 340 1
S 2 1
L 1010 340 10 0 3 0 1 0 VME_PEN
N 3153
J 1005 320 1
J 1060 320 2
S 1 2
L 1010 320 10 0 3 0 1 0 PCMD_WR
N 3155
J 1335 435 2
J 1380 435 3
J 1395 370 2
J 1380 370 3
S 1 2
L 1325 435 12 0 3 0 1 0 VME_PAROUT9-5
S 4 2
S 4 3
N 3156
J 1255 405 2
J 1200 405 1
S 2 1
L 1205 405 12 0 3 0 1 0 LTOVME
N 3157
J 1255 425 2
J 1200 425 1
S 2 1
L 1205 425 10 0 3 0 1 0 VME_PEN
N 3158
J 1255 445 2
J 1200 445 1
S 2 1
L 1205 445 10 0 3 0 1 0 VME_DEV9
N 3118
J 250 215 1
J 285 215 2
S 1 2
L 260 215 14 0 3 0 1 0 SCLK
N 3116
J 285 235 2
J 215 235 1
S 2 1
L 220 235 10 0 3 0 1 0 IN_VME_DATEN
N 3115
J 285 255 8
J 210 255 7
B 2 1
L 210 260 10 0 3 0 1 0 INDATA[15:0]
N 3110
J 210 365 7
J 285 365 8
B 1 2
L 210 370 10 0 3 0 1 0 INDATA[15:0]
N 3111
J 215 345 1
J 285 345 2
S 1 2
L 220 345 10 0 3 0 1 0 IN_VME_DATEN
N 3113
J 285 325 2
J 250 325 1
S 2 1
L 260 325 14 0 3 0 1 0 SCLK
N 3105
J 285 475 8
J 210 475 7
B 2 1
L 210 480 10 0 3 0 1 0 INDATA[15:0]
N 3106
J 285 455 2
J 215 455 1
S 2 1
L 220 455 10 0 3 0 1 0 IN_VME_DATEN
N 3108
J 250 435 1
J 285 435 2
S 1 2
L 260 435 14 0 3 0 1 0 SCLK
N 3101
J 215 565 1
J 285 565 2
S 1 2
L 220 565 10 0 3 0 1 0 IN_VME_DATEN
N 3103
J 285 545 2
J 250 545 1
S 2 1
L 260 545 14 0 3 0 1 0 SCLK
N 3091
J 250 105 1
J 285 105 2
S 1 2
L 260 105 14 0 3 0 1 0 SCLK
I 3084 virtex:BUFE16 1 615 135 0 1 '
C 3085 2 1 0
C 3079 2 2 0
C 3081 3 4 0
N 3085
J 750 145 7
J 685 145 8
B 2 1
L 670 150 12 0 3 0 1 0 OUTDATA[15:0]
N 3071
J 500 330 2
J 445 330 1
S 2 1
L 450 330 10 0 3 0 1 0 VME_DEV8
N 3072
J 615 275 2
J 600 275 3
J 600 320 3
J 580 320 2
S 2 1
S 2 3
S 4 3
L 570 320 12 0 3 0 1 0 VME_PAROUT8-6
N 3073
J 445 290 1
J 500 290 2
S 1 2
L 450 290 12 0 3 0 1 0 LTOVME
I 3074 virtex2p:AND4 1 500 270 0 1 '
C 3073 2 5 0
C 3078 1 4 0
C 3071 1 3 0
C 3077 1 1 0
C 3072 4 6 0
I 3075 virtex:BUFE16 1 615 245 0 1 '
C 3072 1 4 0
C 3070 2 2 0
C 3076 1 1 0
N 3076
J 685 255 8
J 750 255 7
B 1 2
L 670 260 12 0 3 0 1 0 OUTDATA[15:0]
N 3077
J 500 350 2
J 445 350 1
S 2 1
L 450 350 10 0 3 0 1 0 PCMD6
N 3078
J 500 310 2
J 445 310 1
S 2 1
L 450 310 10 0 3 0 1 0 VME_PEN
N 3067
J 1340 655 1
J 1465 655 2
S 1 2
L 1345 655 14 0 3 0 1 0 GBE_PRSCL_SEL2
N 3066
J 1465 630 2
J 1340 630 1
S 2 1
L 1345 630 14 0 3 0 1 0 GBE_PRSCL_SEL1
N 3065
J 1180 550 2
J 1305 550 1
S 1 2
L 1165 550 14 0 3 0 1 0 GBE_PRSCL_SEL1
N 3064
J 1660 550 1
J 1535 550 2
S 2 1
L 1520 550 14 0 3 0 1 0 GBE_PRSCL_SEL2
N 3059
J 1340 680 2
J 1465 680 2
S 1 2
L 1325 680 14 0 3 0 1 0 GBE_KILL_SLINK_WAIT
N 3060
J 1260 710 2
J 1155 710 1
S 2 1
L 1165 710 10 0 3 0 1 0 DDU_WE_SEL3
N 3061
J 1260 670 2
J 1155 670 1
S 2 1
L 1165 670 10 0 3 0 1 0 DDU_WE_SEL7
N 3062
J 1260 650 2
J 1155 650 1
S 2 1
L 1165 650 10 0 3 0 1 0 DDU_WE_SEL15
N 3063
J 1260 690 2
J 1155 690 1
S 2 1
L 1165 690 10 0 3 0 1 0 DDU_WE_SEL11
N 3055
J 995 540 1
J 1100 540 2
S 1 2
L 1005 540 10 0 3 0 1 0 DDU_WE_SEL5
N 3056
J 995 520 1
J 1100 520 2
S 1 2
L 1005 520 10 0 3 0 1 0 DDU_WE_SEL13
N 3057
J 995 560 1
J 1100 560 2
S 1 2
L 1005 560 10 0 3 0 1 0 DDU_WE_SEL9
N 3048
J 1455 580 2
J 1350 580 1
S 2 1
L 1360 580 10 0 3 0 1 0 DDU_WE_SEL2
N 3049
J 1455 540 2
J 1350 540 1
S 2 1
L 1360 540 10 0 3 0 1 0 DDU_WE_SEL6
N 3050
J 1455 520 2
J 1350 520 1
S 2 1
L 1360 520 10 0 3 0 1 0 DDU_WE_SEL14
N 3051
J 1455 560 2
J 1350 560 1
S 2 1
L 1360 560 10 0 3 0 1 0 DDU_WE_SEL10
I 3016 virtex:OPAD 1 1575 620 0 1 '
C 3018 1 1 0
I 3017 virtex2p:OBUF 1 1465 620 0 1 '
A 1505 625 5 0 3 3 IOSTANDARD=LVCMOS33
C 3018 2 1 0
C 3066 1 2 0
N 3018
J 1575 630 2
J 1535 630 2
S 2 1
L 1530 630 18 0 3 0 1 0 VME2
I 3013 virtex:OPAD 1 1575 645 0 1 '
C 3015 2 1 0
I 3014 virtex2p:OBUF 1 1465 645 0 1 '
A 1505 650 5 0 3 3 IOSTANDARD=LVCMOS33
C 3067 2 2 0
C 3015 1 1 0
N 3015
J 1535 655 2
J 1575 655 2
S 1 2
L 1530 655 18 0 3 0 1 0 VME3
N 3011
J 1575 680 2
J 1535 680 2
S 2 1
L 1530 680 18 0 3 0 1 0 VME4
I 3010 virtex2p:OBUF 1 1465 670 0 1 '
A 1505 675 5 0 3 3 IOSTANDARD=LVCMOS33
C 3011 2 1 0
C 3059 2 2 0
I 3012 virtex:OPAD 1 1575 670 0 1 '
C 3011 1 1 0
N 3003
J 1205 1075 1
J 1260 1075 2
S 1 2
L 1210 1075 10 0 3 0 1 0 PCMD0
N 3005
J 1205 1055 1
J 1260 1055 2
S 1 2
L 1210 1055 10 0 3 0 1 0 VME_DEV9
N 3004
J 1205 1035 1
J 1260 1035 2
S 1 2
L 1210 1035 10 0 3 0 1 0 VME_PEN
N 3006
J 1205 1015 1
J 1260 1015 2
S 1 2
L 1210 1015 12 0 3 0 1 0 LTOVME
N 2999
J 1340 1045 2
J 1385 1045 3
J 1400 980 2
J 1385 980 3
S 1 2
L 1330 1045 12 0 3 0 1 0 VME_PAROUT9-0
S 4 2
S 4 3
N 2986
J 1010 910 1
J 1065 910 2
S 1 2
L 1015 910 10 0 3 0 1 0 PCMD0
N 2987
J 1065 930 2
J 1010 930 1
S 2 1
L 1015 930 10 0 3 0 1 0 PCMD_WR
N 2988
J 1010 950 1
J 1065 950 2
S 1 2
L 1015 950 10 0 3 0 1 0 VME_PEN
N 2989
J 1010 970 1
J 1065 970 2
S 1 2
L 1015 970 10 0 3 0 1 0 VME_DEV9
N 2824
J 445 420 1
J 500 420 2
S 1 2
L 450 420 10 0 3 0 1 0 VME_PEN
N 2823
J 445 460 1
J 500 460 2
S 1 2
L 450 460 10 0 3 0 1 0 PCMD5
N 2822
J 750 365 7
J 685 365 8
B 2 1
L 670 370 12 0 3 0 1 0 OUTDATA[15:0]
N 2815
J 445 570 1
J 500 570 2
S 1 2
L 450 570 10 0 3 0 1 0 PCMD4
N 2817
J 445 550 1
J 500 550 2
S 1 2
L 450 550 10 0 3 0 1 0 VME_DEV8
N 2816
J 445 530 1
J 500 530 2
S 1 2
L 450 530 10 0 3 0 1 0 VME_PEN
N 2830
J 445 510 1
J 500 510 2
S 1 2
L 450 510 12 0 3 0 1 0 LTOVME
I 111 PAGE 1 0 0 0 1 '
I 2812 virtex:BUFE16 1 615 465 0 1 '
C 2814 2 1 0
C 3068 2 2 0
C 2813 3 4 0
I 2820 virtex:BUFE16 1 615 355 0 1 '
C 2822 2 1 0
C 3069 2 2 0
C 2821 3 4 0
I 2829 virtex2p:AND4 1 500 490 0 1 '
C 2830 2 5 0
C 2816 2 4 0
C 2817 2 3 0
C 2815 2 1 0
C 2813 1 6 0
N 2832
J 500 400 2
J 445 400 1
S 2 1
L 450 400 12 0 3 0 1 0 LTOVME
N 2821
J 580 430 2
J 600 430 3
J 615 385 2
J 600 385 3
S 4 2
S 4 3
S 1 2
L 570 430 12 0 3 0 1 0 VME_PAROUT8-5
N 2825
J 445 440 1
J 500 440 2
S 1 2
L 450 440 10 0 3 0 1 0 VME_DEV8
N 2998
J 1400 960 8
J 1340 960 8
B 2 1
L 1325 965 10 0 3 0 1 0 DDU_WE_SEL[15:0]
I 3058 virtex2p:AND4B2 1 1260 630 0 1 '
C 3062 1 5 0
C 3061 1 4 0
C 3063 1 3 0
C 3060 1 1 0
C 3059 1 6 0
N 2995
J 1220 920 2
J 1185 920 1
S 2 1
L 1195 920 14 0 3 0 1 0 SCLK
N 3090
J 270 75 2
J 285 75 2
S 1 2
N 2994
J 1160 960 7
J 1220 960 8
B 1 2
L 1160 965 10 0 3 0 1 0 INDATA[15:0]
N 3088
J 285 125 2
J 215 125 1
S 2 1
L 220 125 10 0 3 0 1 0 IN_VME_DATEN
N 3093
J 285 145 8
J 210 145 7
B 2 1
L 210 150 10 0 3 0 1 0 INDATA[15:0]
I 2831 virtex2p:AND4 1 500 380 0 1 '
C 2821 1 6 0
C 2823 2 1 0
C 2825 2 3 0
C 2824 2 4 0
C 2832 1 5 0
N 2803
J 405 585 8
J 615 585 8
B 1 2
L 405 590 10 0 3 0 1 0 IN3REG[15:0]
I 3104 virtex2p:FD16CE 1 285 395 0 1 '
C 3068 1 4 0
C 3105 1 1 0
C 3107 2 8 0
C 3106 1 7 0
C 3108 2 3 0
N 3068
J 405 475 8
J 615 475 8
B 1 2
L 405 480 10 0 3 0 1 0 IN4REG[15:0]
I 3109 virtex2p:FD16CE 1 285 285 0 1 '
C 3113 1 3 0
C 3111 2 7 0
C 3119 1 8 0
C 3110 2 1 0
C 3069 1 4 0
N 3069
J 405 365 8
J 615 365 8
B 1 2
L 405 370 10 0 3 0 1 0 IN5REG[15:0]
N 3070
J 405 255 8
J 615 255 8
B 1 2
L 405 260 10 0 3 0 1 0 IN6REG[15:0]
N 3079
J 405 145 8
J 615 145 8
B 1 2
L 405 150 10 0 3 0 1 0 IN7REG[15:0]
N 3002
J 1535 960 7
J 1470 960 8
B 2 1
L 1455 965 12 0 3 0 1 0 OUTDATA[15:0]
N 3159
J 1255 465 2
J 1200 465 1
S 2 1
L 1205 465 10 0 3 0 1 0 PCMD5
N 3154
J 1060 300 2
J 1005 300 1
S 2 1
L 1010 300 10 0 3 0 1 0 PCMD5
N 3147
J 1335 350 8
J 1395 350 8
B 1 2
L 1320 355 10 0 3 0 1 0 FAKE_L1_SEL[15:0]
I 3046 virtex2p:AND4B2 1 1455 500 0 1 '
C 3050 1 5 0
C 3049 1 4 0
C 3051 1 3 0
C 3048 1 1 0
C 3064 2 6 0
I 3052 virtex2p:AND4B2 1 1100 500 0 1 '
C 3065 1 6 0
C 3054 2 1 0
C 3057 2 3 0
C 3055 2 4 0
C 3056 2 5 0
I 2997 virtex2p:FD16CE 1 1220 880 0 1 '
C 2995 1 3 0
C 2991 2 7 0
C 2996 2 8 0
C 2994 2 1 0
C 2998 2 4 0
I 3001 virtex:BUFE16 1 1400 950 0 1 '
C 3002 2 1 0
C 2998 1 2 0
C 2999 3 4 0
I 3000 virtex2p:AND4 1 1260 995 0 1 '
C 3006 2 5 0
C 3004 2 4 0
C 3005 2 3 0
C 3003 2 1 0
C 2999 1 6 0
N 3024
J 1565 1025 11
J 1565 1040 9
J 1565 1010 11
J 1565 995 11
J 1565 980 11
J 1565 965 11
J 1565 905 11
J 1565 845 11
J 1565 800 9
J 1565 815 11
J 1475 1040 7
J 1565 950 11
J 1565 935 11
J 1565 920 11
J 1565 890 11
J 1565 875 11
J 1565 860 11
J 1565 830 11
J 1670 1025 1
J 1670 845 1
J 1670 905 1
J 1670 965 1
J 1670 800 1
J 1670 815 1
J 1670 860 1
J 1670 875 1
J 1670 890 1
J 1670 920 1
J 1670 935 1
J 1670 950 1
J 1670 980 1
J 1670 995 1
J 1670 1010 1
J 1670 830 1
S 9 23
L 1575 800 10 0 3 0 1 0 DDU_WE_SEL15
S 10 24
L 1575 815 10 0 3 0 1 0 DDU_WE_SEL14
S 17 25
L 1575 860 10 0 3 0 1 0 DDU_WE_SEL11
S 16 26
L 1575 875 10 0 3 0 1 0 DDU_WE_SEL10
S 15 27
L 1575 890 10 0 3 0 1 0 DDU_WE_SEL9
S 14 28
L 1575 920 10 0 3 0 1 0 DDU_WE_SEL7
S 13 29
L 1575 935 10 0 3 0 1 0 DDU_WE_SEL6
S 12 30
L 1575 950 10 0 3 0 1 0 DDU_WE_SEL5
S 5 31
L 1575 980 10 0 3 0 1 0 DDU_WE_SEL3
S 4 32
L 1575 995 10 0 3 0 1 0 DDU_WE_SEL2
S 3 33
L 1575 1010 10 0 3 0 1 0 DDU_WE_SEL1
S 18 34
L 1575 830 10 0 3 0 1 0 DDU_WE_SEL13
S 8 20
L 1575 845 10 0 3 0 1 0 DDU_WE_SEL12
S 7 21
L 1575 905 10 0 3 0 1 0 DDU_WE_SEL8
S 6 22
L 1575 965 10 0 3 0 1 0 DDU_WE_SEL4
S 1 19
L 1575 1025 10 0 3 0 1 0 DDU_WE_SEL0
B 11 2
L 1475 1045 18 0 3 0 1 0 DDU_WE_SEL[15:0]
B 9 10
B 10 18
B 1 2
B 3 1
B 4 3
B 5 4
B 6 5
B 12 6
B 13 12
B 14 13
B 7 14
B 15 7
B 16 15
B 17 16
B 8 17
B 18 8
N 3041
J 1155 635 1
J 1260 635 2
S 1 2
L 1165 635 10 0 3 0 1 0 DDU_WE_SEL0
N 3043
J 1155 615 1
J 1260 615 2
S 1 2
L 1165 615 10 0 3 0 1 0 DDU_WE_SEL8
N 3044
J 1155 595 1
J 1260 595 2
S 1 2
L 1165 595 10 0 3 0 1 0 DDU_WE_SEL4
N 3042
J 1155 575 1
J 1260 575 2
S 1 2
L 1165 575 10 0 3 0 1 0 DDU_WE_SEL12
I 3023 virtex2p:AND4B2 1 1260 555 0 1 '
C 3045 1 6 0
C 3041 2 1 0
C 3043 2 3 0
C 3044 2 4 0
C 3042 2 5 0
N 3045
J 1340 605 2
J 1465 605 2
S 1 2
L 1345 605 14 0 3 0 1 0 GBE_PRSCL_SEL0
N 3161
J 1655 225 1
J 1655 285 1
J 1655 345 1
J 1655 405 1
J 1550 405 11
J 1550 345 11
J 1550 285 11
J 1550 225 11
J 1550 375 11
J 1655 195 1
J 1655 210 1
J 1655 240 1
J 1655 255 1
J 1655 270 1
J 1655 300 1
J 1655 315 1
J 1655 330 1
J 1655 360 1
J 1655 375 1
J 1655 390 1
J 1460 420 7
J 1550 420 9
J 1550 390 11
J 1550 360 11
J 1550 330 11
J 1550 315 11
J 1550 300 11
J 1550 270 11
J 1550 255 11
J 1550 240 11
J 1550 210 11
J 1550 195 11
J 1550 180 9
J 1655 180 1
B 6 24
B 24 9
B 9 23
S 33 34
L 1560 180 10 0 3 0 1 0 FAKE_L1_SEL15
B 33 32
B 32 31
B 31 8
B 8 30
B 30 29
B 29 28
B 28 7
B 7 27
B 27 26
B 26 25
S 23 20
L 1560 390 10 0 3 0 1 0 FAKE_L1_SEL1
S 9 19
L 1560 375 10 0 3 0 1 0 FAKE_L1_SEL2
S 24 18
L 1560 360 10 0 3 0 1 0 FAKE_L1_SEL3
S 25 17
L 1560 330 10 0 3 0 1 0 FAKE_L1_SEL5
S 26 16
L 1560 315 10 0 3 0 1 0 FAKE_L1_SEL6
S 27 15
L 1560 300 10 0 3 0 1 0 FAKE_L1_SEL7
S 28 14
L 1560 270 10 0 3 0 1 0 FAKE_L1_SEL9
S 29 13
L 1560 255 10 0 3 0 1 0 FAKE_L1_SEL10
S 30 12
L 1560 240 10 0 3 0 1 0 FAKE_L1_SEL11
S 31 11
L 1560 210 10 0 3 0 1 0 FAKE_L1_SEL13
S 32 10
L 1560 195 10 0 3 0 1 0 FAKE_L1_SEL14
B 5 22
B 21 22
L 1460 425 18 0 3 0 1 0 FAKE_L1_SEL[15:0]
B 23 5
B 25 6
S 8 1
L 1560 225 10 0 3 0 1 0 FAKE_L1_SEL12
S 7 2
L 1560 285 10 0 3 0 1 0 FAKE_L1_SEL8
S 6 3
L 1560 345 10 0 3 0 1 0 FAKE_L1_SEL4
S 5 4
L 1560 405 10 0 3 0 1 0 FAKE_L1_SEL0
N 3186
J 955 235 1
J 1025 235 2
S 1 2
L 965 235 10 0 3 0 1 0 FAKE_L1_SEL4
N 3185
J 955 255 1
J 1025 255 2
S 1 2
L 965 255 10 0 3 0 1 0 FAKE_L1_SEL8
N 3183
J 955 275 1
J 1025 275 2
S 1 2
L 965 275 10 0 3 0 1 0 FAKE_L1_SEL0
N 3184
J 955 215 1
J 1025 215 2
S 1 2
L 965 215 10 0 3 0 1 0 FAKE_L1_SEL12
N 3021
J 1535 605 2
J 1575 605 2
S 1 2
L 1530 605 18 0 3 0 1 0 VME1
I 3019 virtex:OPAD 1 1575 595 0 1 '
C 3021 2 1 0
I 3020 virtex2p:OBUF 1 1465 595 0 1 '
A 1505 600 5 0 3 3 IOSTANDARD=LVCMOS33
C 3045 2 2 0
C 3021 1 1 0
N 2806
J 505 650 2
J 450 650 1
S 2 1
L 455 650 10 0 3 0 1 0 VME_DEV8
N 2814
J 750 475 7
J 685 475 8
B 2 1
L 670 480 12 0 3 0 1 0 OUTDATA[15:0]
N 2828
J 505 610 2
J 450 610 1
S 2 1
L 455 610 12 0 3 0 1 0 LTOVME
N 2807
J 505 630 2
J 450 630 1
S 2 1
L 455 630 10 0 3 0 1 0 VME_PEN
N 2808
J 505 670 2
J 450 670 1
S 2 1
L 455 670 10 0 3 0 1 0 PCMD3
I 2802 virtex:BUFE16 1 615 575 0 1 '
C 2800 4 4 0
C 2803 2 2 0
C 2797 1 1 0
N 2813
J 580 540 2
J 600 540 3
J 615 495 2
J 600 495 3
S 4 3
S 1 2
L 570 540 12 0 3 0 1 0 VME_PAROUT8-4
S 4 2
N 2800
J 585 640 2
J 600 640 3
J 600 605 3
J 615 605 2
S 1 2
L 575 640 12 0 3 0 1 0 VME_PAROUT8-3
S 3 2
S 3 4
N 2797
J 685 585 8
J 750 585 7
B 1 2
L 670 590 12 0 3 0 1 0 OUTDATA[15:0]
N 3100
J 210 585 7
J 285 585 8
B 1 2
L 210 590 10 0 3 0 1 0 INDATA[15:0]
I 3120 virtex2p:GND 1 230 95 3 1 '
C 3090 1 4 0
I 3099 virtex2p:FD16CE 1 285 505 0 1 '
C 3103 1 3 0
C 3101 2 7 0
C 3102 2 8 0
C 3100 2 1 0
C 2803 1 4 0
N 3119
J 285 295 2
J 205 295 1
S 2 1
L 210 295 14 0 3 0 1 0 SYNC_RST
N 3081
J 600 210 3
J 600 165 3
J 615 165 2
J 580 210 2
S 4 1
L 570 210 12 0 3 0 1 0 VME_PAROUT8-7
S 2 1
S 2 3
I 3083 virtex2p:AND4 1 500 160 0 1 '
C 3081 4 6 0
C 3086 2 1 0
C 3080 2 3 0
C 3087 2 4 0
C 3082 1 5 0
N 3082
J 500 180 2
J 445 180 1
S 2 1
L 450 180 12 0 3 0 1 0 LTOVME
N 3080
J 445 220 1
J 500 220 2
S 1 2
L 450 220 10 0 3 0 1 0 VME_DEV8
N 3086
J 445 240 1
J 500 240 2
S 1 2
L 450 240 10 0 3 0 1 0 PCMD7
N 3087
J 445 200 1
J 500 200 2
S 1 2
L 450 200 10 0 3 0 1 0 VME_PEN
I 3092 virtex2p:FD16CE 1 285 65 0 1 '
C 3079 1 4 0
C 3093 1 1 0
C 3090 2 8 0
C 3088 1 7 0
C 3091 2 3 0
I 3114 virtex2p:FD16CE 1 285 175 0 1 '
C 3070 1 4 0
C 3115 1 1 0
C 3117 2 8 0
C 3116 1 7 0
C 3118 2 3 0
N 3117
J 230 185 1
J 285 185 2
S 1 2
L 235 185 14 0 3 0 1 0 SOFT_RST
N 2991
J 1145 940 2
J 1220 940 2
S 1 2
L 1130 940 10 0 3 0 1 0 VME_DDU_WE_SEL
N 3220
J 545 985 2
J 565 985 3
J 575 950 2
J 565 950 3
S 1 2
L 535 985 12 0 3 0 1 0 VME_PAROUT9-15
S 4 2
S 4 3
I 3232 virtex2p:AND4 1 465 935 0 1 '
C 3225 1 5 0
C 3222 2 4 0
C 3224 2 3 0
C 3223 2 1 0
C 3220 1 6 0
I 2990 virtex2p:AND4 1 1065 890 0 1 '
C 2991 1 6 0
C 2989 2 1 0
C 2988 2 3 0
C 2987 1 4 0
C 2986 2 5 0
N 3246
J 595 910 2
J 540 910 1
S 2 1
L 550 910 10 0 3 0 1 0 FMMREG15
N 3247
J 540 890 1
J 595 890 2
S 1 2
L 550 890 10 0 3 0 1 0 FMMREG14
N 3244
J 595 760 2
J 540 760 1
S 2 1
L 550 760 10 0 3 0 1 0 FMMREG7
N 3258
J 595 740 2
J 540 740 1
S 2 1
L 550 740 10 0 3 0 1 0 FMMREG6
N 3054
J 995 580 1
J 1100 580 2
S 1 2
L 1005 580 10 0 3 0 1 0 DDU_WE_SEL1
N 3201
J 1310 120 2
J 1270 120 2
S 2 1
L 1265 120 18 0 3 0 1 0 VME0
N 3267
J 1325 245 2
J 1270 245 2
S 2 1
L 1265 245 18 0 3 0 1 0 INPUT3
I 3270 virtex2p:OBUF 1 1320 175 0 1 '
A 1360 180 5 0 3 3 IOSTANDARD=LVCMOS33
C 3271 1 1 0
C 3273 1 2 0
I 3269 virtex:OPAD 1 1445 175 0 1 '
C 3271 2 1 0
N 3193
J 1105 120 2
J 1200 120 2
S 1 2
L 1095 120 14 0 3 0 1 0 FAKE_L1_DDUCTRL
N 3177
J 1105 245 2
J 1200 245 2
S 1 2
L 1095 245 14 0 3 0 1 0 FAKE_L1_INFPGA0
I 3191 virtex2p:AND4B2 1 1145 135 0 1 '
C 3273 2 6 0
C 3188 1 1 0
C 3189 1 3 0
C 3190 1 4 0
C 3187 1 5 0
I 3178 virtex2p:AND4B2 1 1025 195 0 1 '
C 3184 2 5 0
C 3186 2 4 0
C 3185 2 3 0
C 3183 2 1 0
C 3177 1 6 0
I 3268 virtex2p:OBUF 1 1200 235 0 1 '
A 1240 240 5 0 3 3 IOSTANDARD=LVCMOS33
C 3177 2 2 0
C 3267 2 1 0
I 3266 virtex:OPAD 1 1325 235 0 1 '
C 3267 1 1 0
I 3200 virtex:OPAD 1 1310 110 0 1 '
C 3201 1 1 0
I 3199 virtex2p:OBUF 1 1200 110 0 1 '
A 1240 115 5 0 3 3 IOSTANDARD=LVCMOS33
C 3201 2 1 0
C 3193 2 2 0
I 3194 virtex2p:AND4B2 1 1025 70 0 1 '
C 3198 2 5 0
C 3195 2 4 0
C 3196 2 3 0
C 3197 2 1 0
C 3193 1 6 0
N 3274
J 120 515 2
J 170 515 2
S 1 2
L 120 515 15 0 3 0 1 0 INPUT2
N 3107
J 240 405 2
J 285 405 2
S 1 2
L 235 405 14 0 3 0 1 0 BC0
I 3278 virtex2p:IBUF 1 170 395 0 1 '
A 210 400 5 0 3 3 IOSTANDARD=LVCMOS33
C 3279 1 2 0
C 3107 1 1 0
I 3275 virtex2p:IBUF 1 170 505 0 1 '
A 210 510 5 0 3 3 IOSTANDARD=LVCMOS33
C 3102 1 1 0
C 3274 2 2 0
I 3276 IPAD1PD 1 30 505 0 1 '
C 3274 1 1 0
I 3277 IPAD1PD 1 30 395 0 1 '
C 3279 2 1 0
N 3102
J 240 515 2
J 285 515 2
S 1 2
L 225 515 14 0 3 0 1 0 EVCNTRST
N 3149
J 1215 330 2
J 1140 330 2
S 2 1
L 1125 330 10 0 3 0 1 0 VME_FAKE_L1_SEL
I 3233 virtex2p:AND4 1 130 860 0 1 '
C 3238 1 5 0
C 3237 2 4 0
C 3236 1 3 0
C 3235 1 1 0
C 3234 2 6 0
I 3146 virtex2p:AND4 1 1060 280 0 1 '
C 3154 1 5 0
C 3153 2 4 0
C 3152 1 3 0
C 3151 1 1 0
C 3149 2 6 0
I 3145 virtex2p:FD16CE 1 1215 270 0 1 '
C 3147 1 4 0
C 3143 1 1 0
C 3150 1 8 0
C 3149 1 7 0
C 3144 2 3 0
I 3148 virtex:BUFE16 1 1395 340 0 1 '
C 3155 3 4 0
C 3147 2 2 0
C 3141 1 1 0
I 3142 virtex2p:AND4 1 1255 385 0 1 '
C 3155 1 6 0
C 3159 1 1 0
C 3158 1 3 0
C 3157 1 4 0
C 3156 1 5 0
I 2827 virtex2p:AND4 1 505 590 0 1 '
C 2800 1 6 0
C 2808 1 1 0
C 2806 1 3 0
C 2807 1 4 0
C 2828 1 5 0
N 2996
J 1165 890 1
J 1220 890 2
S 1 2
L 1170 890 14 0 3 0 1 0 SOFT_RST
N 3264
J 790 750 2
J 870 750 1
S 1 2
L 775 750 10 0 3 0 1 0 FMM_OVERRIDE_EN
N 3285
J 225 735 2
J 260 735 1
S 1 2
L 220 735 10 0 3 0 1 0 F_E_D2
N 3300
J 485 735 1
J 450 735 2
S 2 1
L 445 735 10 0 3 0 1 0 F_E_D1
I 3283 virtex2p:AND4B1 1 145 685 0 1 '
C 3298 2 5 0
C 3299 1 4 0
C 3296 1 3 0
C 3297 2 1 0
C 3285 1 6 0
N 3302
J 370 765 2
J 315 765 1
S 2 1
L 325 765 10 0 3 0 1 0 FMMREG7
N 3301
J 370 745 2
J 315 745 1
S 2 1
L 325 745 10 0 3 0 1 0 FMMREG6
N 3304
J 370 705 2
J 315 705 1
S 2 1
L 325 705 10 0 3 0 1 0 FMMREG5
N 3303
J 315 725 1
J 370 725 2
S 1 2
L 325 725 10 0 3 0 1 0 FMMREG4
I 3309 virtex2p:AND4B1 1 370 685 0 1 '
C 3300 2 6 0
C 3302 1 1 0
C 3301 1 3 0
C 3303 2 4 0
C 3304 1 5 0
I 3231 virtex:BUFE16 1 575 920 0 1 '
C 3220 3 4 0
C 3229 2 2 0
C 3221 2 1 0
N 3221
J 700 930 7
J 645 930 8
B 2 1
L 620 935 12 0 3 0 1 0 OUTDATA[15:0]
N 3260
J 710 750 2
J 695 750 3
J 675 805 2
J 695 805 3
S 2 1
S 2 4
S 3 4
L 670 805 10 0 3 0 1 0 F_O_E2
N 3261
J 710 770 2
J 705 770 3
J 705 880 3
J 675 880 2
S 2 1
S 2 3
S 4 3
L 670 880 10 0 3 0 1 0 F_O_E3
N 3259
J 710 730 2
J 675 730 2
S 2 1
L 670 730 10 0 3 0 1 0 F_O_E1
I 3239 virtex2p:AND4 1 595 830 0 1 '
C 3249 2 5 0
C 3248 1 4 0
C 3247 2 3 0
C 3246 1 1 0
C 3261 4 6 0
I 3241 virtex2p:NOR4 1 595 755 0 1 '
C 3260 3 8 0
C 3250 2 1 0
C 3251 1 6 0
C 3252 1 7 0
C 3253 2 5 0
I 3242 virtex2p:AND4B1 1 595 680 0 1 '
C 3259 2 6 0
C 3244 1 1 0
C 3258 1 3 0
C 3256 1 4 0
C 3257 2 5 0
I 3243 virtex2p:AND3 1 710 710 0 1 '
C 3264 1 7 0
C 3261 1 1 0
C 3260 1 2 0
C 3259 1 3 0
N 3248
J 595 870 2
J 540 870 1
S 2 1
L 550 870 10 0 3 0 1 0 FMMREG13
T 285 975 10 0 9 can keep for "Pro" version:
Q 13 1 0
T 1445 910 14 0 9 requires format (~x)x(~x)x
Q 11 3 0
T 1215 825 25 0 9 format (~x)x(~x)x:
Q 11 3 0
T 695 40 20 0 3 VME Communication Interface
Q 11 0 0
T 695 20 20 0 3 DDU VME Controller Logic
Q 11 0 0
T 696 -2 20 0 3 CMS CSC Electronics
Q 11 0 0
T 1295 35 25 0 3 1
Q 11 0 0
T 1149 30 25 0 3 JRG
Q 11 0 0
T 1495 30 25 0 3 D785
Q 11 0 0
T 1645 25 25 0 7 2M
Q 11 0 0
T 240 425 24 0 9 CMD4 = "Test Reg 1"
Q 11 0 0
T 240 315 24 0 9 CMD5 = "Test Reg 2"
Q 11 0 0
T 240 205 24 0 9 CMD6 = "Test Reg 3"
Q 11 0 0
T 240 95 24 0 9 CMD7 = "Test Reg 4"
Q 11 0 0
T 300 950 24 0 9 CMD15 = "FMM Test Reg"
Q 11 0 0
T 1170 1000 10 0 9 can keep for "Pro" version:
Q 13 1 0
T 1045 745 24 0 3 bits2-0: GbE Prescale
Q 11 0 0
T 1045 725 24 0 3 bit3: Slink Wait Enable
Q 11 0 0
T 1255 830 24 0 3 Nibble-1 is inverse of Nibble-0
Q 11 0 0
T 1255 810 24 0 3 Byte-1 is repeat of Byte-0
Q 11 0 0
T 975 770 24 0 3 Dev9, CMD 00/80h (R/W)
Q 11 0 0
T 1445 295 14 0 9 requires format (~x)x(~x)x
Q 11 3 0
T 815 415 24 0 3 bits2-0: Enable Fake L1A/Data Passthrough
Q 11 0 0
T 890 395 24 0 3 for each DDU FPGA
Q 11 0 0
T 815 370 24 0 3 bit3: Not Used
Q 11 0 0
T 1215 370 10 0 9 can keep for "Pro" version:
Q 13 1 0
T 240 535 24 0 9 CMD 3 = "Test Reg 0"
Q 11 0 0
T 750 455 18 0 9 "rd_testreg1"
Q 13 3 0
T 750 565 18 0 9 "rd_testreg0"
Q 13 3 0
T 750 345 18 0 9 "rd_testreg2"
Q 13 3 0
T 750 235 18 0 9 "rd_testreg3"
Q 13 3 0
T 750 125 18 0 9 "rd_testreg4"
Q 13 3 0
T 25 480 24 0 3 Could be temporary^^^
Q 13 0 0
T 25 370 24 0 3 Could be temporary^^^
Q 13 0 0
T 180 575 24 0 9 writes with InReg0
Q 11 0 0
T 25 600 25 0 3 Read Only, VME Par Dev 8:
Q 11 0 0
T 195 625 10 0 9 can keep for "Pro" version
Q 13 1 0
T 25 645 30 0 3 Required for Test firmware
Q 13 1 0
T 970 850 30 0 3 special VME Parallel Dev 9 CMD 0,5 data format
Q 11 1 0
T 810 440 30 0 3 Dev9, CMD 05/85h (R/W)
Q 11 0 0
T 1545 925 24 0 9 "GbEprescale"
Q 13 3 0
T 1525 315 24 0 9 "fakel1reg"
Q 13 3 0
T 200 740 30 0 3 "E"
Q 11 0 0
T 25 810 24 0 3 Dev9, CMD 0F/8Fh (R/W)
Q 11 0 0
T 425 740 30 0 3 "D"
Q 11 0 0
T 530 830 20 0 9 set "F0E" FMM Override Enable, or "FED" FMM Error Disable:
Q 11 0 0
T 40 795 20 0 3 bits15-4: "F0Eh" to Force, or "FEDh" to disable Error reports
Q 11 0 0
b 955 495 1685 1085
Q 11 0 0
T 800 720 30 0 3 "F0E"
Q 11 0 0
T 645 885 30 0 3 "F"
Q 11 0 0
T 645 810 30 0 3 "0"
Q 11 0 0
T 645 735 30 0 3 "E"
Q 11 0 0
b 770 65 1685 480
Q 11 0 0
b 15 65 765 680
Q 13 0 0
T 665 995 24 0 9 "fmmreg"
Q 13 3 0
T 40 780 20 0 3 bits3-0: FMM Bit state to Force, b3 special for FED case
Q 11 0 0
U 1550 0 20 0 3 3 @SHEET=13
U 1530 0 20 0 9 3 @NAME=VMECNTRL
U 1350 0 20 0 9 3 @DATETIME=11-13-2008_14:57
I 3359 FD16FED0 1 285 850 0 1 '
C 3228 2 2 0
C 3226 1 23 0
C 3229 1 22 0
C 3280 1 24 0
C 3234 1 25 0
T 25 980 30 0 3 Required for Test firmware
Q 13 1 0
b 15 685 935 1030
Q 11 0 0
T 395 1000 30 0 9 FED0h is now default!
Q 14 1 0
T 30 1030 60 0 3 Parallel Register Read/Write
Q 14 0 0
E
