// Seed: 2675164854
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  uwire id_5
);
  assign id_4 = id_5;
  assign id_4 = -1'h0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    inout wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    input wor id_7
    , id_15,
    input wire id_8,
    output tri id_9,
    input supply1 id_10,
    input wand id_11,
    output logic id_12,
    input tri0 id_13
);
  assign id_2 = -1;
  logic id_16;
  ;
  wire id_17;
  nor primCall (id_9, id_17, id_7, id_6, id_2, id_11, id_10, id_16, id_8, id_0, id_3);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_1,
      id_5
  );
  wire [( "" ) : -1] id_18;
  wire id_19;
  final id_12 <= id_7;
  assign id_12 = -1 - 1;
  logic id_20;
endmodule
