

================================================================
== Vivado HLS Report for 'mmult'
================================================================
* Date:           Tue Feb 12 17:29:39 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mmult
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  364674|  364674|  364674|  364674|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    2112|    2112|        66|          -|          -|    32|    no    |
        | + Loop 1.1      |      64|      64|         2|          -|          -|    32|    no    |
        |- Loop 2         |  362560|  362560|     11330|          -|          -|    32|    no    |
        | + Loop 2.1      |   11328|   11328|       354|          -|          -|    32|    no    |
        |  ++ Loop 2.1.1  |     352|     352|        11|          -|          -|    32|    no    |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
	5  / (exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %A) nounwind, !map !7"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %B) nounwind, !map !13"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %C) nounwind, !map !17"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @mmult_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Abuf = alloca [1024 x float], align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55]   --->   Operation 22 'alloca' 'Abuf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Bbuf = alloca [1024 x float], align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55]   --->   Operation 23 'alloca' 'Bbuf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %A, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %B, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %C, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str1) nounwind" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55]   --->   Operation 27 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %A, [1 x i8]* @p_str1, [7 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55]   --->   Operation 28 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %B, [1 x i8]* @p_str1, [7 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55]   --->   Operation 29 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %C, [1 x i8]* @p_str1, [7 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55]   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %.loopexit" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i, i5 0)" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58]   --->   Operation 33 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i11 %tmp_2 to i12" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58]   --->   Operation 34 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.42ns)   --->   "%exitcond4 = icmp eq i6 %i, -32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58]   --->   Operation 35 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i, 1" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58]   --->   Operation 37 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader6.preheader, label %.preheader7.preheader" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i6 %i to i5" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58]   --->   Operation 39 'trunc' 'tmp_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_3, i5 0)" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 40 'bitconcatenate' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader7" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:59]   --->   Operation 41 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader6"   --->   Operation 42 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%j = phi i6 [ %j_1, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 43 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j_cast7 = zext i6 %j to i10" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:59]   --->   Operation 44 'zext' 'j_cast7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j_cast6_cast = zext i6 %j to i12" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 45 'zext' 'j_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.63ns)   --->   "%tmp_7 = add i12 %tmp_3_cast, %j_cast6_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 46 'add' 'tmp_7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i12 %tmp_7 to i32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 47 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%Abuf_addr = getelementptr [1024 x float]* %Abuf, i32 0, i32 %tmp_7_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 48 'getelementptr' 'Abuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%Bbuf_addr = getelementptr [1024 x float]* %Bbuf, i32 0, i32 %tmp_7_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:62]   --->   Operation 49 'getelementptr' 'Bbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.42ns)   --->   "%exitcond3 = icmp eq i6 %j, -32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:59]   --->   Operation 50 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 51 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j, 1" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:59]   --->   Operation 52 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %1" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:59]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.73ns)   --->   "%sum = add i10 %j_cast7, %tmp" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 54 'add' 'sum' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sum_cast = zext i10 %sum to i32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 55 'zext' 'sum_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1024 x float]* %A, i32 0, i32 %sum_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 56 'getelementptr' 'A_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.56ns)   --->   "%A_load = load float* %A_addr, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 57 'load' 'A_load' <Predicate = (!exitcond3)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [1024 x float]* %B, i32 0, i32 %sum_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:62]   --->   Operation 58 'getelementptr' 'B_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (2.56ns)   --->   "%B_load = load float* %B_addr, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:62]   --->   Operation 59 'load' 'B_load' <Predicate = (!exitcond3)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 60 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.82>
ST_4 : Operation 61 [1/2] (2.56ns)   --->   "%A_load = load float* %A_addr, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 61 'load' 'A_load' <Predicate = true> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 62 [1/1] (3.25ns)   --->   "store float %A_load, float* %Abuf_addr, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61]   --->   Operation 62 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 63 [1/2] (2.56ns)   --->   "%B_load = load float* %B_addr, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:62]   --->   Operation 63 'load' 'B_load' <Predicate = true> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 64 [1/1] (3.25ns)   --->   "store float %B_load, float* %Bbuf_addr, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:62]   --->   Operation 64 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader7" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:59]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.82>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ %i_2, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 66 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i1, i5 0)" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:66]   --->   Operation 67 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i11 %tmp_5 to i12" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:66]   --->   Operation 68 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %i1, -32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:66]   --->   Operation 69 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 70 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i1, 1" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:66]   --->   Operation 71 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %.preheader5.preheader" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:66]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i6 %i1 to i5" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:66]   --->   Operation 73 'trunc' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_4, i5 0)" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:74]   --->   Operation 74 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.76ns)   --->   "br label %.preheader5" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:67]   --->   Operation 75 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:77]   --->   Operation 76 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.82>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%j2 = phi i6 [ %j_2, %3 ], [ 0, %.preheader5.preheader ]"   --->   Operation 77 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%j2_cast3 = zext i6 %j2 to i10" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:67]   --->   Operation 78 'zext' 'j2_cast3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%j2_cast2_cast = zext i6 %j2 to i12" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:67]   --->   Operation 79 'zext' 'j2_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %j2, -32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:67]   --->   Operation 80 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 81 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j2, 1" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:67]   --->   Operation 82 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.loopexit, label %.preheader.preheader" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:67]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.76ns)   --->   "br label %.preheader" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 84 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 85 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.89>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%result = phi float [ %result_1, %2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 86 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%k = phi i6 [ %k_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 87 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%k_cast1_cast = zext i6 %k to i12" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 88 'zext' 'k_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.63ns)   --->   "%tmp_9 = add i12 %k_cast1_cast, %tmp_6_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 89 'add' 'tmp_9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i12 %tmp_9 to i32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 90 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%Abuf_addr_1 = getelementptr [1024 x float]* %Abuf, i32 0, i32 %tmp_9_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 91 'getelementptr' 'Abuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %k, i5 0)" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:70]   --->   Operation 92 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i11 %tmp_s to i12" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 93 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.63ns)   --->   "%tmp_6 = add i12 %j2_cast2_cast, %tmp_11_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 94 'add' 'tmp_6' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i12 %tmp_6 to i32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 95 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%Bbuf_addr_1 = getelementptr [1024 x float]* %Bbuf, i32 0, i32 %tmp_12_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 96 'getelementptr' 'Bbuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %k, -32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:70]   --->   Operation 97 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.82ns)   --->   "%k_1 = add i6 %k, 1" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:70]   --->   Operation 99 'add' 'k_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:70]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [2/2] (3.25ns)   --->   "%Abuf_load = load float* %Abuf_addr_1, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 101 'load' 'Abuf_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 102 [2/2] (3.25ns)   --->   "%Bbuf_load = load float* %Bbuf_addr_1, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 102 'load' 'Bbuf_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 103 [1/1] (1.73ns)   --->   "%sum6 = add i10 %j2_cast3, %tmp_1" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:74]   --->   Operation 103 'add' 'sum6' <Predicate = (exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%sum6_cast = zext i10 %sum6 to i32" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:74]   --->   Operation 104 'zext' 'sum6_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [1024 x float]* %C, i32 0, i32 %sum6_cast" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:74]   --->   Operation 105 'getelementptr' 'C_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.56ns)   --->   "store float %result, float* %C_addr, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:74]   --->   Operation 106 'store' <Predicate = (exitcond)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader5" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:67]   --->   Operation 107 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.25>
ST_8 : Operation 108 [1/2] (3.25ns)   --->   "%Abuf_load = load float* %Abuf_addr_1, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 108 'load' 'Abuf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 109 [1/2] (3.25ns)   --->   "%Bbuf_load = load float* %Bbuf_addr_1, align 4" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 109 'load' 'Bbuf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 6> <Delay = 5.70>
ST_9 : Operation 110 [4/4] (5.70ns)   --->   "%term = fmul float %Abuf_load, %Bbuf_load" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 110 'fmul' 'term' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 5.70>
ST_10 : Operation 111 [3/4] (5.70ns)   --->   "%term = fmul float %Abuf_load, %Bbuf_load" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 111 'fmul' 'term' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 5.70>
ST_11 : Operation 112 [2/4] (5.70ns)   --->   "%term = fmul float %Abuf_load, %Bbuf_load" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 112 'fmul' 'term' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 5.70>
ST_12 : Operation 113 [1/4] (5.70ns)   --->   "%term = fmul float %Abuf_load, %Bbuf_load" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71]   --->   Operation 113 'fmul' 'term' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.25>
ST_13 : Operation 114 [5/5] (7.25ns)   --->   "%result_1 = fadd float %result, %term" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72]   --->   Operation 114 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.25>
ST_14 : Operation 115 [4/5] (7.25ns)   --->   "%result_1 = fadd float %result, %term" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72]   --->   Operation 115 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.25>
ST_15 : Operation 116 [3/5] (7.25ns)   --->   "%result_1 = fadd float %result, %term" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72]   --->   Operation 116 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 7.25>
ST_16 : Operation 117 [2/5] (7.25ns)   --->   "%result_1 = fadd float %result, %term" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72]   --->   Operation 117 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.25>
ST_17 : Operation 118 [1/5] (7.25ns)   --->   "%result_1 = fadd float %result, %term" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72]   --->   Operation 118 'fadd' 'result_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:70]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58) [19]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58) [19]  (0 ns)
	'add' operation ('i', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:58) [24]  (1.83 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:59) [31]  (0 ns)
	'add' operation ('sum', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61) [43]  (1.73 ns)
	'getelementptr' operation ('A_addr', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61) [45]  (0 ns)
	'load' operation ('A_load', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61) on array 'A' [46]  (2.57 ns)

 <State 4>: 5.82ns
The critical path consists of the following:
	'load' operation ('A_load', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61) on array 'A' [46]  (2.57 ns)
	'store' operation (C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61) of variable 'A_load', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:61 on array 'Abuf', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55 [47]  (3.25 ns)

 <State 5>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:66) [57]  (0 ns)
	'add' operation ('i', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:66) [62]  (1.83 ns)

 <State 6>: 1.83ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:67) [69]  (0 ns)
	'add' operation ('j', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:67) [74]  (1.83 ns)

 <State 7>: 4.89ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:70) [80]  (0 ns)
	'add' operation ('tmp_9', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71) [82]  (1.64 ns)
	'getelementptr' operation ('Abuf_addr_1', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71) [84]  (0 ns)
	'load' operation ('Abuf_load', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71) on array 'Abuf', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55 [95]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('Abuf_load', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71) on array 'Abuf', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:55 [95]  (3.25 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('term', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71) [97]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('term', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71) [97]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('term', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71) [97]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('term', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:71) [97]  (5.7 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72) [98]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72) [98]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72) [98]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72) [98]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp:72) [98]  (7.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
