<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/isa.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">isa.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_2isa_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2009 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2009 The University of Edinburgh</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2014 Sven Karlsson</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright (c) 2016 RISC-V Foundation</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Copyright (c) 2016 The University of Virginia</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *          Timothy M. Jones</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *          Sven Karlsson</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *          Alec Roelke</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_ISA_HH__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_ISA_HH__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2registers_8hh.html">arch/riscv/registers.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2riscv_2types_8hh.html">arch/riscv/types.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">struct </span>RiscvISAParams;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">class </span>Checkpoint;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">class </span><a class="code" href="classEventManager.html">EventManager</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">   59</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">PrivilegeMode</a> {</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">   60</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">PRV_U</a> = 0,</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">   61</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">PRV_S</a> = 1,</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">   62</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a> = 3</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;};</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html">   65</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1ISA.html">ISA</a> : <span class="keyword">public</span> <a class="code" href="classSimObject.html">SimObject</a></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">   68</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;RegVal&gt;</a> <a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1ISA.html#a7afb8a5920c8771534b9a1a5e5efa956">hpmCounterEnabled</a>(<span class="keywordtype">int</span> counter) <span class="keyword">const</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#ad1d43af9e7eb76c7b6fd8bb3b663a418">   73</a></span>&#160;    <span class="keyword">typedef</span> RiscvISAParams <a class="code" href="classRiscvISA_1_1ISA.html#ad1d43af9e7eb76c7b6fd8bb3b663a418">Params</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1ISA.html#a7d1e259a53ccc6a92e32f48c27b54bae">clear</a>();</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classRiscvISA_1_1ISA.html#a1efeaba9f8b418d0f4073f380600dea2">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classRiscvISA_1_1ISA.html#a7cf13b212ab2f07a2ebb5723d1c02ded">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1ISA.html#a2e954684dceab3490a50e61374cef94b">setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1ISA.html#a630b82a830e98a5d4acc4868273dedee">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#afd931a19d7b73ef704564df1e690071f">   82</a></span>&#160;    <a class="code" href="classRegId.html">RegId</a> <a class="code" href="classRiscvISA_1_1ISA.html#afd931a19d7b73ef704564df1e690071f">flattenRegId</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;regId)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> regId; }</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#aacb089194dc49fa4881f7cbbc42e89ff">   83</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1ISA.html#aacb089194dc49fa4881f7cbbc42e89ff">flattenIntIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>; }</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a5ed3ca66316edd697d073ccaaa051490">   84</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1ISA.html#a5ed3ca66316edd697d073ccaaa051490">flattenFloatIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>; }</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#ae91d2e5378b869c7ef26358ed3fcd934">   85</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1ISA.html#ae91d2e5378b869c7ef26358ed3fcd934">flattenVecIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>; }</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a7d8d94746def5bf46dd3088780a0d0d1">   86</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1ISA.html#a7d8d94746def5bf46dd3088780a0d0d1">flattenVecElemIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>; }</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#aaafb84930284edc3cb8bf74ac5db5ab5">   87</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1ISA.html#aaafb84930284edc3cb8bf74ac5db5ab5">flattenVecPredIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>; }</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#ad943890118fe287aa28e92de910073bb">   88</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1ISA.html#ad943890118fe287aa28e92de910073bb">flattenCCIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>; }</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a36c6934b34b951e530c93ccce3bd35e6">   89</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRiscvISA_1_1ISA.html#a36c6934b34b951e530c93ccce3bd35e6">flattenMiscIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>; }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#ab63194a64ff0a7f868e1c6fa270dccd7">   91</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1ISA.html#ab63194a64ff0a7f868e1c6fa270dccd7">startup</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) {}</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keyword">using</span> <a class="code" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject::startup</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keyword">const</span> Params *<a class="code" href="classRiscvISA_1_1ISA.html#a2900c5404971ce17a142d53a019c6248">params</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="classRiscvISA_1_1ISA.html#afa60d8b4184a1dc486ce781db44c73e8">ISA</a>(Params *<a class="code" href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">p</a>);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;};</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} <span class="comment">// namespace RiscvISA</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif // __ARCH_RISCV_ISA_HH__</span></div><div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">RiscvISA::PRV_M</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00062">isa.hh:62</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a5ed3ca66316edd697d073ccaaa051490"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a5ed3ca66316edd697d073ccaaa051490">RiscvISA::ISA::flattenFloatIndex</a></div><div class="ttdeci">int flattenFloatIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00084">isa.hh:84</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a7afb8a5920c8771534b9a1a5e5efa956"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a7afb8a5920c8771534b9a1a5e5efa956">RiscvISA::ISA::hpmCounterEnabled</a></div><div class="ttdeci">bool hpmCounterEnabled(int counter) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00077">isa.cc:77</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_ad943890118fe287aa28e92de910073bb"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#ad943890118fe287aa28e92de910073bb">RiscvISA::ISA::flattenCCIndex</a></div><div class="ttdeci">int flattenCCIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00088">isa.hh:88</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a7cf13b212ab2f07a2ebb5723d1c02ded"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a7cf13b212ab2f07a2ebb5723d1c02ded">RiscvISA::ISA::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00113">isa.cc:113</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_afa60d8b4184a1dc486ce781db44c73e8"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#afa60d8b4184a1dc486ce781db44c73e8">RiscvISA::ISA::ISA</a></div><div class="ttdeci">ISA(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00049">isa.cc:49</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a630b82a830e98a5d4acc4868273dedee"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a630b82a830e98a5d4acc4868273dedee">RiscvISA::ISA::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00187">isa.cc:187</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a2900c5404971ce17a142d53a019c6248"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a2900c5404971ce17a142d53a019c6248">RiscvISA::ISA::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00056">isa.cc:56</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae13e44bce796f1fd5777a4bfc54a66a3"><div class="ttname"><a href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">RiscvISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a36c6934b34b951e530c93ccce3bd35e6"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a36c6934b34b951e530c93ccce3bd35e6">RiscvISA::ISA::flattenMiscIndex</a></div><div class="ttdeci">int flattenMiscIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00089">isa.hh:89</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; RegVal &gt;</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_aaafb84930284edc3cb8bf74ac5db5ab5"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#aaafb84930284edc3cb8bf74ac5db5ab5">RiscvISA::ISA::flattenVecPredIndex</a></div><div class="ttdeci">int flattenVecPredIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00087">isa.hh:87</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">RiscvISA::PRV_S</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00061">isa.hh:61</a></div></div>
<div class="ttc" id="riscv_2registers_8hh_html"><div class="ttname"><a href="riscv_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="arch_2riscv_2types_8hh_html"><div class="ttname"><a href="arch_2riscv_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">RiscvISA::PrivilegeMode</a></div><div class="ttdeci">PrivilegeMode</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00059">isa.hh:59</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_aacb089194dc49fa4881f7cbbc42e89ff"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#aacb089194dc49fa4881f7cbbc42e89ff">RiscvISA::ISA::flattenIntIndex</a></div><div class="ttdeci">int flattenIntIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00083">isa.hh:83</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html"><div class="ttname"><a href="classRiscvISA_1_1ISA.html">RiscvISA::ISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00065">isa.hh:65</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a1efeaba9f8b418d0f4073f380600dea2"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a1efeaba9f8b418d0f4073f380600dea2">RiscvISA::ISA::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00100">isa.cc:100</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_ab63194a64ff0a7f868e1c6fa270dccd7"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#ab63194a64ff0a7f868e1c6fa270dccd7">RiscvISA::ISA::startup</a></div><div class="ttdeci">void startup(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00091">isa.hh:91</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a7d8d94746def5bf46dd3088780a0d0d1"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a7d8d94746def5bf46dd3088780a0d0d1">RiscvISA::ISA::flattenVecElemIndex</a></div><div class="ttdeci">int flattenVecElemIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00086">isa.hh:86</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">RiscvISA::PRV_U</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00060">isa.hh:60</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_ae91d2e5378b869c7ef26358ed3fcd934"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#ae91d2e5378b869c7ef26358ed3fcd934">RiscvISA::ISA::flattenVecIndex</a></div><div class="ttdeci">int flattenVecIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00085">isa.hh:85</a></div></div>
<div class="ttc" id="sim__object_8hh_html"><div class="ttname"><a href="sim__object_8hh.html">sim_object.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_ad1d43af9e7eb76c7b6fd8bb3b663a418"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#ad1d43af9e7eb76c7b6fd8bb3b663a418">RiscvISA::ISA::Params</a></div><div class="ttdeci">RiscvISAParams Params</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00073">isa.hh:73</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a7d1e259a53ccc6a92e32f48c27b54bae"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a7d1e259a53ccc6a92e32f48c27b54bae">RiscvISA::ISA::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00061">isa.cc:61</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a5dc23000b3f233727e7c4a189a6d9ebb"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">RiscvISA::ISA::miscRegFile</a></div><div class="ttdeci">std::vector&lt; RegVal &gt; miscRegFile</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00068">isa.hh:68</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a2e954684dceab3490a50e61374cef94b"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a2e954684dceab3490a50e61374cef94b">RiscvISA::ISA::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int misc_reg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00176">isa.cc:176</a></div></div>
<div class="ttc" id="classEventManager_html"><div class="ttname"><a href="classEventManager.html">EventManager</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00726">eventq.hh:726</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_afd931a19d7b73ef704564df1e690071f"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#afd931a19d7b73ef704564df1e690071f">RiscvISA::ISA::flattenRegId</a></div><div class="ttdeci">RegId flattenRegId(const RegId &amp;regId) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00082">isa.hh:82</a></div></div>
<div class="ttc" id="classSimObject_html_a15d30a398e82cab3686d2e9d54fd71a4"><div class="ttname"><a href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject::startup</a></div><div class="ttdeci">virtual void startup()</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00099">sim_object.cc:99</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
