
---------- Begin Simulation Statistics ----------
final_tick                               100567997948001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1273879                       # Simulator instruction rate (inst/s)
host_mem_usage                                1574860                       # Number of bytes of host memory used
host_op_rate                                  1502186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5095.78                       # Real time elapsed on the host
host_tick_rate                              133803137                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6491409459                       # Number of instructions simulated
sim_ops                                    7654816365                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.681832                       # Number of seconds simulated
sim_ticks                                681831824501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.ruby.Directory_Controller.I.allocTBE |      579524     25.49%     25.49% |      573922     25.25%     50.74% |      559183     24.60%     75.34% |      560679     24.66%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      2273308                      
system.ruby.Directory_Controller.I.deallocTBE |      578912     25.49%     25.49% |      573305     25.25%     50.74% |      558542     24.60%     75.34% |      560092     24.66%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      2270851                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |         106     25.30%     25.30% |          91     21.72%     47.02% |         117     27.92%     74.94% |         105     25.06%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total          419                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |         674     21.30%     21.30% |         781     24.68%     45.99% |         959     30.31%     76.30% |         750     23.70%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total         3164                      
system.ruby.Directory_Controller.M.allocTBE |      283274     24.86%     24.86% |      286728     25.17%     50.03% |      283849     24.91%     74.94% |      285482     25.06%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      1139333                      
system.ruby.Directory_Controller.M.deallocTBE |      283403     24.86%     24.86% |      286860     25.17%     50.03% |      283996     24.91%     74.94% |      285615     25.06%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      1139874                      
system.ruby.Directory_Controller.M_GetM.Progress |       13943     24.03%     24.03% |       14484     24.96%     48.99% |       14537     25.05%     74.05% |       15058     25.95%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        58022                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |          11      1.16%      1.16% |          16      1.69%      2.85% |          16      1.69%      4.54% |         905     95.46%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total          948                      
system.ruby.Directory_Controller.M_GetS.Progress |       14980     24.00%     24.00% |       15564     24.94%     48.94% |       16452     26.36%     75.30% |       15416     24.70%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        62412                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         132      6.25%      6.25% |         166      7.86%     14.12% |         875     41.45%     55.57% |         938     44.43%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total         2111                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |        3545     20.91%     20.91% |        4275     25.22%     46.12% |        4559     26.89%     73.02% |        4575     26.98%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total        16954                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           2     28.57%     28.57% |           3     42.86%     71.43% |           2     28.57%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            7                      
system.ruby.Directory_Controller.Progress |       30221     24.34%     24.34% |       30171     24.30%     48.63% |       31999     25.77%     74.40% |       31791     25.60%    100.00%
system.ruby.Directory_Controller.Progress::total       124182                      
system.ruby.Directory_Controller.S.allocTBE |      716209     24.53%     24.53% |      748591     25.64%     50.17% |      728320     24.95%     75.12% |      726447     24.88%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      2919567                      
system.ruby.Directory_Controller.S.deallocTBE |      716692     24.53%     24.53% |      749075     25.64%     50.17% |      728814     24.95%     75.12% |      726901     24.88%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      2921482                      
system.ruby.Directory_Controller.S_GetM.Progress |        1298     34.63%     34.63% |         123      3.28%     37.91% |        1010     26.95%     64.86% |        1317     35.14%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total         3748                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |        1105     16.69%     16.69% |        1366     20.63%     37.32% |        1410     21.29%     58.61% |        2741     41.39%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total         6622                      
system.ruby.Directory_Controller.S_GetM.allocTBE |       15272     24.31%     24.31% |       15589     24.82%     49.13% |       16547     26.34%     75.48% |       15401     24.52%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        62809                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |       15272     24.31%     24.31% |       15589     24.82%     49.13% |       16547     26.34%     75.48% |       15401     24.52%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        62809                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |        1769     18.22%     18.22% |        2218     22.85%     41.07% |        2129     21.93%     63.00% |        3592     37.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total         9708                      
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in |           2     18.18%     18.18% |           0      0.00%     18.18% |           5     45.45%     63.64% |           4     36.36%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in::total           11                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         338    100.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total          338                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |         169      9.11%      9.11% |         136      7.33%     16.43% |         547     29.47%     45.91% |        1004     54.09%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         1856                      
system.ruby.Directory_Controller.Stallreqto_in |        7513     17.83%     17.83% |        9051     21.48%     39.31% |       10620     25.20%     64.51% |       14954     35.49%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        42138                      
system.ruby.Directory_Controller.allocTBE |     1594279     24.93%     24.93% |     1624830     25.41%     50.34% |     1587899     24.83%     75.17% |     1588009     24.83%    100.00%
system.ruby.Directory_Controller.allocTBE::total      6395017                      
system.ruby.Directory_Controller.deallocTBE |     1594279     24.93%     24.93% |     1624829     25.41%     50.34% |     1587899     24.83%     75.17% |     1588009     24.83%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      6395016                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1997377173                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1997377173    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1997377173                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1997778089                      
system.ruby.IFETCH.latency_hist_seqr     |  1997778089    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1997778089                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       400916                      
system.ruby.IFETCH.miss_latency_hist_seqr |      400916    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       400916                      
system.ruby.L1Cache_Controller.I.allocI_load |      586572     24.86%     24.86% |      605882     25.68%     50.53% |      572071     24.24%     74.78% |      595169     25.22%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      2359694                      
system.ruby.L1Cache_Controller.I.allocI_store |      133404     22.28%     22.28% |      153468     25.63%     47.92% |      165265     27.61%     75.52% |      146537     24.48%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       598674                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |      718952     24.34%     24.34% |      758332     25.67%     50.00% |      736340     24.92%     74.93% |      740697     25.07%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      2954321                      
system.ruby.L1Cache_Controller.I_store.Progress |        2153     46.83%     46.83% |         862     18.75%     65.59% |         884     19.23%     84.82% |         698     15.18%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         4597                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |         334     23.70%     23.70% |         366     25.98%     49.68% |         323     22.92%     72.60% |         386     27.40%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total         1409                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    17936708     24.49%     24.49% |    18527855     25.30%     49.80% |    17831786     24.35%     74.15% |    18932264     25.85%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     73228613                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    14208006     24.23%     24.23% |    15269866     26.04%     50.27% |    14085440     24.02%     74.29% |    15078431     25.71%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     58641743                      
system.ruby.L1Cache_Controller.M.allocTBE |      268702     23.58%     23.58% |      294672     25.86%     49.45% |      291987     25.63%     75.08% |      283966     24.92%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      1139327                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      268860     23.59%     23.59% |      294822     25.86%     49.45% |      292081     25.62%     75.08% |      284105     24.92%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      1139868                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        7047     25.96%     25.96% |        7874     29.00%     54.96% |        7084     26.09%     81.05% |        5144     18.95%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        27149                      
system.ruby.L1Cache_Controller.MloadMEvent |    17936708     24.49%     24.49% |    18527855     25.30%     49.80% |    17831786     24.35%     74.15% |    18932264     25.85%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     73228613                      
system.ruby.L1Cache_Controller.MstoreMEvent |    14208006     24.23%     24.23% |    15269866     26.04%     50.27% |    14085440     24.02%     74.29% |    15078431     25.71%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     58641743                      
system.ruby.L1Cache_Controller.Progress  |      154366     25.28%     25.28% |      154371     25.28%     50.56% |      146053     23.92%     74.48% |      155870     25.52%    100.00%
system.ruby.L1Cache_Controller.Progress::total       610660                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   561951992     24.35%     24.35% |   590494184     25.59%     49.94% |   568197599     24.62%     74.57% |   586802911     25.43%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2307446686                      
system.ruby.L1Cache_Controller.S.allocTBE |      605298     25.03%     25.03% |      623619     25.78%     50.81% |      584195     24.15%     74.97% |      605483     25.03%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      2418595                      
system.ruby.L1Cache_Controller.S.deallocTBE |       19592     31.39%     31.39% |       18605     29.81%     61.21% |       13026     20.87%     82.08% |       11184     17.92%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        62407                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      586572     24.86%     24.86% |      605882     25.68%     50.53% |      572071     24.24%     74.78% |      595168     25.22%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      2359693                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            5                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        1212     27.13%     27.13% |        1367     30.60%     57.72% |        1185     26.52%     84.24% |         704     15.76%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         4468                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           1     16.67%     16.67% |           2     33.33%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            6                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           3     14.29%     14.29% |           7     33.33%     47.62% |          11     52.38%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           21                      
system.ruby.L1Cache_Controller.S_store.Progress |      152212     25.12%     25.12% |      153502     25.33%     50.44% |      145166     23.95%     74.40% |      155172     25.60%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       606052                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |         112     27.79%     27.79% |         119     29.53%     57.32% |          97     24.07%     81.39% |          75     18.61%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total          403                      
system.ruby.L1Cache_Controller.SloadSEvent |   561951992     24.35%     24.35% |   590494184     25.59%     49.94% |   568197599     24.62%     74.57% |   586802911     25.43%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2307446686                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |         446     24.61%     24.61% |         485     26.77%     51.38% |         420     23.18%     74.56% |         461     25.44%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total         1812                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        8262     26.11%     26.11% |        9248     29.23%     55.34% |        8280     26.17%     81.52% |        5848     18.48%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        31638                      
system.ruby.L1Cache_Controller.allocI_load |      586572     24.86%     24.86% |      605882     25.68%     50.53% |      572071     24.24%     74.78% |      595169     25.22%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      2359694                      
system.ruby.L1Cache_Controller.allocI_store |      133404     22.28%     22.28% |      153468     25.63%     47.92% |      165265     27.61%     75.52% |      146537     24.48%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       598674                      
system.ruby.L1Cache_Controller.allocTBE  |      874000     24.56%     24.56% |      918291     25.81%     50.37% |      876182     24.63%     75.00% |      889449     25.00%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      3557922                      
system.ruby.L1Cache_Controller.deallocTBE |       19592     31.39%     31.39% |       18605     29.81%     61.21% |       13026     20.87%     82.08% |       11184     17.92%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        62407                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |      718952     24.34%     24.34% |      758332     25.67%     50.00% |      736340     24.92%     74.93% |      740697     25.07%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      2954321                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      586572     24.86%     24.86% |      605882     25.68%     50.53% |      572071     24.24%     74.78% |      595168     25.22%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      2359693                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      268860     23.59%     23.59% |      294822     25.86%     49.45% |      292081     25.62%     75.08% |      284105     24.92%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      1139868                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    383298126                      
system.ruby.LD.hit_latency_hist_seqr     |   383298126    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    383298126                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    385256903                      
system.ruby.LD.latency_hist_seqr         |   385256903    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     385256903                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      1958777                      
system.ruby.LD.miss_latency_hist_seqr    |     1958777    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      1958777                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      2087959                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     2087959    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      2087959                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      2186592                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     2186592    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      2186592                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        98633                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       98633    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        98633                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      2186592                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     2186592    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      2186592                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      2186592                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     2186592    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      2186592                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      3209953                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     3209953    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      3209953                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      3228256                      
system.ruby.RMW_Read.latency_hist_seqr   |     3228256    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      3228256                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        18303                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       18303    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        18303                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     51157239                      
system.ruby.ST.hit_latency_hist_seqr     |    51157239    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     51157239                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     52180171                      
system.ruby.ST.latency_hist_seqr         |    52180171    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      52180171                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      1022932                      
system.ruby.ST.miss_latency_hist_seqr    |     1022932    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      1022932                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.003305                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.985003                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.001213                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5081.555800                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000816                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999765                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.003709                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  2999.998161                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  6057.602881                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000817                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999696                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.003372                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.934945                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.001246                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5055.362293                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000829                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999995                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.003777                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  2999.999586                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000034                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  5535.744425                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000831                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999933                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.003297                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.939945                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.001230                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5116.467664                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000812                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999762                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.003689                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  2999.998192                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  6173.636431                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000814                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999701                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.003295                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.993908                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.001263                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5046.634238                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000814                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999996                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.003692                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  2999.999591                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  6326.479824                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000815                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999934                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   2439317042                      
system.ruby.hit_latency_hist_seqr        |  2439317042    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   2439317042                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            73                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     3.239717                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6479.294336                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.450604                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1147.578231                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001133                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.002154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16506.626768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.843707                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            70                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs    62.955573                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6555.792490                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.473642                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1225.528929                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.001189                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.001333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000669                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16531.420366                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.925918                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            54                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs    16.113823                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6530.007107                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.455760                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1244.212227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.001152                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.002367                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000647                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16476.366799                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.835545                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            52                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs    37.812110                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6544.205914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.471059                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1220.045922                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.001171                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.639571                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000658                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16510.116743                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.127327                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     2442816603                      
system.ruby.latency_hist_seqr            |  2442816603    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       2442816603                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      3499561                      
system.ruby.miss_latency_hist_seqr       |     3499561    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      3499561                      
system.ruby.network.average_flit_latency    16.519153                      
system.ruby.network.average_flit_network_latency    12.336857                      
system.ruby.network.average_flit_queueing_latency     4.182296                      
system.ruby.network.average_flit_vnet_latency |   14.953041                       |    5.041687                       |    9.928550                      
system.ruby.network.average_flit_vqueue_latency |    5.717229                       |    6.000012                       |    1.000148                      
system.ruby.network.average_hops             1.015580                      
system.ruby.network.average_packet_latency    15.493522                      
system.ruby.network.average_packet_network_latency    12.037847                      
system.ruby.network.average_packet_queueing_latency     3.455675                      
system.ruby.network.average_packet_vnet_latency |   24.049902                       |    5.041687                       |    8.254540                      
system.ruby.network.average_packet_vqueue_latency |    5.551597                       |    6.000012                       |    1.000102                      
system.ruby.network.avg_link_utilization     0.069500                      
system.ruby.network.avg_vc_load          |    0.029723     42.77%     42.77% |    0.003503      5.04%     47.81% |    0.003345      4.81%     52.62% |    0.003258      4.69%     57.31% |    0.005011      7.21%     64.52% |    0.000558      0.80%     65.32% |    0.000554      0.80%     66.12% |    0.000554      0.80%     66.91% |    0.017057     24.54%     91.46% |    0.002117      3.05%     94.50% |    0.001925      2.77%     97.27% |    0.001895      2.73%    100.00%
system.ruby.network.avg_vc_load::total       0.069500                      
system.ruby.network.ext_in_link_utilization     31428438                      
system.ruby.network.ext_out_link_utilization     31428438                      
system.ruby.network.flit_network_latency |   269169706                       |    15224066                       |   103334366                      
system.ruby.network.flit_queueing_latency |   102915843                       |    18117857                       |    10409337                      
system.ruby.network.flits_injected       |    18001001     57.28%     57.28% |     3019637      9.61%     66.88% |    10407800     33.12%    100.00%
system.ruby.network.flits_injected::total     31428438                      
system.ruby.network.flits_received       |    18001001     57.28%     57.28% |     3019637      9.61%     66.88% |    10407800     33.12%    100.00%
system.ruby.network.flits_received::total     31428438                      
system.ruby.network.int_link_utilization     31918105                      
system.ruby.network.packet_network_latency |    90261902                       |    15224066                       |    52269465                      
system.ruby.network.packet_queueing_latency |    20835747                       |    18117857                       |     6332857                      
system.ruby.network.packets_injected     |     3753109     28.64%     28.64% |     3019637     23.04%     51.68% |     6332208     48.32%    100.00%
system.ruby.network.packets_injected::total     13104954                      
system.ruby.network.packets_received     |     3753109     28.64%     28.64% |     3019637     23.04%     51.68% |     6332208     48.32%    100.00%
system.ruby.network.packets_received::total     13104954                      
system.ruby.network.routers0.buffer_reads     15677349                      
system.ruby.network.routers0.buffer_writes     15677349                      
system.ruby.network.routers0.crossbar_activity     15677349                      
system.ruby.network.routers0.sw_input_arbiter_activity     15701961                      
system.ruby.network.routers0.sw_output_arbiter_activity     15677349                      
system.ruby.network.routers1.buffer_reads     16092312                      
system.ruby.network.routers1.buffer_writes     16092312                      
system.ruby.network.routers1.crossbar_activity     16092312                      
system.ruby.network.routers1.sw_input_arbiter_activity     16117659                      
system.ruby.network.routers1.sw_output_arbiter_activity     16092312                      
system.ruby.network.routers2.buffer_reads     15713165                      
system.ruby.network.routers2.buffer_writes     15713165                      
system.ruby.network.routers2.crossbar_activity     15713165                      
system.ruby.network.routers2.sw_input_arbiter_activity     15737249                      
system.ruby.network.routers2.sw_output_arbiter_activity     15713165                      
system.ruby.network.routers3.buffer_reads     15863717                      
system.ruby.network.routers3.buffer_writes     15863717                      
system.ruby.network.routers3.crossbar_activity     15863717                      
system.ruby.network.routers3.sw_input_arbiter_activity     15887465                      
system.ruby.network.routers3.sw_output_arbiter_activity     15863717                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   2442816604                      
system.ruby.outstanding_req_hist_seqr::mean     1.001940                      
system.ruby.outstanding_req_hist_seqr::gmean     1.001346                      
system.ruby.outstanding_req_hist_seqr::stdev     0.044008                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  2438076425     99.81%     99.81% |     4740179      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   2442816604                      
system.switch_cpus0.Branches                 45857862                       # Number of branches fetched
system.switch_cpus0.committedInsts          338914707                       # Number of instructions committed
system.switch_cpus0.committedOps            622946190                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           94865049                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                53550                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           13203643                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                15755                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.059709                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          486667036                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 4368                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.940291                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1363663414                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1282239821.031960                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    255851978                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    144644858                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     42734368                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     281384289                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            281384289                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    338942193                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    266621148                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1218038                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      81423592.968040                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    411974079                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           411974079                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    797107388                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    286394484                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           93672453                       # Number of load instructions
system.switch_cpus0.num_mem_refs            106846487                       # number of memory refs
system.switch_cpus0.num_store_insts          13174034                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1276914      0.20%      0.20% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        332770572     53.42%     53.62% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1207013      0.19%     53.82% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            40288      0.01%     53.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       83949034     13.48%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            464      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             196      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         1259054      0.20%     67.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             392      0.00%     67.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc         109405      0.02%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            78      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     48747781      7.83%     75.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      8797763      1.41%     76.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      1300201      0.21%     76.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     76.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     36045018      5.79%     82.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     82.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       595538      0.10%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        25698758      4.13%     86.97% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        7209316      1.16%     88.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     67973695     10.91%     99.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      5964718      0.96%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         622946198                       # Class of executed instruction
system.switch_cpus1.Branches                 48045483                       # Number of branches fetched
system.switch_cpus1.committedInsts          356052277                       # Number of instructions committed
system.switch_cpus1.committedOps            654035589                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           99776118                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                59766                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           14078868                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                19662                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.009129                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          511091234                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 4416                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.990871                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1363663648                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1351214200.009166                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    267362651                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    152071296                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     44487419                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     294514239                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            294514239                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    354304082                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    279056399                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1409703                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      12449447.990834                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    433198907                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           433198907                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    839206230                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    301227546                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           98529300                       # Number of load instructions
system.switch_cpus1.num_mem_refs            112570513                       # number of memory refs
system.switch_cpus1.num_store_insts          14041213                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      1190601      0.18%      0.18% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        349826971     53.49%     53.67% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1269792      0.19%     53.86% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            33046      0.01%     53.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       87912611     13.44%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            208      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              56      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         1294667      0.20%     67.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             112      0.00%     67.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc         136937      0.02%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            24      0.00%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     51002417      7.80%     75.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      9242545      1.41%     76.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      1363179      0.21%     76.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     37578808      5.75%     82.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     82.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       613149      0.09%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     82.79% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        27283515      4.17%     86.96% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        7826182      1.20%     88.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     71245785     10.89%     99.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      6215031      0.95%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         654035636                       # Class of executed instruction
system.switch_cpus2.Branches                 46171831                       # Number of branches fetched
system.switch_cpus2.committedInsts          342570661                       # Number of instructions committed
system.switch_cpus2.committedOps            628204438                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           95699507                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                52179                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           13184979                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                22313                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.045784                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          491862878                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 4394                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.954216                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1363584084                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1301154049.782668                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    258446550                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    146717688                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     43231657                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     282909405                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            282909405                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    340826826                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    268089414                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1107754                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      62430034.217332                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    416395357                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           416395357                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    805075856                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    290102675                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           94471739                       # Number of load instructions
system.switch_cpus2.num_mem_refs            107614472                       # number of memory refs
system.switch_cpus2.num_store_insts          13142733                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      1175510      0.19%      0.19% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        336253749     53.53%     53.71% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1320143      0.21%     53.92% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            40214      0.01%     53.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       84325045     13.42%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            464      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             136      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         1258736      0.20%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             272      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc         165094      0.03%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            50      0.00%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     49025949      7.80%     75.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      8897814      1.42%     76.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      1355350      0.22%     77.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     36176294      5.76%     82.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       595196      0.09%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     82.87% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        26065359      4.15%     87.02% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7221156      1.15%     88.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     68406380     10.89%     99.06% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      5921577      0.94%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         628204488                       # Class of executed instruction
system.switch_cpus3.Branches                 47981579                       # Number of branches fetched
system.switch_cpus3.committedInsts          354167622                       # Number of instructions committed
system.switch_cpus3.committedOps            649925956                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           99298290                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                58146                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           13979219                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                19304                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.016045                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          508174634                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 4514                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.983955                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1363663616                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1341784139.529537                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    267375519                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    151825415                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     44620804                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     291424207                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            291424207                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    350730894                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    276171648                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1307441                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      21879476.470463                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    431502951                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           431502951                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    834812222                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    300448536                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           98070783                       # Number of load instructions
system.switch_cpus3.num_mem_refs            112013780                       # number of memory refs
system.switch_cpus3.num_store_insts          13942997                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      1190856      0.18%      0.18% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        348245536     53.58%     53.77% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         1266423      0.19%     53.96% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            43020      0.01%     53.97% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       86950945     13.38%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            320      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              56      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         1278121      0.20%     67.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     67.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             112      0.00%     67.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc         136652      0.02%     67.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            24      0.00%     67.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     67.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     50504861      7.77%     75.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     75.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     75.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      9156125      1.41%     76.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      1346440      0.21%     76.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     37187819      5.72%     82.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     82.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       604922      0.09%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     82.77% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        27559839      4.24%     87.01% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        7846939      1.21%     88.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     70510944     10.85%     99.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      6096058      0.94%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         649926012                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           88                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           44                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 709473602.295455                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 353731187.304592                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     16739500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    996072500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           44                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 650584327000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  31216838501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99886196782500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           56                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           27                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 386894444.444444                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 326384275.876356                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     12161000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    996200500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           27                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 670892086001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  10446150000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99886659712000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          109                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           54                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 753922287.037037                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 340470917.438219                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           54    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      2770000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    994309000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           54                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 639817238001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  40711803500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99887468906500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           21                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean    622472400                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 388417524.748877                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      1503000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    995977500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 675327765501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   6224724000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99886445458500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 681831824501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 681831824501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 681831824501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 681831824501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      2993728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           2993728                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        46777                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              46777                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      4390713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              4390713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      4390713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             4390713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     46777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000603500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             268610                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      46777                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    46777                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             2808                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3103                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             2973                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             2926                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3122                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             2932                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             2669                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             2896                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             2999                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             2741                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            2839                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            3140                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            2931                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            2889                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3057                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            2752                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   443628457                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 233885000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1320697207                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     9483.90                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28233.90                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   32291                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                69.03                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                46777                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  44070                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   2591                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    112                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        14479                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   206.719249                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   145.866761                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   181.420661                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         6027     41.63%     41.63% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         3537     24.43%     66.05% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         1925     13.30%     79.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1364      9.42%     88.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1072      7.40%     96.17% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          382      2.64%     98.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          113      0.78%     99.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           51      0.35%     99.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            8      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        14479                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               2993728                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                2993728                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        4.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     4.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 681831400000                       # Total gap between requests
system.mem_ctrls2.avgGap                  14576210.53                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      2993728                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 4390713.211708717048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        46777                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1320697207                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28233.90                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   69.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      1061064                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      1061064                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      1061064                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      1061064                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        46777                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        46777                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        46777                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        46777                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   3719063223                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   3719063223                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   3719063223                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   3719063223                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      1107841                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      1107841                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      1107841                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      1107841                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.042224                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.042224                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.042224                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.042224                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 79506.236462                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 79506.236462                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 79506.236462                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 79506.236462                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        46777                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        46777                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        46777                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        46777                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   2767448480                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   2767448480                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   2767448480                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   2767448480                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.042224                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.042224                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.042224                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.042224                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 59162.590162                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 59162.590162                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 59162.590162                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 59162.590162                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       791753                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       791753                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        46777                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        46777                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   3719063223                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   3719063223                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       838530                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       838530                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.055785                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.055785                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 79506.236462                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 79506.236462                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        46777                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        46777                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   2767448480                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   2767448480                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.055785                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.055785                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 59162.590162                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 59162.590162                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       269311                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       269311                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       269311                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       269311                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     42516.302347                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99886166510500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 42516.302347                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.162187                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.162187                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        46777                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        46585                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.178440                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      17772233                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      1107841                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            51436560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            27320205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          166704720                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    53822795520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     16230539670                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    248155426560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      318454223235                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.056849                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 644995596000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  22767680000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  14068548501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            51993480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            27627600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          167283060                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    53822795520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     16197170730                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    248183569440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      318450439830                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.051300                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 645069586251                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  22767680000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  13994558250                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      3008448                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3008448                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        47007                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              47007                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      4412302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              4412302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      4412302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             4412302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     47007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000631500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             269078                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      47007                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    47007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             2886                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3165                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3006                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             2978                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3131                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             2941                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             2662                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             2908                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             2991                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             2720                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            2863                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            3142                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            2904                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            2896                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3054                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            2760                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   463609704                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 235035000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1344990954                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     9862.57                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               28612.57                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   32227                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                68.56                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                47007                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  44208                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   2690                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    107                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        14778                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   203.567465                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   144.387122                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   179.075098                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         6162     41.70%     41.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         3720     25.17%     66.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         1953     13.22%     80.09% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1398      9.46%     89.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1032      6.98%     96.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          333      2.25%     98.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           96      0.65%     99.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           69      0.47%     99.90% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           15      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        14778                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               3008448                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3008448                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        4.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     4.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 681830873000                       # Total gap between requests
system.mem_ctrls3.avgGap                  14504879.55                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      3008448                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 4412302.113063934259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        47007                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1344990954                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     28612.57                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   68.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      1062527                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      1062527                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      1062527                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      1062527                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        47007                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        47007                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        47007                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        47007                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   3755317993                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   3755317993                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   3755317993                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   3755317993                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      1109534                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      1109534                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      1109534                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      1109534                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.042366                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.042366                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.042366                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.042366                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 79888.484545                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 79888.484545                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 79888.484545                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 79888.484545                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        47007                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        47007                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        47007                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        47007                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   2798925999                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   2798925999                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   2798925999                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   2798925999                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.042366                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.042366                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.042366                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.042366                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 59542.748931                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 59542.748931                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 59542.748931                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 59542.748931                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       792104                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       792104                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        47007                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        47007                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   3755317993                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   3755317993                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       839111                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       839111                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.056020                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.056020                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 79888.484545                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 79888.484545                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        47007                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        47007                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   2798925999                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   2798925999                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.056020                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.056020                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 59542.748931                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 59542.748931                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       270423                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       270423                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       270423                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       270423                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     42725.176854                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99886166192500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 42725.176854                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.162984                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.162984                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        47007                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        46829                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.179317                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      17799551                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      1109534                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            51822120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            27536520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          166576200                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    53822795520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     16224992430                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    248159933280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      318453656070                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.056017                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 645008261751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  22767680000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  14055882750                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            53707080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            28545990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          169053780                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    53822795520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     16255256580                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    248134777440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      318464136390                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.071388                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 644941018251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  22767680000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  14123126250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      2993088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2993088                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        46767                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              46767                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      4389775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              4389775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      4389775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             4389775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     46767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000667500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             268598                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      46767                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    46767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             2801                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             3111                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             2973                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             2943                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3107                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             2935                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             2669                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             2889                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             2998                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2732                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            2838                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3151                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            2938                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            2879                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            2760                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   441890461                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 233835000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1318771711                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9448.77                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               28198.77                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   32301                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                69.07                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                46767                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  44119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   2550                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     94                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        14462                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   206.944544                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   145.971084                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   181.577426                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         6029     41.69%     41.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         3511     24.28%     65.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1926     13.32%     79.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1394      9.64%     88.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1039      7.18%     96.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          390      2.70%     98.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          110      0.76%     99.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           55      0.38%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            8      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        14462                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               2993088                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                2993088                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        4.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     4.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 681831151000                       # Total gap between requests
system.mem_ctrls0.avgGap                  14579321.98                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      2993088                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 4389774.563823707402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        46767                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1318771711                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     28198.77                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   69.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      1065608                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      1065608                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      1065608                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      1065608                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        46767                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        46767                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        46767                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        46767                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   3716585233                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   3716585233                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   3716585233                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   3716585233                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      1112375                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      1112375                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      1112375                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      1112375                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.042042                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.042042                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.042042                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.042042                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79470.251096                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79470.251096                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79470.251096                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79470.251096                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        46767                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        46767                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        46767                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        46767                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   2765177996                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   2765177996                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   2765177996                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   2765177996                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.042042                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.042042                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.042042                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.042042                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 59126.691813                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 59126.691813                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 59126.691813                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 59126.691813                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       796279                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       796279                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        46767                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        46767                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   3716585233                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   3716585233                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       843046                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       843046                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.055474                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.055474                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79470.251096                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79470.251096                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        46767                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        46767                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   2765177996                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   2765177996                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.055474                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.055474                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 59126.691813                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 59126.691813                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       269329                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       269329                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       269329                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       269329                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     42505.559401                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99886166517500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 42505.559401                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.162146                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.162146                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        46767                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        46589                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.178402                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      17844767                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      1112375                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            51265200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            27236715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          166640460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    53822795520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     16238368050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    248148874560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      318455180505                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.058253                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 644979583752                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  22767680000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  14084560749                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            52022040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            27646575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          167275920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    53822795520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     16247017230                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    248141543040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      318458300325                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.062828                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 644960203250                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  22767680000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  14103941251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      3010304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3010304                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        47036                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              47036                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      4415024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              4415024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      4415024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             4415024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     47036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000665500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             269138                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      47036                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    47036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             2885                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3029                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             2975                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3134                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             2948                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             2650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             2922                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             2994                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             2705                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            2856                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            3148                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            2933                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            2904                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3045                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            2754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   456140709                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 235180000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1338065709                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9697.69                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28447.69                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   32258                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.58                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                47036                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  44242                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   2677                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    112                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        14777                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   203.711173                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   144.276453                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   179.228896                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6214     42.05%     42.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         3598     24.35%     66.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         2004     13.56%     79.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1437      9.72%     89.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1026      6.94%     96.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          324      2.19%     98.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           84      0.57%     99.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           70      0.47%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           20      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        14777                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               3010304                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3010304                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        4.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     4.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 681828748000                       # Total gap between requests
system.mem_ctrls1.avgGap                  14495891.40                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      3010304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 4415024.191930461675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        47036                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1338065709                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     28447.69                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   68.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      1083647                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      1083647                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      1083647                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      1083647                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        47036                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        47036                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        47036                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        47036                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   3749891964                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   3749891964                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   3749891964                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   3749891964                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      1130683                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      1130683                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      1130683                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      1130683                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.041600                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.041600                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.041600                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.041600                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79723.870312                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79723.870312                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79723.870312                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79723.870312                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        47036                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        47036                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        47036                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        47036                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   2792911722                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   2792911722                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   2792911722                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   2792911722                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.041600                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.041600                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.041600                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.041600                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 59378.172506                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 59378.172506                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 59378.172506                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 59378.172506                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       811405                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       811405                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        47036                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        47036                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   3749891964                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   3749891964                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       858441                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       858441                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.054792                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.054792                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79723.870312                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79723.870312                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        47036                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        47036                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   2792911722                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   2792911722                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.054792                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.054792                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 59378.172506                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 59378.172506                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       272242                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       272242                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       272242                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       272242                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     42742.092875                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99886166193500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 42742.092875                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.163048                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.163048                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        47036                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        46843                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.179428                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      18137964                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      1130683                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            52221960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            27752835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          166640460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    53822795520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     16227670860                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    248157636960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      318454718595                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.057575                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 645002424750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  22767680000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  14061719751                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            53292960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            28325880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          169196580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    53822795520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     16292263830                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    248103612960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      318469487730                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.079236                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 644860589252                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  22767680000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  14203555249                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  209                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 209                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3084                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3084                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1446                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1610                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         2098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          204                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          204                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2892                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2933                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          203                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3587                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2916                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2956                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 100567997948001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1839317                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1812838                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              256500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             2060795                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1079000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             1638500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1112500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               76000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1103000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1815803                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
