{
  "design": {
    "design_info": {
      "boundary_crc": "0xF9BCC1615942167A",
      "device": "xczu28dr-ffvg1517-2-e",
      "gen_directory": "../../../../gateware_v15.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "usp_rf_data_converter_0": "",
      "clk_wiz_256MHz": "",
      "ps8_0_axi_periph99M": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "tier2_xbar_3": "",
        "tier2_xbar_4": "",
        "tier2_xbar_5": "",
        "tier2_xbar_6": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "i03_couplers": {},
        "i04_couplers": {},
        "i05_couplers": {},
        "i06_couplers": {},
        "s00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {},
        "m16_couplers": {},
        "m17_couplers": {},
        "m18_couplers": {},
        "m19_couplers": {},
        "m20_couplers": {},
        "m21_couplers": {},
        "m22_couplers": {},
        "m23_couplers": {},
        "m24_couplers": {},
        "m25_couplers": {},
        "m26_couplers": {},
        "m27_couplers": {},
        "m28_couplers": {},
        "m29_couplers": {},
        "m30_couplers": {},
        "m31_couplers": {},
        "m32_couplers": {},
        "m33_couplers": {},
        "m34_couplers": {},
        "m35_couplers": {},
        "m36_couplers": {},
        "m37_couplers": {},
        "m38_couplers": {},
        "m39_couplers": {},
        "m40_couplers": {},
        "m41_couplers": {},
        "m42_couplers": {},
        "m43_couplers": {},
        "m44_couplers": {},
        "m45_couplers": {},
        "m46_couplers": {},
        "m47_couplers": {},
        "m48_couplers": {},
        "m49_couplers": {}
      },
      "rst_ps8_0_99M": "",
      "bool_one_0": "",
      "proc_sys_reset_256MHz": "",
      "ethWrapPort0": {
        "w_max_count": "",
        "blk_mem_gen_0": "",
        "r_max_count": "",
        "c_shift_ram_0": "",
        "c_accum_0": "",
        "eth_regs_0": "",
        "eth_buffer_0": ""
      },
      "xlconstant_2": "",
      "xlconstant_3": "",
      "xlconstant_5": "",
      "clk_wiz_125MHz": "",
      "xlconcat_2": "",
      "xlconstant_4": "",
      "xlconstant_1": "",
      "gmii_to_rgmii_0": "",
      "clk_wiz_2": "",
      "ps8_0_axi_periph256M": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_cc": ""
        },
        "m02_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_cc": ""
        },
        "m04_couplers": {
          "auto_cc": ""
        },
        "m05_couplers": {
          "auto_cc": ""
        },
        "m06_couplers": {
          "auto_cc": ""
        },
        "m07_couplers": {
          "auto_cc": ""
        },
        "m08_couplers": {
          "auto_cc": ""
        },
        "m09_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "axi_iic_0": "",
      "chan1": {
        "receive1_3_0": "",
        "c_shift_ram_4": "",
        "xlconcat_1": "",
        "psb3_0_0": "",
        "const_zero31": "",
        "xlconcat_6": "",
        "xlconstant_7": "",
        "snap_data_capture": {
          "const_65472": "",
          "c_shift_ram_2": "",
          "axi_bram_ctrl_0": "",
          "axi_bram_ctrl_1": "",
          "c_shift_ram_3": "",
          "getAccumCtrl_0": "",
          "bool_zero": "",
          "xlconcat_3": "",
          "blk_mem_gen_0": "",
          "blk_mem_gen_1": "",
          "bool_one": "",
          "xlconcat_DataConv": "",
          "c_shift_ram_0": "",
          "c_shift_ram_1": "",
          "axibramx32v2_0": "",
          "xlconcat_4": ""
        },
        "GPIO": {
          "xlslice_mix_dp": "",
          "xlslice_beat_we0": "",
          "we_odd_9": "",
          "we_even_1": "",
          "axi_gpio_6": "",
          "xlslice_getAccumChan": "",
          "axi_gpio_7": "",
          "we_even_2": "",
          "xlslice_beat_we1": "",
          "xlslice_fft_scale": "",
          "xlslice_beat_we2": "",
          "we_even_3": "",
          "axi_gpio_8": "",
          "xlslice_0": "",
          "start": "",
          "axi_gpio_9": "",
          "we_even_4": "",
          "xlslice_beat_we3": "",
          "xlslice_1": "",
          "we_odd_10": "",
          "xlslice_beat_addr": "",
          "xlslice_bin_sel_we": "",
          "we_odd_11": "",
          "we_odd_1": "",
          "xlslice_getAccum_rst": "",
          "xlslice_beat_dphi": "",
          "xlslice_3": "",
          "we_odd_2": "",
          "we_odd_12": "",
          "we_odd_13": "",
          "we_odd_3": "",
          "axi_gpio_0": "",
          "xlslice_4": "",
          "axi_gpio_1": "",
          "we_odd_4": "",
          "we_odd_14": "",
          "we_odd_5": "",
          "axi_gpio_2": "",
          "xlslice_bin_sel_addr": "",
          "axi_gpio_3": "",
          "reset": "",
          "we_odd_6": "",
          "xlslice_bin_sel_data0": "",
          "we_odd_7": "",
          "axi_gpio_4": "",
          "axi_gpio_10": "",
          "xlslice_acc_length": "",
          "we_odd_8": "",
          "xlslice_bin_sel_data1": "",
          "xlslice_bramx32v2_start": "",
          "axi_gpio_5": "",
          "xlslice_PSBscaleC": ""
        },
        "psb_out_post": {
          "xlslice_10": "",
          "xlconstant_0": "",
          "xlslice_11": "",
          "xlslice_2": "",
          "xlslice_12": "",
          "xlslice_13": "",
          "xlslice_14": "",
          "xlconcat_psbim0": "",
          "xlconcat_psbim1": "",
          "xlconcat_psbre0": "",
          "xlslice_15": "",
          "xlslice_5": "",
          "xlconcat_psbim2": "",
          "xlslice_16": "",
          "xlslice_6": "",
          "xlconcat_psbre1": "",
          "xlconcat_psbre2": "",
          "xlslice_17": "",
          "xlslice_7": "",
          "xlconcat_psbim3": "",
          "xlslice_18": "",
          "xlslice_8": "",
          "xlconcat_psbre3": "",
          "xlslice_19": "",
          "xlslice_9": "",
          "scaler_16bits_1": ""
        },
        "fine_nco": {
          "xlslice_im0": "",
          "xlslice_im1": "",
          "xlslice_im2": "",
          "xlconcat_0": "",
          "xlslice_re0": "",
          "xlslice_im3": "",
          "xlslice_re1": "",
          "xlslice_re2": "",
          "cordic_mix_v2_ADC": "",
          "cordic_mix_v2_DAC": "",
          "xlslice_re3": ""
        }
      },
      "chan2": {
        "receive1_3_0": "",
        "c_shift_ram_4": "",
        "xlconcat_1": "",
        "psb3_0_0": "",
        "const_zero31": "",
        "xlconcat_6": "",
        "xlconstant_7": "",
        "snap_data_capture": {
          "const_65472": "",
          "c_shift_ram_2": "",
          "axi_bram_ctrl_0": "",
          "axi_bram_ctrl_1": "",
          "c_shift_ram_3": "",
          "getAccumCtrl_0": "",
          "bool_zero": "",
          "xlconcat_3": "",
          "blk_mem_gen_0": "",
          "blk_mem_gen_1": "",
          "bool_one": "",
          "xlconcat_DataConv": "",
          "c_shift_ram_0": "",
          "c_shift_ram_1": "",
          "axibramx32v2_0": "",
          "xlconcat_4": ""
        },
        "GPIO": {
          "xlslice_mix_dp": "",
          "xlslice_beat_we0": "",
          "we_odd_9": "",
          "we_even_1": "",
          "axi_gpio_6": "",
          "xlslice_getAccumChan": "",
          "axi_gpio_7": "",
          "we_even_2": "",
          "xlslice_beat_we1": "",
          "xlslice_fft_scale": "",
          "xlslice_beat_we2": "",
          "we_even_3": "",
          "axi_gpio_8": "",
          "xlslice_0": "",
          "start": "",
          "axi_gpio_9": "",
          "we_even_4": "",
          "xlslice_beat_we3": "",
          "xlslice_1": "",
          "we_odd_10": "",
          "xlslice_beat_addr": "",
          "xlslice_bin_sel_we": "",
          "we_odd_11": "",
          "we_odd_1": "",
          "xlslice_getAccum_rst": "",
          "xlslice_beat_dphi": "",
          "xlslice_3": "",
          "we_odd_2": "",
          "we_odd_12": "",
          "we_odd_13": "",
          "we_odd_3": "",
          "axi_gpio_0": "",
          "xlslice_4": "",
          "axi_gpio_1": "",
          "we_odd_4": "",
          "we_odd_14": "",
          "we_odd_5": "",
          "axi_gpio_2": "",
          "xlslice_bin_sel_addr": "",
          "axi_gpio_3": "",
          "reset": "",
          "we_odd_6": "",
          "xlslice_bin_sel_data0": "",
          "we_odd_7": "",
          "axi_gpio_4": "",
          "axi_gpio_10": "",
          "xlslice_acc_length": "",
          "we_odd_8": "",
          "xlslice_bin_sel_data1": "",
          "xlslice_bramx32v2_start": "",
          "axi_gpio_5": "",
          "xlslice_PSBscaleC": ""
        },
        "psb_out_post": {
          "xlslice_10": "",
          "xlconstant_0": "",
          "xlslice_11": "",
          "xlslice_2": "",
          "xlslice_12": "",
          "xlslice_13": "",
          "xlslice_14": "",
          "xlconcat_psbim0": "",
          "xlconcat_psbim1": "",
          "xlconcat_psbre0": "",
          "xlslice_15": "",
          "xlslice_5": "",
          "xlconcat_psbim2": "",
          "xlslice_16": "",
          "xlslice_6": "",
          "xlconcat_psbre1": "",
          "xlconcat_psbre2": "",
          "xlslice_17": "",
          "xlslice_7": "",
          "xlconcat_psbim3": "",
          "xlslice_18": "",
          "xlslice_8": "",
          "xlconcat_psbre3": "",
          "xlslice_19": "",
          "xlslice_9": "",
          "scaler_16bits_1": ""
        },
        "fine_nco": {
          "xlslice_im0": "",
          "xlslice_im1": "",
          "xlslice_im2": "",
          "xlconcat_0": "",
          "xlslice_re0": "",
          "xlslice_im3": "",
          "xlslice_re1": "",
          "xlslice_re2": "",
          "cordic_mix_v2_ADC": "",
          "cordic_mix_v2_DAC": "",
          "xlslice_re3": ""
        }
      },
      "chan3": {
        "receive1_3_0": "",
        "c_shift_ram_4": "",
        "xlconcat_1": "",
        "psb3_0_0": "",
        "const_zero31": "",
        "xlconcat_6": "",
        "xlconstant_7": "",
        "snap_data_capture": {
          "const_65472": "",
          "c_shift_ram_2": "",
          "axi_bram_ctrl_0": "",
          "axi_bram_ctrl_1": "",
          "c_shift_ram_3": "",
          "getAccumCtrl_0": "",
          "bool_zero": "",
          "xlconcat_3": "",
          "blk_mem_gen_0": "",
          "blk_mem_gen_1": "",
          "bool_one": "",
          "xlconcat_DataConv": "",
          "c_shift_ram_0": "",
          "c_shift_ram_1": "",
          "axibramx32v2_0": "",
          "xlconcat_4": ""
        },
        "GPIO": {
          "xlslice_mix_dp": "",
          "xlslice_beat_we0": "",
          "we_odd_9": "",
          "we_even_1": "",
          "axi_gpio_6": "",
          "xlslice_getAccumChan": "",
          "axi_gpio_7": "",
          "we_even_2": "",
          "xlslice_beat_we1": "",
          "xlslice_fft_scale": "",
          "xlslice_beat_we2": "",
          "we_even_3": "",
          "axi_gpio_8": "",
          "xlslice_0": "",
          "start": "",
          "axi_gpio_9": "",
          "we_even_4": "",
          "xlslice_beat_we3": "",
          "xlslice_1": "",
          "we_odd_10": "",
          "xlslice_beat_addr": "",
          "xlslice_bin_sel_we": "",
          "we_odd_11": "",
          "we_odd_1": "",
          "xlslice_getAccum_rst": "",
          "xlslice_beat_dphi": "",
          "xlslice_3": "",
          "we_odd_2": "",
          "we_odd_12": "",
          "we_odd_13": "",
          "we_odd_3": "",
          "axi_gpio_0": "",
          "xlslice_4": "",
          "axi_gpio_1": "",
          "we_odd_4": "",
          "we_odd_14": "",
          "we_odd_5": "",
          "axi_gpio_2": "",
          "xlslice_bin_sel_addr": "",
          "axi_gpio_3": "",
          "reset": "",
          "we_odd_6": "",
          "xlslice_bin_sel_data0": "",
          "we_odd_7": "",
          "axi_gpio_4": "",
          "axi_gpio_10": "",
          "xlslice_acc_length": "",
          "we_odd_8": "",
          "xlslice_bin_sel_data1": "",
          "xlslice_bramx32v2_start": "",
          "axi_gpio_5": "",
          "xlslice_PSBscaleC": ""
        },
        "psb_out_post": {
          "xlslice_10": "",
          "xlconstant_0": "",
          "xlslice_11": "",
          "xlslice_2": "",
          "xlslice_12": "",
          "xlslice_13": "",
          "xlslice_14": "",
          "xlconcat_psbim0": "",
          "xlconcat_psbim1": "",
          "xlconcat_psbre0": "",
          "xlslice_15": "",
          "xlslice_5": "",
          "xlconcat_psbim2": "",
          "xlslice_16": "",
          "xlslice_6": "",
          "xlconcat_psbre1": "",
          "xlconcat_psbre2": "",
          "xlslice_17": "",
          "xlslice_7": "",
          "xlconcat_psbim3": "",
          "xlslice_18": "",
          "xlslice_8": "",
          "xlconcat_psbre3": "",
          "xlslice_19": "",
          "xlslice_9": "",
          "scaler_16bits_1": ""
        },
        "fine_nco": {
          "xlslice_im0": "",
          "xlslice_im1": "",
          "xlslice_im2": "",
          "xlconcat_0": "",
          "xlslice_re0": "",
          "xlslice_im3": "",
          "xlslice_re1": "",
          "xlslice_re2": "",
          "cordic_mix_v2_ADC": "",
          "cordic_mix_v2_DAC": "",
          "xlslice_re3": ""
        }
      },
      "chan4": {
        "receive1_3_0": "",
        "c_shift_ram_4": "",
        "xlconcat_1": "",
        "psb3_0_0": "",
        "const_zero31": "",
        "xlconcat_6": "",
        "xlconstant_7": "",
        "snap_data_capture": {
          "const_65472": "",
          "c_shift_ram_2": "",
          "axi_bram_ctrl_0": "",
          "axi_bram_ctrl_1": "",
          "c_shift_ram_3": "",
          "getAccumCtrl_0": "",
          "bool_zero": "",
          "xlconcat_3": "",
          "blk_mem_gen_0": "",
          "blk_mem_gen_1": "",
          "bool_one": "",
          "xlconcat_DataConv": "",
          "c_shift_ram_0": "",
          "c_shift_ram_1": "",
          "axibramx32v2_0": "",
          "xlconcat_4": ""
        },
        "GPIO": {
          "xlslice_mix_dp": "",
          "xlslice_beat_we0": "",
          "we_odd_9": "",
          "we_even_1": "",
          "axi_gpio_6": "",
          "xlslice_getAccumChan": "",
          "axi_gpio_7": "",
          "we_even_2": "",
          "xlslice_beat_we1": "",
          "xlslice_fft_scale": "",
          "xlslice_beat_we2": "",
          "we_even_3": "",
          "axi_gpio_8": "",
          "xlslice_0": "",
          "start": "",
          "axi_gpio_9": "",
          "we_even_4": "",
          "xlslice_beat_we3": "",
          "xlslice_1": "",
          "we_odd_10": "",
          "xlslice_beat_addr": "",
          "xlslice_bin_sel_we": "",
          "we_odd_11": "",
          "we_odd_1": "",
          "xlslice_getAccum_rst": "",
          "xlslice_beat_dphi": "",
          "xlslice_3": "",
          "we_odd_2": "",
          "we_odd_12": "",
          "we_odd_13": "",
          "we_odd_3": "",
          "axi_gpio_0": "",
          "xlslice_4": "",
          "axi_gpio_1": "",
          "we_odd_4": "",
          "we_odd_14": "",
          "we_odd_5": "",
          "axi_gpio_2": "",
          "xlslice_bin_sel_addr": "",
          "axi_gpio_3": "",
          "reset": "",
          "we_odd_6": "",
          "xlslice_bin_sel_data0": "",
          "we_odd_7": "",
          "axi_gpio_4": "",
          "axi_gpio_10": "",
          "xlslice_acc_length": "",
          "we_odd_8": "",
          "xlslice_bin_sel_data1": "",
          "xlslice_bramx32v2_start": "",
          "axi_gpio_5": "",
          "xlslice_PSBscaleC": ""
        },
        "psb_out_post": {
          "xlslice_10": "",
          "xlconstant_0": "",
          "xlslice_11": "",
          "xlslice_2": "",
          "xlslice_12": "",
          "xlslice_13": "",
          "xlslice_14": "",
          "xlconcat_psbim0": "",
          "xlconcat_psbim1": "",
          "xlconcat_psbre0": "",
          "xlslice_15": "",
          "xlslice_5": "",
          "xlconcat_psbim2": "",
          "xlslice_16": "",
          "xlslice_6": "",
          "xlconcat_psbre1": "",
          "xlconcat_psbre2": "",
          "xlslice_17": "",
          "xlslice_7": "",
          "xlconcat_psbim3": "",
          "xlslice_18": "",
          "xlslice_8": "",
          "xlconcat_psbre3": "",
          "xlslice_19": "",
          "xlslice_9": "",
          "scaler_16bits_1": ""
        },
        "fine_nco": {
          "xlslice_im0": "",
          "xlslice_im1": "",
          "xlslice_im2": "",
          "xlconcat_0": "",
          "xlslice_re0": "",
          "xlslice_im3": "",
          "xlslice_re1": "",
          "xlslice_re2": "",
          "cordic_mix_v2_ADC": "",
          "cordic_mix_v2_DAC": "",
          "xlslice_re3": ""
        }
      },
      "ethWrapPort1": {
        "w_max_count": "",
        "blk_mem_gen_0": "",
        "r_max_count": "",
        "c_shift_ram_0": "",
        "c_accum_0": "",
        "eth_regs_0": "",
        "eth_buffer_0": ""
      },
      "ethWrapPort2": {
        "w_max_count": "",
        "blk_mem_gen_0": "",
        "r_max_count": "",
        "c_shift_ram_0": "",
        "c_accum_0": "",
        "eth_regs_0": "",
        "eth_buffer_0": ""
      },
      "ethWrapPort3": {
        "w_max_count": "",
        "blk_mem_gen_0": "",
        "r_max_count": "",
        "c_shift_ram_0": "",
        "c_accum_0": "",
        "eth_regs_0": "",
        "eth_buffer_0": ""
      },
      "util_vector_logic_0": "",
      "delay_1_eth_start": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "timestamp": "",
      "udp_control": {
        "en_chan7": "",
        "we1": "",
        "we2": "",
        "we3": "",
        "xlconcat_1": "",
        "xlslice_2": "",
        "util_vector_logic_3": "",
        "en_chan0": "",
        "en_chan1": "",
        "util_vector_logic_4": "",
        "util_vector_logic_5": "",
        "en_chan2": "",
        "en_chan3": "",
        "util_vector_logic_7": "",
        "en_chan4": "",
        "xlconstant_6": "",
        "en_chan5": "",
        "util_vector_logic_8": "",
        "util_vector_logic_9": "",
        "gpio_udp_info_control": "",
        "en_chan6": "",
        "util_vector_logic_6": "",
        "chan_count_logic": {
          "packet_info_chan1": "",
          "packet_info_chan2": "",
          "packet_info_chan3": "",
          "packet_info_chan4": "",
          "ce_info_1": {
            "util_vector_logic_13": "",
            "util_vector_logic_8": "",
            "util_vector_logic_10": "",
            "util_vector_logic_11": ""
          },
          "ce_info_2": {
            "util_vector_logic_13": "",
            "util_vector_logic_8": "",
            "util_vector_logic_10": ""
          },
          "ce_info_3": {
            "util_vector_logic_13": "",
            "util_vector_logic_8": "",
            "util_vector_logic_10": ""
          },
          "ce_info_4": {
            "util_vector_logic_13": "",
            "util_vector_logic_8": ""
          },
          "mux4_7": ""
        },
        "packet_info_logic": {
          "packet_info_chan1": "",
          "packet_info_chan2": "",
          "packet_info_chan3": "",
          "packet_info_chan4": "",
          "ce_info_1": {
            "util_vector_logic_13": "",
            "util_vector_logic_8": "",
            "util_vector_logic_10": "",
            "util_vector_logic_11": ""
          },
          "ce_info_2": {
            "util_vector_logic_13": "",
            "util_vector_logic_8": "",
            "util_vector_logic_10": ""
          },
          "ce_info_3": {
            "util_vector_logic_13": "",
            "util_vector_logic_8": "",
            "util_vector_logic_10": ""
          },
          "ce_info_4": {
            "util_vector_logic_13": "",
            "util_vector_logic_8": ""
          },
          "mux4_7": ""
        },
        "we0": "",
        "d_flip_0": "",
        "d_flip_1": "",
        "d_flip_2": "",
        "d_flip_3": ""
      },
      "receive_timing_0": "",
      "eth_timing_ctrl": "",
      "mapping_ADC_to_chan": {
        "slice_ADC_to_chan1": "",
        "slice_ADC_to_chan2": "",
        "slice_ADC_to_chan3": "",
        "slice_ADC_to_chan4": "",
        "mux4_ADC_to_chan4_Q": "",
        "mux4_ADC_to_chan3_I": "",
        "mux4_ADC_to_chan3_Q": "",
        "mux4_ADC_to_chan4_I": "",
        "mux4_ADC_to_chan1_I": "",
        "mux4_ADC_to_chan1_Q": "",
        "mux4_ADC_to_chan2_I": "",
        "mux4_ADC_to_chan2_Q": ""
      },
      "mapping_chan_to_DAC": {
        "slice_chan_to_DAC1": "",
        "slice_chan_to_DAC2": "",
        "slice_chan_to_DAC3": "",
        "slice_chan_to_DAC4": "",
        "mux4_chan_to_DAC2": "",
        "mux4_chan_to_DAC3": "",
        "mux4_chan_to_DAC4": "",
        "mux4_chan_to_DAC1": ""
      },
      "ethernet_top_0": "",
      "eth_mux_sel_0": "",
      "mux4_src_ip": "",
      "mux4_src_mac": "",
      "mux4_dst_ip": "",
      "mux4_databyte": "",
      "mux4_dst_mac": "",
      "mux4_packet_count": ""
    },
    "interface_ports": {
      "sysref_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
      },
      "adc0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "409600000.0"
          }
        }
      },
      "vin0_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "dac1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "409600000.0"
          }
        }
      },
      "vout13": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin0_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout12": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "default_sysclk2_125mhz": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "mdio_io_port_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
      },
      "rgmii_port_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
      },
      "ref_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "adc1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "409600000.0"
          }
        }
      },
      "vin1_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin1_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout10": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout11": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "iic_rtl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "eth_mdc_3": {
        "direction": "O"
      },
      "eth_mdio_3": {
        "direction": "IO"
      },
      "eth_rst_b_3": {
        "direction": "O"
      },
      "eth_txclk_3": {
        "direction": "O"
      },
      "eth_txctl_3": {
        "direction": "O"
      },
      "eth_txd_3": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "ref_clk_fsel": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ref_clk_oe": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "eth_rxclk_3": {
        "direction": "I"
      },
      "eth_rxctl_3": {
        "direction": "I"
      },
      "eth_rxd_3": {
        "direction": "I",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "design_1_zynq_ultra_ps_e_0_0",
        "xci_path": "ip\\design_1_zynq_ultra_ps_e_0_0\\design_1_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "0"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_21_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_25_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_44_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_44_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_64_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_67_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.999750"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.785446"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "0"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DEVICE_TYPE": {
            "value": "RFSOC"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__GRP_MDIO__IO": {
            "value": "EMIO"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__ENET0__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM0_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "0"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "0"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CSUPMU_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPORT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": "SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware  |  SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": "SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "usp_rf_data_converter_0": {
        "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.5",
        "xci_name": "design_1_usp_rf_data_converter_0_0",
        "xci_path": "ip\\design_1_usp_rf_data_converter_0_0\\design_1_usp_rf_data_converter_0_0.xci",
        "inst_hier_path": "usp_rf_data_converter_0",
        "parameters": {
          "ADC0_Outclk_Freq": {
            "value": "256.000"
          },
          "ADC0_PLL_Enable": {
            "value": "true"
          },
          "ADC0_Refclk_Freq": {
            "value": "409.600"
          },
          "ADC0_Sampling_Rate": {
            "value": "4.096"
          },
          "ADC1_Outclk_Freq": {
            "value": "256.000"
          },
          "ADC1_PLL_Enable": {
            "value": "true"
          },
          "ADC1_Refclk_Freq": {
            "value": "409.600"
          },
          "ADC1_Sampling_Rate": {
            "value": "4.096"
          },
          "ADC_CalOpt_Mode10": {
            "value": "1"
          },
          "ADC_CalOpt_Mode12": {
            "value": "1"
          },
          "ADC_Data_Type00": {
            "value": "1"
          },
          "ADC_Data_Type02": {
            "value": "1"
          },
          "ADC_Data_Type10": {
            "value": "1"
          },
          "ADC_Data_Type12": {
            "value": "1"
          },
          "ADC_Data_Width00": {
            "value": "4"
          },
          "ADC_Data_Width02": {
            "value": "4"
          },
          "ADC_Data_Width10": {
            "value": "4"
          },
          "ADC_Data_Width12": {
            "value": "4"
          },
          "ADC_Decimation_Mode00": {
            "value": "4"
          },
          "ADC_Decimation_Mode02": {
            "value": "4"
          },
          "ADC_Decimation_Mode10": {
            "value": "4"
          },
          "ADC_Decimation_Mode12": {
            "value": "4"
          },
          "ADC_Dither00": {
            "value": "false"
          },
          "ADC_Dither02": {
            "value": "false"
          },
          "ADC_Dither10": {
            "value": "false"
          },
          "ADC_Dither12": {
            "value": "false"
          },
          "ADC_Mixer_Mode00": {
            "value": "0"
          },
          "ADC_Mixer_Mode02": {
            "value": "0"
          },
          "ADC_Mixer_Mode10": {
            "value": "0"
          },
          "ADC_Mixer_Mode12": {
            "value": "0"
          },
          "ADC_Mixer_Type00": {
            "value": "2"
          },
          "ADC_Mixer_Type01": {
            "value": "2"
          },
          "ADC_Mixer_Type02": {
            "value": "2"
          },
          "ADC_Mixer_Type03": {
            "value": "2"
          },
          "ADC_Mixer_Type10": {
            "value": "2"
          },
          "ADC_Mixer_Type11": {
            "value": "2"
          },
          "ADC_Mixer_Type12": {
            "value": "2"
          },
          "ADC_Mixer_Type13": {
            "value": "2"
          },
          "ADC_Nyquist10": {
            "value": "1"
          },
          "ADC_Nyquist12": {
            "value": "1"
          },
          "ADC_Slice02_Enable": {
            "value": "true"
          },
          "ADC_Slice10_Enable": {
            "value": "true"
          },
          "ADC_Slice12_Enable": {
            "value": "true"
          },
          "DAC1_Outclk_Freq": {
            "value": "256.000"
          },
          "DAC1_PLL_Enable": {
            "value": "true"
          },
          "DAC1_Refclk_Freq": {
            "value": "409.600"
          },
          "DAC1_Sampling_Rate": {
            "value": "4.096"
          },
          "DAC_Data_Type12": {
            "value": "0"
          },
          "DAC_Data_Type13": {
            "value": "0"
          },
          "DAC_Data_Width10": {
            "value": "8"
          },
          "DAC_Data_Width11": {
            "value": "8"
          },
          "DAC_Data_Width12": {
            "value": "8"
          },
          "DAC_Data_Width13": {
            "value": "8"
          },
          "DAC_Decoder_Mode10": {
            "value": "1"
          },
          "DAC_Decoder_Mode11": {
            "value": "1"
          },
          "DAC_Decoder_Mode12": {
            "value": "1"
          },
          "DAC_Decoder_Mode13": {
            "value": "1"
          },
          "DAC_Interpolation_Mode10": {
            "value": "4"
          },
          "DAC_Interpolation_Mode11": {
            "value": "4"
          },
          "DAC_Interpolation_Mode12": {
            "value": "4"
          },
          "DAC_Interpolation_Mode13": {
            "value": "4"
          },
          "DAC_Mixer_Mode10": {
            "value": "0"
          },
          "DAC_Mixer_Mode11": {
            "value": "0"
          },
          "DAC_Mixer_Mode12": {
            "value": "0"
          },
          "DAC_Mixer_Mode13": {
            "value": "0"
          },
          "DAC_Mixer_Type10": {
            "value": "2"
          },
          "DAC_Mixer_Type11": {
            "value": "2"
          },
          "DAC_Mixer_Type12": {
            "value": "2"
          },
          "DAC_Mixer_Type13": {
            "value": "2"
          },
          "DAC_Nyquist10": {
            "value": "1"
          },
          "DAC_Nyquist11": {
            "value": "1"
          },
          "DAC_Slice10_Enable": {
            "value": "true"
          },
          "DAC_Slice11_Enable": {
            "value": "true"
          },
          "DAC_Slice12_Enable": {
            "value": "true"
          },
          "DAC_Slice13_Enable": {
            "value": "true"
          }
        }
      },
      "clk_wiz_256MHz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_256MHz",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "39.06"
          },
          "CLKOUT1_JITTER": {
            "value": "84.815"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "78.388"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "256"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.625"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.906"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "256"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "ps8_0_axi_periph99M": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_ps8_0_axi_periph_0\\design_1_ps8_0_axi_periph_0.xci",
        "inst_hier_path": "ps8_0_axi_periph99M",
        "xci_name": "design_1_ps8_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "50"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M22_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M23_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M24_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M25_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M26_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M27_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M28_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M29_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M30_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M31_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M32_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M33_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M34_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M35_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M36_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M37_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M38_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M39_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M40_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M41_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M42_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M43_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M44_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M45_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M46_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M47_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M48_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M49_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M19_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M19_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M19_ARESETN"
              }
            }
          },
          "M19_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M20_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M20_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M20_ARESETN"
              }
            }
          },
          "M20_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M21_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M21_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M21_ARESETN"
              }
            }
          },
          "M21_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M22_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M22_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M22_ARESETN"
              }
            }
          },
          "M22_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M23_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M23_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M23_ARESETN"
              }
            }
          },
          "M23_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M24_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M24_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M24_ARESETN"
              }
            }
          },
          "M24_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M25_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M25_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M25_ARESETN"
              }
            }
          },
          "M25_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M26_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M26_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M26_ARESETN"
              }
            }
          },
          "M26_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M27_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M27_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M27_ARESETN"
              }
            }
          },
          "M27_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M28_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M28_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M28_ARESETN"
              }
            }
          },
          "M28_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M29_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M29_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M29_ARESETN"
              }
            }
          },
          "M29_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M30_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M30_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M30_ARESETN"
              }
            }
          },
          "M30_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M31_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M31_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M31_ARESETN"
              }
            }
          },
          "M31_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M32_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M32_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M32_ARESETN"
              }
            }
          },
          "M32_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M33_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M33_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M33_ARESETN"
              }
            }
          },
          "M33_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M34_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M34_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M34_ARESETN"
              }
            }
          },
          "M34_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M35_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M35_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M35_ARESETN"
              }
            }
          },
          "M35_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M36_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M36_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M36_ARESETN"
              }
            }
          },
          "M36_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M37_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M37_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M37_ARESETN"
              }
            }
          },
          "M37_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M38_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M38_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M38_ARESETN"
              }
            }
          },
          "M38_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M39_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M39_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M39_ARESETN"
              }
            }
          },
          "M39_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M40_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M40_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M40_ARESETN"
              }
            }
          },
          "M40_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M41_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M41_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M41_ARESETN"
              }
            }
          },
          "M41_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M42_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M42_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M42_ARESETN"
              }
            }
          },
          "M42_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M43_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M43_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M43_ARESETN"
              }
            }
          },
          "M43_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M44_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M44_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M44_ARESETN"
              }
            }
          },
          "M44_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M45_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M45_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M45_ARESETN"
              }
            }
          },
          "M45_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M46_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M46_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M46_ARESETN"
              }
            }
          },
          "M46_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M47_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M47_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M47_ARESETN"
              }
            }
          },
          "M47_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M48_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M48_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M48_ARESETN"
              }
            }
          },
          "M48_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M49_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M49_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M49_ARESETN"
              }
            }
          },
          "M49_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "xci_path": "ip\\design_1_xbar_0\\design_1_xbar_0.xci",
            "inst_hier_path": "ps8_0_axi_periph99M/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ]
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_0_0",
            "xci_path": "ip\\design_1_tier2_xbar_0_0\\design_1_tier2_xbar_0_0.xci",
            "inst_hier_path": "ps8_0_axi_periph99M/tier2_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_1_0",
            "xci_path": "ip\\design_1_tier2_xbar_1_0\\design_1_tier2_xbar_1_0.xci",
            "inst_hier_path": "ps8_0_axi_periph99M/tier2_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_2_0",
            "xci_path": "ip\\design_1_tier2_xbar_2_0\\design_1_tier2_xbar_2_0.xci",
            "inst_hier_path": "ps8_0_axi_periph99M/tier2_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_3": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_3_0",
            "xci_path": "ip\\design_1_tier2_xbar_3_0\\design_1_tier2_xbar_3_0.xci",
            "inst_hier_path": "ps8_0_axi_periph99M/tier2_xbar_3",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_4": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_4_0",
            "xci_path": "ip\\design_1_tier2_xbar_4_0\\design_1_tier2_xbar_4_0.xci",
            "inst_hier_path": "ps8_0_axi_periph99M/tier2_xbar_4",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_5": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_5_0",
            "xci_path": "ip\\design_1_tier2_xbar_5_0\\design_1_tier2_xbar_5_0.xci",
            "inst_hier_path": "ps8_0_axi_periph99M/tier2_xbar_5",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_6": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_6_0",
            "xci_path": "ip\\design_1_tier2_xbar_6_0\\design_1_tier2_xbar_6_0.xci",
            "inst_hier_path": "ps8_0_axi_periph99M/tier2_xbar_6",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i03_couplers_to_i03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i04_couplers_to_i04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i05_couplers_to_i05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i06_couplers_to_i06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_0",
                "xci_path": "ip\\design_1_auto_ds_0\\design_1_auto_ds_0.xci",
                "inst_hier_path": "ps8_0_axi_periph99M/s00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip\\design_1_auto_pc_0\\design_1_auto_pc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph99M/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m16_couplers_to_m16_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m17_couplers_to_m17_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m18_couplers_to_m18_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m19_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m19_couplers_to_m19_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m20_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m20_couplers_to_m20_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m21_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m21_couplers_to_m21_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m22_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m22_couplers_to_m22_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m23_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m23_couplers_to_m23_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m24_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m24_couplers_to_m24_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m25_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m25_couplers_to_m25_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m26_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m26_couplers_to_m26_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m27_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m27_couplers_to_m27_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m28_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m28_couplers_to_m28_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m29_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m29_couplers_to_m29_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m30_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m30_couplers_to_m30_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m31_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m31_couplers_to_m31_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m32_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m32_couplers_to_m32_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m33_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m33_couplers_to_m33_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m34_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m34_couplers_to_m34_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m35_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m35_couplers_to_m35_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m36_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m36_couplers_to_m36_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m37_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m37_couplers_to_m37_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m38_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m38_couplers_to_m38_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m39_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m39_couplers_to_m39_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m40_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m40_couplers_to_m40_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m41_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m41_couplers_to_m41_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m42_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m42_couplers_to_m42_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m43_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m43_couplers_to_m43_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m44_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m44_couplers_to_m44_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m45_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m45_couplers_to_m45_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m46_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m46_couplers_to_m46_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m47_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m47_couplers_to_m47_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m48_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m48_couplers_to_m48_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m49_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m49_couplers_to_m49_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "i03_couplers_to_tier2_xbar_3": {
            "interface_ports": [
              "i03_couplers/M_AXI",
              "tier2_xbar_3/S00_AXI"
            ]
          },
          "i04_couplers_to_tier2_xbar_4": {
            "interface_ports": [
              "i04_couplers/M_AXI",
              "tier2_xbar_4/S00_AXI"
            ]
          },
          "i05_couplers_to_tier2_xbar_5": {
            "interface_ports": [
              "i05_couplers/M_AXI",
              "tier2_xbar_5/S00_AXI"
            ]
          },
          "i06_couplers_to_tier2_xbar_6": {
            "interface_ports": [
              "i06_couplers/M_AXI",
              "tier2_xbar_6/S00_AXI"
            ]
          },
          "m00_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m12_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m14_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "m15_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "m16_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "m17_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M17_AXI",
              "m17_couplers/M_AXI"
            ]
          },
          "m18_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M18_AXI",
              "m18_couplers/M_AXI"
            ]
          },
          "m19_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M19_AXI",
              "m19_couplers/M_AXI"
            ]
          },
          "m20_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M20_AXI",
              "m20_couplers/M_AXI"
            ]
          },
          "m21_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M21_AXI",
              "m21_couplers/M_AXI"
            ]
          },
          "m22_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M22_AXI",
              "m22_couplers/M_AXI"
            ]
          },
          "m23_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M23_AXI",
              "m23_couplers/M_AXI"
            ]
          },
          "m24_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M24_AXI",
              "m24_couplers/M_AXI"
            ]
          },
          "m25_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M25_AXI",
              "m25_couplers/M_AXI"
            ]
          },
          "m26_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M26_AXI",
              "m26_couplers/M_AXI"
            ]
          },
          "m27_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M27_AXI",
              "m27_couplers/M_AXI"
            ]
          },
          "m28_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M28_AXI",
              "m28_couplers/M_AXI"
            ]
          },
          "m29_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M29_AXI",
              "m29_couplers/M_AXI"
            ]
          },
          "m30_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M30_AXI",
              "m30_couplers/M_AXI"
            ]
          },
          "m31_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M31_AXI",
              "m31_couplers/M_AXI"
            ]
          },
          "m32_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M32_AXI",
              "m32_couplers/M_AXI"
            ]
          },
          "m33_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M33_AXI",
              "m33_couplers/M_AXI"
            ]
          },
          "m34_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M34_AXI",
              "m34_couplers/M_AXI"
            ]
          },
          "m35_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M35_AXI",
              "m35_couplers/M_AXI"
            ]
          },
          "m36_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M36_AXI",
              "m36_couplers/M_AXI"
            ]
          },
          "m37_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M37_AXI",
              "m37_couplers/M_AXI"
            ]
          },
          "m38_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M38_AXI",
              "m38_couplers/M_AXI"
            ]
          },
          "m39_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M39_AXI",
              "m39_couplers/M_AXI"
            ]
          },
          "m40_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M40_AXI",
              "m40_couplers/M_AXI"
            ]
          },
          "m41_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M41_AXI",
              "m41_couplers/M_AXI"
            ]
          },
          "m42_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M42_AXI",
              "m42_couplers/M_AXI"
            ]
          },
          "m43_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M43_AXI",
              "m43_couplers/M_AXI"
            ]
          },
          "m44_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M44_AXI",
              "m44_couplers/M_AXI"
            ]
          },
          "m45_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M45_AXI",
              "m45_couplers/M_AXI"
            ]
          },
          "m46_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M46_AXI",
              "m46_couplers/M_AXI"
            ]
          },
          "m47_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M47_AXI",
              "m47_couplers/M_AXI"
            ]
          },
          "m48_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M48_AXI",
              "m48_couplers/M_AXI"
            ]
          },
          "m49_couplers_to_ps8_0_axi_periph99M": {
            "interface_ports": [
              "M49_AXI",
              "m49_couplers/M_AXI"
            ]
          },
          "ps8_0_axi_periph99M_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m19_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M03_AXI",
              "m19_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m20_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M04_AXI",
              "m20_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m21_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M05_AXI",
              "m21_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m22_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M06_AXI",
              "m22_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m23_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M07_AXI",
              "m23_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m24_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M00_AXI",
              "m24_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m25_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M01_AXI",
              "m25_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m26_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M02_AXI",
              "m26_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m27_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M03_AXI",
              "m27_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m28_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M04_AXI",
              "m28_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m29_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M05_AXI",
              "m29_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m30_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M06_AXI",
              "m30_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m31_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M07_AXI",
              "m31_couplers/S_AXI"
            ]
          },
          "tier2_xbar_4_to_m32_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M00_AXI",
              "m32_couplers/S_AXI"
            ]
          },
          "tier2_xbar_4_to_m33_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M01_AXI",
              "m33_couplers/S_AXI"
            ]
          },
          "tier2_xbar_4_to_m34_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M02_AXI",
              "m34_couplers/S_AXI"
            ]
          },
          "tier2_xbar_4_to_m35_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M03_AXI",
              "m35_couplers/S_AXI"
            ]
          },
          "tier2_xbar_4_to_m36_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M04_AXI",
              "m36_couplers/S_AXI"
            ]
          },
          "tier2_xbar_4_to_m37_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M05_AXI",
              "m37_couplers/S_AXI"
            ]
          },
          "tier2_xbar_4_to_m38_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M06_AXI",
              "m38_couplers/S_AXI"
            ]
          },
          "tier2_xbar_4_to_m39_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M07_AXI",
              "m39_couplers/S_AXI"
            ]
          },
          "tier2_xbar_5_to_m40_couplers": {
            "interface_ports": [
              "tier2_xbar_5/M00_AXI",
              "m40_couplers/S_AXI"
            ]
          },
          "tier2_xbar_5_to_m41_couplers": {
            "interface_ports": [
              "tier2_xbar_5/M01_AXI",
              "m41_couplers/S_AXI"
            ]
          },
          "tier2_xbar_5_to_m42_couplers": {
            "interface_ports": [
              "tier2_xbar_5/M02_AXI",
              "m42_couplers/S_AXI"
            ]
          },
          "tier2_xbar_5_to_m43_couplers": {
            "interface_ports": [
              "tier2_xbar_5/M03_AXI",
              "m43_couplers/S_AXI"
            ]
          },
          "tier2_xbar_5_to_m44_couplers": {
            "interface_ports": [
              "tier2_xbar_5/M04_AXI",
              "m44_couplers/S_AXI"
            ]
          },
          "tier2_xbar_5_to_m45_couplers": {
            "interface_ports": [
              "tier2_xbar_5/M05_AXI",
              "m45_couplers/S_AXI"
            ]
          },
          "tier2_xbar_5_to_m46_couplers": {
            "interface_ports": [
              "tier2_xbar_5/M06_AXI",
              "m46_couplers/S_AXI"
            ]
          },
          "tier2_xbar_5_to_m47_couplers": {
            "interface_ports": [
              "tier2_xbar_5/M07_AXI",
              "m47_couplers/S_AXI"
            ]
          },
          "tier2_xbar_6_to_m48_couplers": {
            "interface_ports": [
              "tier2_xbar_6/M00_AXI",
              "m48_couplers/S_AXI"
            ]
          },
          "tier2_xbar_6_to_m49_couplers": {
            "interface_ports": [
              "tier2_xbar_6/M01_AXI",
              "m49_couplers/S_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          },
          "xbar_to_i03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "i03_couplers/S_AXI"
            ]
          },
          "xbar_to_i04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "i04_couplers/S_AXI"
            ]
          },
          "xbar_to_i05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "i05_couplers/S_AXI"
            ]
          },
          "xbar_to_i06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "i06_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "M15_ACLK_1": {
            "ports": [
              "M15_ACLK",
              "m15_couplers/M_ACLK"
            ]
          },
          "M15_ARESETN_1": {
            "ports": [
              "M15_ARESETN",
              "m15_couplers/M_ARESETN"
            ]
          },
          "M16_ACLK_1": {
            "ports": [
              "M16_ACLK",
              "m16_couplers/M_ACLK"
            ]
          },
          "M16_ARESETN_1": {
            "ports": [
              "M16_ARESETN",
              "m16_couplers/M_ARESETN"
            ]
          },
          "M17_ACLK_1": {
            "ports": [
              "M17_ACLK",
              "m17_couplers/M_ACLK"
            ]
          },
          "M17_ARESETN_1": {
            "ports": [
              "M17_ARESETN",
              "m17_couplers/M_ARESETN"
            ]
          },
          "M18_ACLK_1": {
            "ports": [
              "M18_ACLK",
              "m18_couplers/M_ACLK"
            ]
          },
          "M18_ARESETN_1": {
            "ports": [
              "M18_ARESETN",
              "m18_couplers/M_ARESETN"
            ]
          },
          "M19_ACLK_1": {
            "ports": [
              "M19_ACLK",
              "m19_couplers/M_ACLK"
            ]
          },
          "M19_ARESETN_1": {
            "ports": [
              "M19_ARESETN",
              "m19_couplers/M_ARESETN"
            ]
          },
          "M20_ACLK_1": {
            "ports": [
              "M20_ACLK",
              "m20_couplers/M_ACLK"
            ]
          },
          "M20_ARESETN_1": {
            "ports": [
              "M20_ARESETN",
              "m20_couplers/M_ARESETN"
            ]
          },
          "M21_ACLK_1": {
            "ports": [
              "M21_ACLK",
              "m21_couplers/M_ACLK"
            ]
          },
          "M21_ARESETN_1": {
            "ports": [
              "M21_ARESETN",
              "m21_couplers/M_ARESETN"
            ]
          },
          "M22_ACLK_1": {
            "ports": [
              "M22_ACLK",
              "m22_couplers/M_ACLK"
            ]
          },
          "M22_ARESETN_1": {
            "ports": [
              "M22_ARESETN",
              "m22_couplers/M_ARESETN"
            ]
          },
          "M23_ACLK_1": {
            "ports": [
              "M23_ACLK",
              "m23_couplers/M_ACLK"
            ]
          },
          "M23_ARESETN_1": {
            "ports": [
              "M23_ARESETN",
              "m23_couplers/M_ARESETN"
            ]
          },
          "M24_ACLK_1": {
            "ports": [
              "M24_ACLK",
              "m24_couplers/M_ACLK"
            ]
          },
          "M24_ARESETN_1": {
            "ports": [
              "M24_ARESETN",
              "m24_couplers/M_ARESETN"
            ]
          },
          "M25_ACLK_1": {
            "ports": [
              "M25_ACLK",
              "m25_couplers/M_ACLK"
            ]
          },
          "M25_ARESETN_1": {
            "ports": [
              "M25_ARESETN",
              "m25_couplers/M_ARESETN"
            ]
          },
          "M26_ACLK_1": {
            "ports": [
              "M26_ACLK",
              "m26_couplers/M_ACLK"
            ]
          },
          "M26_ARESETN_1": {
            "ports": [
              "M26_ARESETN",
              "m26_couplers/M_ARESETN"
            ]
          },
          "M27_ACLK_1": {
            "ports": [
              "M27_ACLK",
              "m27_couplers/M_ACLK"
            ]
          },
          "M27_ARESETN_1": {
            "ports": [
              "M27_ARESETN",
              "m27_couplers/M_ARESETN"
            ]
          },
          "M28_ACLK_1": {
            "ports": [
              "M28_ACLK",
              "m28_couplers/M_ACLK"
            ]
          },
          "M28_ARESETN_1": {
            "ports": [
              "M28_ARESETN",
              "m28_couplers/M_ARESETN"
            ]
          },
          "M29_ACLK_1": {
            "ports": [
              "M29_ACLK",
              "m29_couplers/M_ACLK"
            ]
          },
          "M29_ARESETN_1": {
            "ports": [
              "M29_ARESETN",
              "m29_couplers/M_ARESETN"
            ]
          },
          "M30_ACLK_1": {
            "ports": [
              "M30_ACLK",
              "m30_couplers/M_ACLK"
            ]
          },
          "M30_ARESETN_1": {
            "ports": [
              "M30_ARESETN",
              "m30_couplers/M_ARESETN"
            ]
          },
          "M31_ACLK_1": {
            "ports": [
              "M31_ACLK",
              "m31_couplers/M_ACLK"
            ]
          },
          "M31_ARESETN_1": {
            "ports": [
              "M31_ARESETN",
              "m31_couplers/M_ARESETN"
            ]
          },
          "M32_ACLK_1": {
            "ports": [
              "M32_ACLK",
              "m32_couplers/M_ACLK"
            ]
          },
          "M32_ARESETN_1": {
            "ports": [
              "M32_ARESETN",
              "m32_couplers/M_ARESETN"
            ]
          },
          "M33_ACLK_1": {
            "ports": [
              "M33_ACLK",
              "m33_couplers/M_ACLK"
            ]
          },
          "M33_ARESETN_1": {
            "ports": [
              "M33_ARESETN",
              "m33_couplers/M_ARESETN"
            ]
          },
          "M34_ACLK_1": {
            "ports": [
              "M34_ACLK",
              "m34_couplers/M_ACLK"
            ]
          },
          "M34_ARESETN_1": {
            "ports": [
              "M34_ARESETN",
              "m34_couplers/M_ARESETN"
            ]
          },
          "M35_ACLK_1": {
            "ports": [
              "M35_ACLK",
              "m35_couplers/M_ACLK"
            ]
          },
          "M35_ARESETN_1": {
            "ports": [
              "M35_ARESETN",
              "m35_couplers/M_ARESETN"
            ]
          },
          "M36_ACLK_1": {
            "ports": [
              "M36_ACLK",
              "m36_couplers/M_ACLK"
            ]
          },
          "M36_ARESETN_1": {
            "ports": [
              "M36_ARESETN",
              "m36_couplers/M_ARESETN"
            ]
          },
          "M37_ACLK_1": {
            "ports": [
              "M37_ACLK",
              "m37_couplers/M_ACLK"
            ]
          },
          "M37_ARESETN_1": {
            "ports": [
              "M37_ARESETN",
              "m37_couplers/M_ARESETN"
            ]
          },
          "M38_ACLK_1": {
            "ports": [
              "M38_ACLK",
              "m38_couplers/M_ACLK"
            ]
          },
          "M38_ARESETN_1": {
            "ports": [
              "M38_ARESETN",
              "m38_couplers/M_ARESETN"
            ]
          },
          "M39_ACLK_1": {
            "ports": [
              "M39_ACLK",
              "m39_couplers/M_ACLK"
            ]
          },
          "M39_ARESETN_1": {
            "ports": [
              "M39_ARESETN",
              "m39_couplers/M_ARESETN"
            ]
          },
          "M40_ACLK_1": {
            "ports": [
              "M40_ACLK",
              "m40_couplers/M_ACLK"
            ]
          },
          "M40_ARESETN_1": {
            "ports": [
              "M40_ARESETN",
              "m40_couplers/M_ARESETN"
            ]
          },
          "M41_ACLK_1": {
            "ports": [
              "M41_ACLK",
              "m41_couplers/M_ACLK"
            ]
          },
          "M41_ARESETN_1": {
            "ports": [
              "M41_ARESETN",
              "m41_couplers/M_ARESETN"
            ]
          },
          "M42_ACLK_1": {
            "ports": [
              "M42_ACLK",
              "m42_couplers/M_ACLK"
            ]
          },
          "M42_ARESETN_1": {
            "ports": [
              "M42_ARESETN",
              "m42_couplers/M_ARESETN"
            ]
          },
          "M43_ACLK_1": {
            "ports": [
              "M43_ACLK",
              "m43_couplers/M_ACLK"
            ]
          },
          "M43_ARESETN_1": {
            "ports": [
              "M43_ARESETN",
              "m43_couplers/M_ARESETN"
            ]
          },
          "M44_ACLK_1": {
            "ports": [
              "M44_ACLK",
              "m44_couplers/M_ACLK"
            ]
          },
          "M44_ARESETN_1": {
            "ports": [
              "M44_ARESETN",
              "m44_couplers/M_ARESETN"
            ]
          },
          "M45_ACLK_1": {
            "ports": [
              "M45_ACLK",
              "m45_couplers/M_ACLK"
            ]
          },
          "M45_ARESETN_1": {
            "ports": [
              "M45_ARESETN",
              "m45_couplers/M_ARESETN"
            ]
          },
          "M46_ACLK_1": {
            "ports": [
              "M46_ACLK",
              "m46_couplers/M_ACLK"
            ]
          },
          "M46_ARESETN_1": {
            "ports": [
              "M46_ARESETN",
              "m46_couplers/M_ARESETN"
            ]
          },
          "M47_ACLK_1": {
            "ports": [
              "M47_ACLK",
              "m47_couplers/M_ACLK"
            ]
          },
          "M47_ARESETN_1": {
            "ports": [
              "M47_ARESETN",
              "m47_couplers/M_ARESETN"
            ]
          },
          "M48_ACLK_1": {
            "ports": [
              "M48_ACLK",
              "m48_couplers/M_ACLK"
            ]
          },
          "M48_ARESETN_1": {
            "ports": [
              "M48_ARESETN",
              "m48_couplers/M_ARESETN"
            ]
          },
          "M49_ACLK_1": {
            "ports": [
              "M49_ACLK",
              "m49_couplers/M_ACLK"
            ]
          },
          "M49_ARESETN_1": {
            "ports": [
              "M49_ARESETN",
              "m49_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps8_0_axi_periph99M_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "tier2_xbar_3/aclk",
              "tier2_xbar_4/aclk",
              "tier2_xbar_5/aclk",
              "tier2_xbar_6/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "i03_couplers/S_ACLK",
              "i03_couplers/M_ACLK",
              "i04_couplers/S_ACLK",
              "i04_couplers/M_ACLK",
              "i05_couplers/S_ACLK",
              "i05_couplers/M_ACLK",
              "i06_couplers/S_ACLK",
              "i06_couplers/M_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK",
              "m19_couplers/S_ACLK",
              "m20_couplers/S_ACLK",
              "m21_couplers/S_ACLK",
              "m22_couplers/S_ACLK",
              "m23_couplers/S_ACLK",
              "m24_couplers/S_ACLK",
              "m25_couplers/S_ACLK",
              "m26_couplers/S_ACLK",
              "m27_couplers/S_ACLK",
              "m28_couplers/S_ACLK",
              "m29_couplers/S_ACLK",
              "m30_couplers/S_ACLK",
              "m31_couplers/S_ACLK",
              "m32_couplers/S_ACLK",
              "m33_couplers/S_ACLK",
              "m34_couplers/S_ACLK",
              "m35_couplers/S_ACLK",
              "m36_couplers/S_ACLK",
              "m37_couplers/S_ACLK",
              "m38_couplers/S_ACLK",
              "m39_couplers/S_ACLK",
              "m40_couplers/S_ACLK",
              "m41_couplers/S_ACLK",
              "m42_couplers/S_ACLK",
              "m43_couplers/S_ACLK",
              "m44_couplers/S_ACLK",
              "m45_couplers/S_ACLK",
              "m46_couplers/S_ACLK",
              "m47_couplers/S_ACLK",
              "m48_couplers/S_ACLK",
              "m49_couplers/S_ACLK"
            ]
          },
          "ps8_0_axi_periph99M_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "tier2_xbar_3/aresetn",
              "tier2_xbar_4/aresetn",
              "tier2_xbar_5/aresetn",
              "tier2_xbar_6/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "i03_couplers/S_ARESETN",
              "i03_couplers/M_ARESETN",
              "i04_couplers/S_ARESETN",
              "i04_couplers/M_ARESETN",
              "i05_couplers/S_ARESETN",
              "i05_couplers/M_ARESETN",
              "i06_couplers/S_ARESETN",
              "i06_couplers/M_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN",
              "m19_couplers/S_ARESETN",
              "m20_couplers/S_ARESETN",
              "m21_couplers/S_ARESETN",
              "m22_couplers/S_ARESETN",
              "m23_couplers/S_ARESETN",
              "m24_couplers/S_ARESETN",
              "m25_couplers/S_ARESETN",
              "m26_couplers/S_ARESETN",
              "m27_couplers/S_ARESETN",
              "m28_couplers/S_ARESETN",
              "m29_couplers/S_ARESETN",
              "m30_couplers/S_ARESETN",
              "m31_couplers/S_ARESETN",
              "m32_couplers/S_ARESETN",
              "m33_couplers/S_ARESETN",
              "m34_couplers/S_ARESETN",
              "m35_couplers/S_ARESETN",
              "m36_couplers/S_ARESETN",
              "m37_couplers/S_ARESETN",
              "m38_couplers/S_ARESETN",
              "m39_couplers/S_ARESETN",
              "m40_couplers/S_ARESETN",
              "m41_couplers/S_ARESETN",
              "m42_couplers/S_ARESETN",
              "m43_couplers/S_ARESETN",
              "m44_couplers/S_ARESETN",
              "m45_couplers/S_ARESETN",
              "m46_couplers/S_ARESETN",
              "m47_couplers/S_ARESETN",
              "m48_couplers/S_ARESETN",
              "m49_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps8_0_99M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps8_0_99M_0",
        "xci_path": "ip\\design_1_rst_ps8_0_99M_0\\design_1_rst_ps8_0_99M_0.xci",
        "inst_hier_path": "rst_ps8_0_99M"
      },
      "bool_one_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "bool_one_0"
      },
      "proc_sys_reset_256MHz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_256MHz"
      },
      "ethWrapPort0": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "start": {
            "direction": "I"
          },
          "clk_256": {
            "type": "clk",
            "direction": "I"
          },
          "clk_125": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn99": {
            "type": "rst",
            "direction": "I"
          },
          "eth_start_trig": {
            "direction": "O"
          },
          "src_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "src_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "dst_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dst_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "Q_data_byte": {
            "type": "data",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Q_packet_count": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "s_axi_aclk99": {
            "direction": "I"
          },
          "dina": {
            "direction": "I",
            "left": "255",
            "right": "0"
          }
        },
        "components": {
          "w_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_w_max_count_0",
            "xci_path": "ip\\design_1_w_max_count_0\\design_1_w_max_count_0.xci",
            "inst_hier_path": "ethWrapPort0/w_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "512"
              },
              "CONST_WIDTH": {
                "value": "10"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_2",
            "xci_path": "ip\\design_1_blk_mem_gen_0_2\\design_1_blk_mem_gen_0_2.xci",
            "inst_hier_path": "ethWrapPort0/blk_mem_gen_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "256"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "256"
              },
              "Write_Width_B": {
                "value": "256"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "r_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_r_max_count_0",
            "xci_path": "ip\\design_1_r_max_count_0\\design_1_r_max_count_0.xci",
            "inst_hier_path": "ethWrapPort0/r_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "16383"
              },
              "CONST_WIDTH": {
                "value": "15"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_c_shift_ram_0_4",
            "xci_path": "ip\\design_1_c_shift_ram_0_4\\design_1_c_shift_ram_0_4.xci",
            "inst_hier_path": "ethWrapPort0/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000"
              },
              "DefaultData": {
                "value": "00000000"
              },
              "Depth": {
                "value": "42"
              },
              "Width": {
                "value": "8"
              }
            }
          },
          "c_accum_0": {
            "vlnv": "xilinx.com:ip:c_accum:12.0",
            "xci_name": "design_1_c_accum_0_0",
            "xci_path": "ip\\design_1_c_accum_0_0\\design_1_c_accum_0_0.xci",
            "inst_hier_path": "ethWrapPort0/c_accum_0",
            "parameters": {
              "Bypass": {
                "value": "false"
              },
              "Input_Type": {
                "value": "Unsigned"
              },
              "Input_Width": {
                "value": "1"
              },
              "Output_Width": {
                "value": "32"
              }
            }
          },
          "eth_regs_0": {
            "vlnv": "user.org:user:eth_regs:1.0",
            "xci_name": "design_1_eth_regs_0_0",
            "xci_path": "ip\\design_1_eth_regs_0_0\\design_1_eth_regs_0_0.xci",
            "inst_hier_path": "ethWrapPort0/eth_regs_0"
          },
          "eth_buffer_0": {
            "vlnv": "xilinx.com:module_ref:eth_buffer:1.0",
            "xci_name": "design_1_eth_buffer_0_0",
            "xci_path": "ip\\design_1_eth_buffer_0_0\\design_1_eth_buffer_0_0.xci",
            "inst_hier_path": "ethWrapPort0/eth_buffer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "eth_buffer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "start": {
                "direction": "I"
              },
              "clk_fab": {
                "direction": "I"
              },
              "clk_eth": {
                "direction": "I"
              },
              "r_data": {
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "w_max_count": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "r_max_count": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "w_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "w_data_en": {
                "direction": "O"
              },
              "r_data_en": {
                "direction": "O"
              },
              "eth_start_trig": {
                "direction": "O"
              },
              "r_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "data_byte": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph2_M03_AXI": {
            "interface_ports": [
              "S00_AXI",
              "eth_regs_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "clk_125",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "c_accum_0/CLK",
              "eth_buffer_0/clk_eth"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "eth_buffer_0/r_data"
            ]
          },
          "c_accum_0_Q": {
            "ports": [
              "c_accum_0/Q",
              "Q_packet_count"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "Q_data_byte"
            ]
          },
          "chan1_accum_snap_sync": {
            "ports": [
              "start",
              "eth_buffer_0/start"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_256",
              "blk_mem_gen_0/clka",
              "eth_buffer_0/clk_fab"
            ]
          },
          "dina_1": {
            "ports": [
              "dina",
              "blk_mem_gen_0/dina"
            ]
          },
          "eth_buffer_0_data_byte": {
            "ports": [
              "eth_buffer_0/data_byte",
              "c_shift_ram_0/D"
            ]
          },
          "eth_buffer_0_eth_start_trig": {
            "ports": [
              "eth_buffer_0/eth_start_trig",
              "c_accum_0/B",
              "eth_start_trig"
            ]
          },
          "eth_buffer_0_r_data_addr": {
            "ports": [
              "eth_buffer_0/r_data_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "eth_buffer_0_r_data_en": {
            "ports": [
              "eth_buffer_0/r_data_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "eth_buffer_0_w_data_addr": {
            "ports": [
              "eth_buffer_0/w_data_addr",
              "blk_mem_gen_0/addra"
            ]
          },
          "eth_buffer_0_w_data_en": {
            "ports": [
              "eth_buffer_0/w_data_en",
              "blk_mem_gen_0/ena",
              "blk_mem_gen_0/wea"
            ]
          },
          "eth_regs_0_dst_ip": {
            "ports": [
              "eth_regs_0/dst_ip",
              "dst_ip"
            ]
          },
          "eth_regs_0_dst_mac": {
            "ports": [
              "eth_regs_0/dst_mac",
              "dst_mac"
            ]
          },
          "eth_regs_0_src_ip": {
            "ports": [
              "eth_regs_0/src_ip",
              "src_ip"
            ]
          },
          "eth_regs_0_src_mac": {
            "ports": [
              "eth_regs_0/src_mac",
              "src_mac"
            ]
          },
          "r_max_count_dout": {
            "ports": [
              "r_max_count/dout",
              "eth_buffer_0/r_max_count"
            ]
          },
          "rst_ps8_0_99M1_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn99",
              "eth_regs_0/s00_axi_aresetn"
            ]
          },
          "s00_axi_aclk_1": {
            "ports": [
              "s_axi_aclk99",
              "eth_regs_0/s00_axi_aclk"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "w_max_count/dout",
              "eth_buffer_0/w_max_count"
            ]
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "xci_path": "ip\\design_1_xlconstant_2_0\\design_1_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2"
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_0",
        "xci_path": "ip\\design_1_xlconstant_3_0\\design_1_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_3"
      },
      "xlconstant_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_5_0",
        "xci_path": "ip\\design_1_xlconstant_5_0\\design_1_xlconstant_5_0.xci",
        "inst_hier_path": "xlconstant_5",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "clk_wiz_125MHz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_1",
        "xci_path": "ip\\design_1_clk_wiz_0_1\\design_1_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_125MHz",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "107.164"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "85.285"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_sysclk2_125mhz"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.625"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "9.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_5",
        "xci_path": "ip\\design_1_xlconcat_0_5\\design_1_xlconcat_0_5.xci",
        "inst_hier_path": "xlconcat_2",
        "parameters": {
          "IN0_WIDTH": {
            "value": "94"
          },
          "IN1_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_4_0",
        "xci_path": "ip\\design_1_xlconstant_4_0\\design_1_xlconstant_4_0.xci",
        "inst_hier_path": "xlconstant_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip\\design_1_xlconstant_1_0\\design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "3"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "gmii_to_rgmii_0": {
        "vlnv": "xilinx.com:ip:gmii_to_rgmii:4.1",
        "xci_name": "design_1_gmii_to_rgmii_0_0",
        "xci_path": "ip\\design_1_gmii_to_rgmii_0_0\\design_1_gmii_to_rgmii_0_0.xci",
        "inst_hier_path": "gmii_to_rgmii_0",
        "parameters": {
          "SupportLevel": {
            "value": "Include_Shared_Logic_in_Core"
          }
        }
      },
      "clk_wiz_2": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_2_0",
        "xci_path": "ip\\design_1_clk_wiz_2_0\\design_1_clk_wiz_2_0.xci",
        "inst_hier_path": "clk_wiz_2",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "86.562"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "84.521"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "375.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.250"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ps8_0_axi_periph256M": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_ps8_0_axi_periph_1\\design_1_ps8_0_axi_periph_1.xci",
        "inst_hier_path": "ps8_0_axi_periph256M",
        "xci_name": "design_1_ps8_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "10"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_1",
            "xci_path": "ip\\design_1_xbar_1\\design_1_xbar_1.xci",
            "inst_hier_path": "ps8_0_axi_periph256M/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_us_0",
                "xci_path": "ip\\design_1_auto_us_0\\design_1_auto_us_0.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_0",
                "xci_path": "ip\\design_1_auto_cc_0\\design_1_auto_cc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_1",
                "xci_path": "ip\\design_1_auto_cc_1\\design_1_auto_cc_1.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_2",
                "xci_path": "ip\\design_1_auto_cc_2\\design_1_auto_cc_2.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m02_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_1",
                "xci_path": "ip\\design_1_auto_ds_1\\design_1_auto_ds_1.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "256"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "xci_path": "ip\\design_1_auto_pc_1\\design_1_auto_pc_1.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_3",
                "xci_path": "ip\\design_1_auto_cc_3\\design_1_auto_cc_3.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m03_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_4",
                "xci_path": "ip\\design_1_auto_cc_4\\design_1_auto_cc_4.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m04_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_5",
                "xci_path": "ip\\design_1_auto_cc_5\\design_1_auto_cc_5.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m05_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_6",
                "xci_path": "ip\\design_1_auto_cc_6\\design_1_auto_cc_6.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m06_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_7",
                "xci_path": "ip\\design_1_auto_cc_7\\design_1_auto_cc_7.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m07_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_8",
                "xci_path": "ip\\design_1_auto_cc_8\\design_1_auto_cc_8.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m08_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_9",
                "xci_path": "ip\\design_1_auto_cc_9\\design_1_auto_cc_9.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m09_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_2",
                "xci_path": "ip\\design_1_auto_ds_2\\design_1_auto_ds_2.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m09_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "256"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "xci_path": "ip\\design_1_auto_pc_2\\design_1_auto_pc_2.xci",
                "inst_hier_path": "ps8_0_axi_periph256M/m09_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_ps8_0_axi_periph256M": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "ps8_0_axi_periph256M_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps8_0_axi_periph256M_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK"
            ]
          },
          "ps8_0_axi_periph256M_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "design_1_axi_iic_0_0",
        "xci_path": "ip\\design_1_axi_iic_0_0\\design_1_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "chan1": {
        "interface_ports": {
          "S_AXI_bram_ctrl_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_bram_ctrl_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_8": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_9": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_10": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "acc_tvalid_eth": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "timestream_out": {
            "type": "data",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "ADC_data_re": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "s_axi_aresetn256": {
            "type": "rst",
            "direction": "I"
          },
          "ADC_data_im": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "to_DAC": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "s_axi_aclk99": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn99": {
            "type": "rst",
            "direction": "I"
          },
          "start_chan1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "receive1_3_0": {
            "vlnv": "xilinx.com:user:receive1_3:1.0",
            "xci_name": "design_1_receive1_3_0_0",
            "xci_path": "ip\\design_1_receive1_3_0_0\\design_1_receive1_3_0_0.xci",
            "inst_hier_path": "chan1/receive1_3_0"
          },
          "c_shift_ram_4": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_c_shift_ram_2_1",
            "xci_path": "ip\\design_1_c_shift_ram_2_1\\design_1_c_shift_ram_2_1.xci",
            "inst_hier_path": "chan1/c_shift_ram_4",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1024"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_1_0",
            "xci_path": "ip\\design_1_xlconcat_1_0\\design_1_xlconcat_1_0.xci",
            "inst_hier_path": "chan1/xlconcat_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "IN1_WIDTH": {
                "value": "32"
              },
              "IN2_WIDTH": {
                "value": "32"
              },
              "IN3_WIDTH": {
                "value": "32"
              },
              "IN4_WIDTH": {
                "value": "32"
              },
              "IN5_WIDTH": {
                "value": "32"
              },
              "IN6_WIDTH": {
                "value": "32"
              },
              "IN7_WIDTH": {
                "value": "32"
              },
              "NUM_PORTS": {
                "value": "8"
              }
            }
          },
          "psb3_0_0": {
            "vlnv": "xilinx.com:user:psb3_0:1.0",
            "xci_name": "design_1_psb3_0_0_0",
            "xci_path": "ip\\design_1_psb3_0_0_0\\design_1_psb3_0_0_0.xci",
            "inst_hier_path": "chan1/psb3_0_0"
          },
          "const_zero31": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_const_2097088_0",
            "xci_path": "ip\\design_1_const_2097088_0\\design_1_const_2097088_0.xci",
            "inst_hier_path": "chan1/const_zero31",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "29"
              }
            }
          },
          "xlconcat_6": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_0_3",
            "xci_path": "ip\\design_1_xlconcat_0_3\\design_1_xlconcat_0_3.xci",
            "inst_hier_path": "chan1/xlconcat_6",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "29"
              },
              "IN4_WIDTH": {
                "value": "16"
              },
              "IN5_WIDTH": {
                "value": "16"
              },
              "IN6_WIDTH": {
                "value": "16"
              },
              "IN7_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_6_0",
            "xci_path": "ip\\design_1_xlconstant_6_0\\design_1_xlconstant_6_0.xci",
            "inst_hier_path": "chan1/xlconstant_7",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "snap_data_capture": {
            "interface_ports": {
              "S_AXI_bram_ctrl_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_bram_ctrl_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ADC_data_re": {
                "type": "data",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "clk_256M": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn256": {
                "type": "rst",
                "direction": "I"
              },
              "ADC_data_im": {
                "type": "data",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "max_chan_minus_three": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "getAccumCtrl_rst": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "tvalid": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "rec_output": {
                "type": "data",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "DAC_data": {
                "type": "data",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "axibramx32v2_start": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "const_65472": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_zero_9_0",
                "xci_path": "ip\\design_1_zero_9_0\\design_1_zero_9_0.xci",
                "inst_hier_path": "chan1/snap_data_capture/const_65472",
                "parameters": {
                  "CONST_VAL": {
                    "value": "65472"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "c_shift_ram_2": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_1_0",
                "xci_path": "ip\\design_1_c_shift_ram_1_0\\design_1_c_shift_ram_1_0.xci",
                "inst_hier_path": "chan1/snap_data_capture/c_shift_ram_2",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "64"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_0",
                "xci_path": "ip\\design_1_axi_bram_ctrl_0_0\\design_1_axi_bram_ctrl_0_0.xci",
                "inst_hier_path": "chan1/snap_data_capture/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "256"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "axi_bram_ctrl_1": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_1",
                "xci_path": "ip\\design_1_axi_bram_ctrl_0_1\\design_1_axi_bram_ctrl_0_1.xci",
                "inst_hier_path": "chan1/snap_data_capture/axi_bram_ctrl_1",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "256"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "c_shift_ram_3": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_2_2",
                "xci_path": "ip\\design_1_c_shift_ram_2_2\\design_1_c_shift_ram_2_2.xci",
                "inst_hier_path": "chan1/snap_data_capture/c_shift_ram_3",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "64"
                  }
                }
              },
              "getAccumCtrl_0": {
                "vlnv": "xilinx.com:user:getAccumCtrl:1.0",
                "xci_name": "design_1_getAccumCtrl_0_0",
                "xci_path": "ip\\design_1_getAccumCtrl_0_0\\design_1_getAccumCtrl_0_0.xci",
                "inst_hier_path": "chan1/snap_data_capture/getAccumCtrl_0"
              },
              "bool_zero": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_const_4064_0",
                "xci_path": "ip\\design_1_const_4064_0\\design_1_const_4064_0.xci",
                "inst_hier_path": "chan1/snap_data_capture/bool_zero",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_1_2",
                "xci_path": "ip\\design_1_xlconcat_1_2\\design_1_xlconcat_1_2.xci",
                "inst_hier_path": "chan1/snap_data_capture/xlconcat_3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN10_WIDTH": {
                    "value": "1"
                  },
                  "IN11_WIDTH": {
                    "value": "1"
                  },
                  "IN12_WIDTH": {
                    "value": "1"
                  },
                  "IN13_WIDTH": {
                    "value": "1"
                  },
                  "IN14_WIDTH": {
                    "value": "1"
                  },
                  "IN15_WIDTH": {
                    "value": "1"
                  },
                  "IN16_WIDTH": {
                    "value": "1"
                  },
                  "IN17_WIDTH": {
                    "value": "1"
                  },
                  "IN18_WIDTH": {
                    "value": "1"
                  },
                  "IN19_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN20_WIDTH": {
                    "value": "1"
                  },
                  "IN21_WIDTH": {
                    "value": "1"
                  },
                  "IN22_WIDTH": {
                    "value": "1"
                  },
                  "IN23_WIDTH": {
                    "value": "1"
                  },
                  "IN24_WIDTH": {
                    "value": "1"
                  },
                  "IN25_WIDTH": {
                    "value": "1"
                  },
                  "IN26_WIDTH": {
                    "value": "1"
                  },
                  "IN27_WIDTH": {
                    "value": "1"
                  },
                  "IN28_WIDTH": {
                    "value": "1"
                  },
                  "IN29_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN30_WIDTH": {
                    "value": "1"
                  },
                  "IN31_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "1"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "IN8_WIDTH": {
                    "value": "1"
                  },
                  "IN9_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "32"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_0_0",
                "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
                "inst_hier_path": "chan1/snap_data_capture/blk_mem_gen_0",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "256"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_0_1",
                "xci_path": "ip\\design_1_blk_mem_gen_0_1\\design_1_blk_mem_gen_0_1.xci",
                "inst_hier_path": "chan1/snap_data_capture/blk_mem_gen_1",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "256"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "bool_one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_const_4064_1",
                "xci_path": "ip\\design_1_const_4064_1\\design_1_const_4064_1.xci",
                "inst_hier_path": "chan1/snap_data_capture/bool_one",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_DataConv": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_1_3",
                "xci_path": "ip\\design_1_xlconcat_1_3\\design_1_xlconcat_1_3.xci",
                "inst_hier_path": "chan1/snap_data_capture/xlconcat_DataConv",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "128"
                  },
                  "IN1_WIDTH": {
                    "value": "64"
                  },
                  "IN2_WIDTH": {
                    "value": "64"
                  },
                  "IN3_WIDTH": {
                    "value": "32"
                  },
                  "IN4_WIDTH": {
                    "value": "32"
                  },
                  "IN5_WIDTH": {
                    "value": "32"
                  },
                  "IN6_WIDTH": {
                    "value": "32"
                  },
                  "IN7_WIDTH": {
                    "value": "32"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_0_5",
                "xci_path": "ip\\design_1_c_shift_ram_0_5\\design_1_c_shift_ram_0_5.xci",
                "inst_hier_path": "chan1/snap_data_capture/c_shift_ram_0",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "3"
                  },
                  "Width": {
                    "value": "256"
                  }
                }
              },
              "c_shift_ram_1": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_0_6",
                "xci_path": "ip\\design_1_c_shift_ram_0_6\\design_1_c_shift_ram_0_6.xci",
                "inst_hier_path": "chan1/snap_data_capture/c_shift_ram_1",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "128"
                  }
                }
              },
              "axibramx32v2_0": {
                "vlnv": "xilinx.com:user:axibramx32v2:1.0",
                "xci_name": "design_1_axibramx32v2_0_0",
                "xci_path": "ip\\design_1_axibramx32v2_0_0\\design_1_axibramx32v2_0_0.xci",
                "inst_hier_path": "chan1/snap_data_capture/axibramx32v2_0"
              },
              "xlconcat_4": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_3_0",
                "xci_path": "ip\\design_1_xlconcat_3_0\\design_1_xlconcat_3_0.xci",
                "inst_hier_path": "chan1/snap_data_capture/xlconcat_4",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN10_WIDTH": {
                    "value": "1"
                  },
                  "IN11_WIDTH": {
                    "value": "1"
                  },
                  "IN12_WIDTH": {
                    "value": "1"
                  },
                  "IN13_WIDTH": {
                    "value": "1"
                  },
                  "IN14_WIDTH": {
                    "value": "1"
                  },
                  "IN15_WIDTH": {
                    "value": "1"
                  },
                  "IN16_WIDTH": {
                    "value": "1"
                  },
                  "IN17_WIDTH": {
                    "value": "1"
                  },
                  "IN18_WIDTH": {
                    "value": "1"
                  },
                  "IN19_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN20_WIDTH": {
                    "value": "1"
                  },
                  "IN21_WIDTH": {
                    "value": "1"
                  },
                  "IN22_WIDTH": {
                    "value": "1"
                  },
                  "IN23_WIDTH": {
                    "value": "1"
                  },
                  "IN24_WIDTH": {
                    "value": "1"
                  },
                  "IN25_WIDTH": {
                    "value": "1"
                  },
                  "IN26_WIDTH": {
                    "value": "1"
                  },
                  "IN27_WIDTH": {
                    "value": "1"
                  },
                  "IN28_WIDTH": {
                    "value": "1"
                  },
                  "IN29_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN30_WIDTH": {
                    "value": "1"
                  },
                  "IN31_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "1"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "IN8_WIDTH": {
                    "value": "1"
                  },
                  "IN9_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "axi_bram_ctrl_1_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_1/BRAM_PORTA",
                  "blk_mem_gen_1/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M04_AXI": {
                "interface_ports": [
                  "S_AXI_bram_ctrl_0",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M07_AXI": {
                "interface_ports": [
                  "S_AXI_bram_ctrl_1",
                  "axi_bram_ctrl_1/S_AXI"
                ]
              }
            },
            "nets": {
              "Net2": {
                "ports": [
                  "ADC_data_im",
                  "c_shift_ram_3/D"
                ]
              },
              "Net3": {
                "ports": [
                  "ADC_data_re",
                  "c_shift_ram_2/D"
                ]
              },
              "axibramx32v1_0_we": {
                "ports": [
                  "axibramx32v2_0/we",
                  "xlconcat_3/In0",
                  "xlconcat_3/In1",
                  "xlconcat_3/In2",
                  "xlconcat_3/In3",
                  "xlconcat_3/In4",
                  "xlconcat_3/In5",
                  "xlconcat_3/In6",
                  "xlconcat_3/In7",
                  "xlconcat_3/In8",
                  "xlconcat_3/In9",
                  "xlconcat_3/In10",
                  "xlconcat_3/In11",
                  "xlconcat_3/In13",
                  "xlconcat_3/In12",
                  "xlconcat_3/In14",
                  "xlconcat_3/In15",
                  "xlconcat_3/In16",
                  "xlconcat_3/In17",
                  "xlconcat_3/In18",
                  "xlconcat_3/In19",
                  "xlconcat_3/In20",
                  "xlconcat_3/In21",
                  "xlconcat_3/In22",
                  "xlconcat_3/In23",
                  "xlconcat_3/In24",
                  "xlconcat_3/In25",
                  "xlconcat_3/In26",
                  "xlconcat_3/In27",
                  "xlconcat_3/In28",
                  "xlconcat_3/In29",
                  "xlconcat_3/In30",
                  "xlconcat_3/In31"
                ]
              },
              "axibramx32v1_0_we1": {
                "ports": [
                  "getAccumCtrl_0/we",
                  "xlconcat_4/In0",
                  "xlconcat_4/In1",
                  "xlconcat_4/In2",
                  "xlconcat_4/In3",
                  "xlconcat_4/In4",
                  "xlconcat_4/In5",
                  "xlconcat_4/In6",
                  "xlconcat_4/In7",
                  "xlconcat_4/In8",
                  "xlconcat_4/In9",
                  "xlconcat_4/In10",
                  "xlconcat_4/In11",
                  "xlconcat_4/In12",
                  "xlconcat_4/In13",
                  "xlconcat_4/In14",
                  "xlconcat_4/In15",
                  "xlconcat_4/In16",
                  "xlconcat_4/In17",
                  "xlconcat_4/In18",
                  "xlconcat_4/In19",
                  "xlconcat_4/In20",
                  "xlconcat_4/In21",
                  "xlconcat_4/In22",
                  "xlconcat_4/In23",
                  "xlconcat_4/In24",
                  "xlconcat_4/In25",
                  "xlconcat_4/In26",
                  "xlconcat_4/In27",
                  "xlconcat_4/In28",
                  "xlconcat_4/In29",
                  "xlconcat_4/In30",
                  "xlconcat_4/In31"
                ]
              },
              "axibramx32v2_0_addr": {
                "ports": [
                  "axibramx32v2_0/addr",
                  "blk_mem_gen_0/addrb"
                ]
              },
              "bool_one_dout": {
                "ports": [
                  "bool_one/dout",
                  "blk_mem_gen_0/enb",
                  "blk_mem_gen_1/enb"
                ]
              },
              "bool_zero_dout": {
                "ports": [
                  "bool_zero/dout",
                  "blk_mem_gen_0/rstb",
                  "blk_mem_gen_1/rstb"
                ]
              },
              "c_shift_ram_0_Q": {
                "ports": [
                  "c_shift_ram_0/Q",
                  "blk_mem_gen_1/dinb"
                ]
              },
              "c_shift_ram_1_Q": {
                "ports": [
                  "c_shift_ram_1/Q",
                  "xlconcat_DataConv/In0"
                ]
              },
              "c_shift_ram_2_Q": {
                "ports": [
                  "c_shift_ram_2/Q",
                  "xlconcat_DataConv/In1"
                ]
              },
              "c_shift_ram_3_Q": {
                "ports": [
                  "c_shift_ram_3/Q",
                  "xlconcat_DataConv/In2"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk_256M",
                  "blk_mem_gen_0/clkb",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "blk_mem_gen_1/clkb",
                  "axi_bram_ctrl_1/s_axi_aclk",
                  "getAccumCtrl_0/clk",
                  "axibramx32v2_0/clk",
                  "c_shift_ram_0/CLK",
                  "c_shift_ram_3/CLK",
                  "c_shift_ram_1/CLK",
                  "c_shift_ram_2/CLK"
                ]
              },
              "const_2097088_dout": {
                "ports": [
                  "const_65472/dout",
                  "axibramx32v2_0/max_count_minus_two_steps",
                  "getAccumCtrl_0/max_count_minus_two_step"
                ]
              },
              "getAccumCtrl_0_addr": {
                "ports": [
                  "getAccumCtrl_0/addr",
                  "blk_mem_gen_1/addrb"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn256",
                  "axi_bram_ctrl_1/s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "receive1_3_0_acc_tvalid": {
                "ports": [
                  "tvalid",
                  "getAccumCtrl_0/tvalid"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "DAC_data",
                  "c_shift_ram_1/D"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "rec_output",
                  "c_shift_ram_0/D"
                ]
              },
              "xlconcat_3_dout": {
                "ports": [
                  "xlconcat_3/dout",
                  "blk_mem_gen_0/web"
                ]
              },
              "xlconcat_4_dout": {
                "ports": [
                  "xlconcat_4/dout",
                  "blk_mem_gen_1/web"
                ]
              },
              "xlconcat_ADCout_dout": {
                "ports": [
                  "xlconcat_DataConv/dout",
                  "blk_mem_gen_0/dinb"
                ]
              },
              "xlslice_bram_rst_Dout": {
                "ports": [
                  "getAccumCtrl_rst",
                  "getAccumCtrl_0/rst"
                ]
              },
              "xlslice_bramx32v2_start_Dout": {
                "ports": [
                  "axibramx32v2_start",
                  "axibramx32v2_0/rising_edge_start"
                ]
              },
              "xlslice_getAccumChan_Dout": {
                "ports": [
                  "max_chan_minus_three",
                  "getAccumCtrl_0/max_chan_minus_three"
                ]
              }
            }
          },
          "GPIO": {
            "interface_ports": {
              "S_AXI_gpio_6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_8": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_9": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_10": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "fineNCO_dphi": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "rec_beatDphi_we0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D2": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_even1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "getAccum_channel_count": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "psb_tone_we_even2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_we1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_fft_scale": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "rec_beatDphi_we2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_we_even3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_init_re": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "psb_start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_we_even4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_we3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_init_im": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "psb_toneSelect_w_D3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_beatDphi_w_addr": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rec_binSelect_we": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D4": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_odd1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "getAccumCtrl_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_w_D": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_tone_w_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "psb_tone_we_odd2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D5": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_toneSelect_w_D6": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_odd3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_dphi": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_tone_we_odd4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D7": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_toneSelect_we": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_binSelect_w_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "psb_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rec_binSelect_w_D0": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "psb_toneSelect_w_D0": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_acc_length": {
                "direction": "O",
                "left": "22",
                "right": "0"
              },
              "psb_toneSelect_w_D1": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_binSelect_w_D1": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "axibramx32v2_start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dsp_ov_flag": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "psb_postScale": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "xlslice_mix_dp": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_we_1",
                "xci_path": "ip\\design_1_xlslice_bin_sel_we_1\\design_1_xlslice_bin_sel_we_1.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_mix_dp",
                "parameters": {
                  "DIN_FROM": {
                    "value": "21"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "xlslice_beat_we0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_dphi_0",
                "xci_path": "ip\\design_1_xlslice_beat_dphi_0\\design_1_xlslice_beat_dphi_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_beat_we0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_9": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_7_0",
                "xci_path": "ip\\design_1_we_odd_7_0\\design_1_we_odd_7_0.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_9",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_even_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_0",
                "xci_path": "ip\\design_1_xlslice_2_0\\design_1_xlslice_2_0.xci",
                "inst_hier_path": "chan1/GPIO/we_even_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_6": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_4_1",
                "xci_path": "ip\\design_1_axi_gpio_4_1\\design_1_axi_gpio_4_1.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_6",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_getAccumChan": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_getAccum_rst_0",
                "xci_path": "ip\\design_1_xlslice_getAccum_rst_0\\design_1_xlslice_getAccum_rst_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_getAccumChan",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "23"
                  },
                  "DOUT_WIDTH": {
                    "value": "9"
                  }
                }
              },
              "axi_gpio_7": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_6_0",
                "xci_path": "ip\\design_1_axi_gpio_6_0\\design_1_axi_gpio_6_0.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_7",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_even_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_1_2",
                "xci_path": "ip\\design_1_we_even_1_2\\design_1_we_even_1_2.xci",
                "inst_hier_path": "chan1/GPIO/we_even_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_we1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we0_0",
                "xci_path": "ip\\design_1_xlslice_beat_we0_0\\design_1_xlslice_beat_we0_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_beat_we1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_fft_scale": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_we_0",
                "xci_path": "ip\\design_1_xlslice_bin_sel_we_0\\design_1_xlslice_bin_sel_we_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_fft_scale",
                "parameters": {
                  "DIN_FROM": {
                    "value": "10"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "11"
                  }
                }
              },
              "xlslice_beat_we2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we1_0",
                "xci_path": "ip\\design_1_xlslice_beat_we1_0\\design_1_xlslice_beat_we1_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_beat_we2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_even_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_2_1",
                "xci_path": "ip\\design_1_we_even_2_1\\design_1_we_even_2_1.xci",
                "inst_hier_path": "chan1/GPIO/we_even_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_8": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_7_1",
                "xci_path": "ip\\design_1_axi_gpio_7_1\\design_1_axi_gpio_7_1.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_8",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_2",
                "xci_path": "ip\\design_1_xlslice_0_2\\design_1_xlslice_0_2.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "17"
                  },
                  "DOUT_WIDTH": {
                    "value": "18"
                  }
                }
              },
              "start": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_0",
                "xci_path": "ip\\design_1_xlslice_0_0\\design_1_xlslice_0_0.xci",
                "inst_hier_path": "chan1/GPIO/start"
              },
              "axi_gpio_9": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_8_0",
                "xci_path": "ip\\design_1_axi_gpio_8_0\\design_1_axi_gpio_8_0.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_9",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_even_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_1_3",
                "xci_path": "ip\\design_1_we_even_1_3\\design_1_we_even_1_3.xci",
                "inst_hier_path": "chan1/GPIO/we_even_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_we3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we2_0",
                "xci_path": "ip\\design_1_xlslice_beat_we2_0\\design_1_xlslice_beat_we2_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_beat_we3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_3",
                "xci_path": "ip\\design_1_xlslice_0_3\\design_1_xlslice_0_3.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "17"
                  },
                  "DOUT_WIDTH": {
                    "value": "18"
                  }
                }
              },
              "we_odd_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_5_2",
                "xci_path": "ip\\design_1_we_odd_5_2\\design_1_we_odd_5_2.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_10",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlslice_beat_addr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_acc_length_0",
                "xci_path": "ip\\design_1_xlslice_acc_length_0\\design_1_xlslice_acc_length_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_beat_addr",
                "parameters": {
                  "DIN_FROM": {
                    "value": "28"
                  },
                  "DIN_TO": {
                    "value": "20"
                  },
                  "DOUT_WIDTH": {
                    "value": "9"
                  }
                }
              },
              "xlslice_bin_sel_we": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we5_0",
                "xci_path": "ip\\design_1_xlslice_beat_we5_0\\design_1_xlslice_beat_we5_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_bin_sel_we",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_6_1",
                "xci_path": "ip\\design_1_we_odd_6_1\\design_1_we_odd_6_1.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_11",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_1_0",
                "xci_path": "ip\\design_1_we_even_1_0\\design_1_we_even_1_0.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_getAccum_rst": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_5",
                "xci_path": "ip\\design_1_xlslice_0_5\\design_1_xlslice_0_5.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_getAccum_rst",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_dphi": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_addr_0",
                "xci_path": "ip\\design_1_xlslice_beat_addr_0\\design_1_xlslice_beat_addr_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_beat_dphi",
                "parameters": {
                  "DIN_FROM": {
                    "value": "19"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_1_1",
                "xci_path": "ip\\design_1_xlslice_1_1\\design_1_xlslice_1_1.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "we_odd_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_1_0",
                "xci_path": "ip\\design_1_we_odd_1_0\\design_1_we_odd_1_0.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_8_0",
                "xci_path": "ip\\design_1_we_odd_8_0\\design_1_we_odd_8_0.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_12",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_12_1",
                "xci_path": "ip\\design_1_we_odd_12_1\\design_1_we_odd_12_1.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_2_0",
                "xci_path": "ip\\design_1_we_odd_2_0\\design_1_we_odd_2_0.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_0_0",
                "xci_path": "ip\\design_1_axi_gpio_0_0\\design_1_axi_gpio_0_0.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  },
                  "GPIO2_BOARD_INTERFACE": {
                    "value": "Custom"
                  },
                  "USE_BOARD_FLOW": {
                    "value": "true"
                  }
                }
              },
              "xlslice_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_3_0",
                "xci_path": "ip\\design_1_xlslice_3_0\\design_1_xlslice_3_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "axi_gpio_1": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_1_0",
                "xci_path": "ip\\design_1_axi_gpio_1_0\\design_1_axi_gpio_1_0.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_1",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_odd_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_1_1",
                "xci_path": "ip\\design_1_we_odd_1_1\\design_1_we_odd_1_1.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_11_1",
                "xci_path": "ip\\design_1_we_odd_11_1\\design_1_we_odd_11_1.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_14",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_4_0",
                "xci_path": "ip\\design_1_we_odd_4_0\\design_1_we_odd_4_0.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_2": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_1_1",
                "xci_path": "ip\\design_1_axi_gpio_1_1\\design_1_axi_gpio_1_1.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_2",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_bin_sel_addr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we3_0",
                "xci_path": "ip\\design_1_xlslice_beat_we3_0\\design_1_xlslice_beat_we3_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_bin_sel_addr",
                "parameters": {
                  "DIN_FROM": {
                    "value": "9"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "10"
                  }
                }
              },
              "axi_gpio_3": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_1_2",
                "xci_path": "ip\\design_1_axi_gpio_1_2\\design_1_axi_gpio_1_2.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_3",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "reset": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_1",
                "xci_path": "ip\\design_1_xlslice_0_1\\design_1_xlslice_0_1.xci",
                "inst_hier_path": "chan1/GPIO/reset",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_5_0",
                "xci_path": "ip\\design_1_we_odd_5_0\\design_1_we_odd_5_0.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_6",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "xlslice_bin_sel_data0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we4_0",
                "xci_path": "ip\\design_1_xlslice_beat_we4_0\\design_1_xlslice_beat_we4_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_bin_sel_data0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "10"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "we_odd_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_6_0",
                "xci_path": "ip\\design_1_we_odd_6_0\\design_1_we_odd_6_0.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "axi_gpio_4": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_3_0",
                "xci_path": "ip\\design_1_axi_gpio_3_0\\design_1_axi_gpio_3_0.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_4",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_10": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_9_0",
                "xci_path": "ip\\design_1_axi_gpio_9_0\\design_1_axi_gpio_9_0.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_10",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  }
                }
              },
              "xlslice_acc_length": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_1",
                "xci_path": "ip\\design_1_xlslice_2_1\\design_1_xlslice_2_1.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_acc_length",
                "parameters": {
                  "DIN_FROM": {
                    "value": "22"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "23"
                  }
                }
              },
              "we_odd_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_5_1",
                "xci_path": "ip\\design_1_we_odd_5_1\\design_1_we_odd_5_1.xci",
                "inst_hier_path": "chan1/GPIO/we_odd_8",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlslice_bin_sel_data1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_data0_0",
                "xci_path": "ip\\design_1_xlslice_bin_sel_data0_0\\design_1_xlslice_bin_sel_data0_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_bin_sel_data1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "22"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "xlslice_bramx32v2_start": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_acc_length_1",
                "xci_path": "ip\\design_1_xlslice_acc_length_1\\design_1_xlslice_acc_length_1.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_bramx32v2_start",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_5": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_4_0",
                "xci_path": "ip\\design_1_axi_gpio_4_0\\design_1_axi_gpio_4_0.xci",
                "inst_hier_path": "chan1/GPIO/axi_gpio_5",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_INPUTS_2": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_PSBscaleC": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bramx32v2_start_0",
                "xci_path": "ip\\design_1_xlslice_bramx32v2_start_0\\design_1_xlslice_bramx32v2_start_0.xci",
                "inst_hier_path": "chan1/GPIO/xlslice_PSBscaleC",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXI_gpio_5",
                  "axi_gpio_5/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_0",
                  "axi_gpio_0/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M02_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_1",
                  "axi_gpio_1/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M03_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_2",
                  "axi_gpio_2/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M05_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_3",
                  "axi_gpio_3/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M06_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_4",
                  "axi_gpio_4/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M10_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_6",
                  "axi_gpio_6/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M11_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_7",
                  "axi_gpio_7/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M12_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_8",
                  "axi_gpio_8/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M13_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_9",
                  "axi_gpio_9/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M14_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_10",
                  "axi_gpio_10/S_AXI"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "axi_gpio_4/gpio_io_o",
                  "xlslice_beat_we0/Din",
                  "xlslice_beat_we1/Din",
                  "xlslice_beat_we2/Din",
                  "xlslice_beat_we3/Din",
                  "xlslice_beat_dphi/Din",
                  "xlslice_beat_addr/Din"
                ]
              },
              "Net1": {
                "ports": [
                  "axi_gpio_9/gpio_io_o",
                  "xlslice_bin_sel_addr/Din",
                  "xlslice_bin_sel_data0/Din"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "axi_gpio_0/gpio_io_o",
                  "start/Din",
                  "reset/Din"
                ]
              },
              "axi_gpio_10_gpio_io_o": {
                "ports": [
                  "axi_gpio_10/gpio_io_o",
                  "xlslice_mix_dp/Din"
                ]
              },
              "axi_gpio_1_gpio2_io_o": {
                "ports": [
                  "axi_gpio_1/gpio2_io_o",
                  "xlslice_3/Din",
                  "xlslice_4/Din"
                ]
              },
              "axi_gpio_1_gpio_io_o": {
                "ports": [
                  "axi_gpio_1/gpio_io_o",
                  "we_even_1/Din",
                  "we_even_2/Din",
                  "we_even_3/Din",
                  "we_even_4/Din",
                  "we_odd_1/Din",
                  "we_odd_2/Din",
                  "we_odd_3/Din",
                  "we_odd_4/Din"
                ]
              },
              "axi_gpio_2_gpio2_io_o": {
                "ports": [
                  "axi_gpio_2/gpio2_io_o",
                  "xlslice_1/Din"
                ]
              },
              "axi_gpio_2_gpio_io_o": {
                "ports": [
                  "axi_gpio_2/gpio_io_o",
                  "xlslice_0/Din"
                ]
              },
              "axi_gpio_3_gpio2_io_o": {
                "ports": [
                  "axi_gpio_3/gpio2_io_o",
                  "xlslice_bramx32v2_start/Din",
                  "xlslice_getAccum_rst/Din"
                ]
              },
              "axi_gpio_3_gpio_io_o": {
                "ports": [
                  "axi_gpio_3/gpio_io_o",
                  "xlslice_acc_length/Din",
                  "xlslice_getAccumChan/Din"
                ]
              },
              "axi_gpio_4_gpio2_io_o": {
                "ports": [
                  "axi_gpio_4/gpio2_io_o",
                  "xlslice_fft_scale/Din"
                ]
              },
              "axi_gpio_5_gpio_io_o": {
                "ports": [
                  "axi_gpio_5/gpio_io_o",
                  "xlslice_PSBscaleC/Din"
                ]
              },
              "axi_gpio_6_gpio2_io_o": {
                "ports": [
                  "axi_gpio_6/gpio2_io_o",
                  "we_odd_6/Din"
                ]
              },
              "axi_gpio_6_gpio_io_o": {
                "ports": [
                  "axi_gpio_6/gpio_io_o",
                  "we_odd_5/Din"
                ]
              },
              "axi_gpio_7_gpio2_io_o": {
                "ports": [
                  "axi_gpio_7/gpio2_io_o",
                  "we_odd_9/Din",
                  "we_odd_10/Din"
                ]
              },
              "axi_gpio_7_gpio_io_o": {
                "ports": [
                  "axi_gpio_7/gpio_io_o",
                  "we_odd_7/Din",
                  "we_odd_8/Din"
                ]
              },
              "axi_gpio_8_gpio2_io_o": {
                "ports": [
                  "axi_gpio_8/gpio2_io_o",
                  "we_odd_13/Din",
                  "we_odd_14/Din"
                ]
              },
              "axi_gpio_8_gpio_io_o": {
                "ports": [
                  "axi_gpio_8/gpio_io_o",
                  "we_odd_11/Din",
                  "we_odd_12/Din"
                ]
              },
              "axi_gpio_9_gpio2_io_o": {
                "ports": [
                  "axi_gpio_9/gpio2_io_o",
                  "xlslice_bin_sel_data1/Din",
                  "xlslice_bin_sel_we/Din"
                ]
              },
              "gpio2_io_i_1": {
                "ports": [
                  "dsp_ov_flag",
                  "axi_gpio_5/gpio2_io_i"
                ]
              },
              "reset_Dout": {
                "ports": [
                  "reset/Dout",
                  "psb_rst"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_gpio_0/s_axi_aresetn",
                  "axi_gpio_1/s_axi_aresetn",
                  "axi_gpio_2/s_axi_aresetn",
                  "axi_gpio_3/s_axi_aresetn",
                  "axi_gpio_4/s_axi_aresetn",
                  "axi_gpio_7/s_axi_aresetn",
                  "axi_gpio_8/s_axi_aresetn",
                  "axi_gpio_9/s_axi_aresetn",
                  "axi_gpio_10/s_axi_aresetn",
                  "axi_gpio_6/s_axi_aresetn",
                  "axi_gpio_5/s_axi_aresetn"
                ]
              },
              "start_Dout": {
                "ports": [
                  "start/Dout",
                  "psb_start"
                ]
              },
              "we_even_1_Dout": {
                "ports": [
                  "we_even_1/Dout",
                  "psb_tone_we_even1"
                ]
              },
              "we_even_2_Dout": {
                "ports": [
                  "we_even_2/Dout",
                  "psb_tone_we_even2"
                ]
              },
              "we_even_3_Dout": {
                "ports": [
                  "we_even_3/Dout",
                  "psb_tone_we_even3"
                ]
              },
              "we_even_4_Dout": {
                "ports": [
                  "we_even_4/Dout",
                  "psb_tone_we_even4"
                ]
              },
              "we_odd_10_Dout": {
                "ports": [
                  "we_odd_10/Dout",
                  "psb_toneSelect_w_D3"
                ]
              },
              "we_odd_11_Dout": {
                "ports": [
                  "we_odd_11/Dout",
                  "psb_toneSelect_w_D4"
                ]
              },
              "we_odd_12_Dout": {
                "ports": [
                  "we_odd_12/Dout",
                  "psb_toneSelect_w_D5"
                ]
              },
              "we_odd_13_Dout": {
                "ports": [
                  "we_odd_13/Dout",
                  "psb_toneSelect_w_D6"
                ]
              },
              "we_odd_14_Dout": {
                "ports": [
                  "we_odd_14/Dout",
                  "psb_toneSelect_w_D7"
                ]
              },
              "we_odd_1_Dout": {
                "ports": [
                  "we_odd_1/Dout",
                  "psb_tone_we_odd1"
                ]
              },
              "we_odd_2_Dout": {
                "ports": [
                  "we_odd_2/Dout",
                  "psb_tone_we_odd2"
                ]
              },
              "we_odd_3_Dout": {
                "ports": [
                  "we_odd_3/Dout",
                  "psb_tone_we_odd3"
                ]
              },
              "we_odd_4_Dout": {
                "ports": [
                  "we_odd_4/Dout",
                  "psb_tone_we_odd4"
                ]
              },
              "we_odd_5_Dout": {
                "ports": [
                  "we_odd_5/Dout",
                  "psb_toneSelect_we"
                ]
              },
              "we_odd_6_Dout": {
                "ports": [
                  "we_odd_6/Dout",
                  "psb_toneSelect_w_addr"
                ]
              },
              "we_odd_7_Dout": {
                "ports": [
                  "we_odd_7/Dout",
                  "psb_toneSelect_w_D0"
                ]
              },
              "we_odd_8_Dout": {
                "ports": [
                  "we_odd_8/Dout",
                  "psb_toneSelect_w_D1"
                ]
              },
              "we_odd_9_Dout": {
                "ports": [
                  "we_odd_9/Dout",
                  "psb_toneSelect_w_D2"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "psb_tone_w_init_re"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "psb_tone_w_init_im"
                ]
              },
              "xlslice_3_Dout": {
                "ports": [
                  "xlslice_3/Dout",
                  "psb_tone_w_addr"
                ]
              },
              "xlslice_4_Dout": {
                "ports": [
                  "xlslice_4/Dout",
                  "psb_tone_w_dphi"
                ]
              },
              "xlslice_5_Dout": {
                "ports": [
                  "xlslice_acc_length/Dout",
                  "rec_acc_length"
                ]
              },
              "xlslice_PSBscaleC_Dout": {
                "ports": [
                  "xlslice_PSBscaleC/Dout",
                  "psb_postScale"
                ]
              },
              "xlslice_beat_addr_Dout": {
                "ports": [
                  "xlslice_beat_addr/Dout",
                  "rec_beatDphi_w_addr"
                ]
              },
              "xlslice_beat_dphi_Dout": {
                "ports": [
                  "xlslice_beat_dphi/Dout",
                  "rec_beatDphi_w_D"
                ]
              },
              "xlslice_beat_we0_Dout": {
                "ports": [
                  "xlslice_beat_we0/Dout",
                  "rec_beatDphi_we0"
                ]
              },
              "xlslice_beat_we1_Dout": {
                "ports": [
                  "xlslice_beat_we1/Dout",
                  "rec_beatDphi_we1"
                ]
              },
              "xlslice_beat_we2_Dout": {
                "ports": [
                  "xlslice_beat_we2/Dout",
                  "rec_beatDphi_we2"
                ]
              },
              "xlslice_beat_we3_Dout": {
                "ports": [
                  "xlslice_beat_we3/Dout",
                  "rec_beatDphi_we3"
                ]
              },
              "xlslice_bin_sel_addr_Dout": {
                "ports": [
                  "xlslice_bin_sel_addr/Dout",
                  "rec_binSelect_w_addr"
                ]
              },
              "xlslice_bin_sel_data1_Dout": {
                "ports": [
                  "xlslice_bin_sel_data1/Dout",
                  "rec_binSelect_w_D1"
                ]
              },
              "xlslice_bin_sel_data_Dout": {
                "ports": [
                  "xlslice_bin_sel_data0/Dout",
                  "rec_binSelect_w_D0"
                ]
              },
              "xlslice_bin_sel_we_Dout": {
                "ports": [
                  "xlslice_bin_sel_we/Dout",
                  "rec_binSelect_we"
                ]
              },
              "xlslice_bram_rst_Dout": {
                "ports": [
                  "xlslice_getAccum_rst/Dout",
                  "getAccumCtrl_rst"
                ]
              },
              "xlslice_bramx32v2_start_Dout": {
                "ports": [
                  "xlslice_bramx32v2_start/Dout",
                  "axibramx32v2_start"
                ]
              },
              "xlslice_dacmix_dp_Dout": {
                "ports": [
                  "xlslice_mix_dp/Dout",
                  "fineNCO_dphi"
                ]
              },
              "xlslice_fft_scale_Dout": {
                "ports": [
                  "xlslice_fft_scale/Dout",
                  "rec_fft_scale"
                ]
              },
              "xlslice_getAccumChan_Dout": {
                "ports": [
                  "xlslice_getAccumChan/Dout",
                  "getAccum_channel_count"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_gpio_0/s_axi_aclk",
                  "axi_gpio_1/s_axi_aclk",
                  "axi_gpio_2/s_axi_aclk",
                  "axi_gpio_3/s_axi_aclk",
                  "axi_gpio_4/s_axi_aclk",
                  "axi_gpio_7/s_axi_aclk",
                  "axi_gpio_8/s_axi_aclk",
                  "axi_gpio_9/s_axi_aclk",
                  "axi_gpio_10/s_axi_aclk",
                  "axi_gpio_6/s_axi_aclk",
                  "axi_gpio_5/s_axi_aclk"
                ]
              }
            }
          },
          "psb_out_post": {
            "ports": {
              "psb_im0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "scale_const16": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "psb_dac_im0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ov": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlslice_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_9_0",
                "xci_path": "ip\\design_1_xlslice_9_0\\design_1_xlslice_9_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_10",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_1",
                "xci_path": "ip\\design_1_xlconstant_0_1\\design_1_xlconstant_0_1.xci",
                "inst_hier_path": "chan1/psb_out_post/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlslice_11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_10_0",
                "xci_path": "ip\\design_1_xlslice_10_0\\design_1_xlslice_10_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_11",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_2",
                "xci_path": "ip\\design_1_xlslice_2_2\\design_1_xlslice_2_2.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_11_0",
                "xci_path": "ip\\design_1_xlslice_11_0\\design_1_xlslice_11_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_12",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_0",
                "xci_path": "ip\\design_1_xlslice_5_0\\design_1_xlslice_5_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_1",
                "xci_path": "ip\\design_1_xlslice_5_1\\design_1_xlslice_5_1.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_14",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_psbim0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_0_1",
                "xci_path": "ip\\design_1_xlconcat_0_1\\design_1_xlconcat_0_1.xci",
                "inst_hier_path": "chan1/psb_out_post/xlconcat_psbim0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbim1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_2_2",
                "xci_path": "ip\\design_1_xlconcat_2_2\\design_1_xlconcat_2_2.xci",
                "inst_hier_path": "chan1/psb_out_post/xlconcat_psbim1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbre0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_2_4",
                "xci_path": "ip\\design_1_xlconcat_2_4\\design_1_xlconcat_2_4.xci",
                "inst_hier_path": "chan1/psb_out_post/xlconcat_psbre0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_15": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_2",
                "xci_path": "ip\\design_1_xlslice_5_2\\design_1_xlslice_5_2.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_15",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_3",
                "xci_path": "ip\\design_1_xlslice_2_3\\design_1_xlslice_2_3.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_psbim2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_2_3",
                "xci_path": "ip\\design_1_xlconcat_2_3\\design_1_xlconcat_2_3.xci",
                "inst_hier_path": "chan1/psb_out_post/xlconcat_psbim2",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_16": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_3",
                "xci_path": "ip\\design_1_xlslice_5_3\\design_1_xlslice_5_3.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_16",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_4",
                "xci_path": "ip\\design_1_xlslice_2_4\\design_1_xlslice_2_4.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_6",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbre1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_5_2",
                "xci_path": "ip\\design_1_xlconcat_5_2\\design_1_xlconcat_5_2.xci",
                "inst_hier_path": "chan1/psb_out_post/xlconcat_psbre1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbre2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_7_0",
                "xci_path": "ip\\design_1_xlconcat_7_0\\design_1_xlconcat_7_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlconcat_psbre2",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_17": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_4",
                "xci_path": "ip\\design_1_xlslice_5_4\\design_1_xlslice_5_4.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_17",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_6_0",
                "xci_path": "ip\\design_1_xlslice_6_0\\design_1_xlslice_6_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbim3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_5_1",
                "xci_path": "ip\\design_1_xlconcat_5_1\\design_1_xlconcat_5_1.xci",
                "inst_hier_path": "chan1/psb_out_post/xlconcat_psbim3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_18": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_5",
                "xci_path": "ip\\design_1_xlslice_5_5\\design_1_xlslice_5_5.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_18",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_7_0",
                "xci_path": "ip\\design_1_xlslice_7_0\\design_1_xlslice_7_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_8",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbre3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_6_0",
                "xci_path": "ip\\design_1_xlconcat_6_0\\design_1_xlconcat_6_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlconcat_psbre3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_19": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_17_0",
                "xci_path": "ip\\design_1_xlslice_17_0\\design_1_xlslice_17_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_19",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_9": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_8_0",
                "xci_path": "ip\\design_1_xlslice_8_0\\design_1_xlslice_8_0.xci",
                "inst_hier_path": "chan1/psb_out_post/xlslice_9",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "scaler_16bits_1": {
                "vlnv": "xilinx.com:user:scaler_16bits:1.1",
                "xci_name": "design_1_scaler_16bits_1_0",
                "xci_path": "ip\\design_1_scaler_16bits_1_0\\design_1_scaler_16bits_1_0.xci",
                "inst_hier_path": "chan1/psb_out_post/scaler_16bits_1"
              }
            },
            "nets": {
              "Net4": {
                "ports": [
                  "psb_im0",
                  "xlslice_5/Din",
                  "xlslice_2/Din"
                ]
              },
              "Net5": {
                "ports": [
                  "psb_im1",
                  "xlslice_6/Din",
                  "xlslice_13/Din"
                ]
              },
              "Net6": {
                "ports": [
                  "psb_im2",
                  "xlslice_7/Din",
                  "xlslice_14/Din"
                ]
              },
              "Net7": {
                "ports": [
                  "psb_im3",
                  "xlslice_8/Din",
                  "xlslice_15/Din"
                ]
              },
              "Net8": {
                "ports": [
                  "psb_re0",
                  "xlslice_9/Din",
                  "xlslice_16/Din"
                ]
              },
              "Net9": {
                "ports": [
                  "psb_re1",
                  "xlslice_18/Din",
                  "xlslice_10/Din"
                ]
              },
              "Net10": {
                "ports": [
                  "psb_re2",
                  "xlslice_17/Din",
                  "xlslice_11/Din"
                ]
              },
              "Net11": {
                "ports": [
                  "psb_re3",
                  "xlslice_19/Din",
                  "xlslice_12/Din"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk",
                  "scaler_16bits_1/clk"
                ]
              },
              "scaler_16bits_1_ov": {
                "ports": [
                  "scaler_16bits_1/ov",
                  "ov"
                ]
              },
              "scaler_16bits_1_psb_dac_im0": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im0",
                  "psb_dac_im0"
                ]
              },
              "scaler_16bits_1_psb_dac_im1": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im1",
                  "psb_dac_im1"
                ]
              },
              "scaler_16bits_1_psb_dac_im2": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im2",
                  "psb_dac_im2"
                ]
              },
              "scaler_16bits_1_psb_dac_im3": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im3",
                  "psb_dac_im3"
                ]
              },
              "scaler_16bits_1_psb_dac_re0": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re0",
                  "psb_dac_re0"
                ]
              },
              "scaler_16bits_1_psb_dac_re1": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re1",
                  "psb_dac_re1"
                ]
              },
              "scaler_16bits_1_psb_dac_re2": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re2",
                  "psb_dac_re2"
                ]
              },
              "scaler_16bits_1_psb_dac_re3": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re3",
                  "psb_dac_re3"
                ]
              },
              "xlconcat_psbim0_dout": {
                "ports": [
                  "xlconcat_psbim0/dout",
                  "scaler_16bits_1/psb_im0"
                ]
              },
              "xlconcat_psbim1_dout": {
                "ports": [
                  "xlconcat_psbim1/dout",
                  "scaler_16bits_1/psb_im1"
                ]
              },
              "xlconcat_psbim2_dout": {
                "ports": [
                  "xlconcat_psbim2/dout",
                  "scaler_16bits_1/psb_im2"
                ]
              },
              "xlconcat_psbim3_dout": {
                "ports": [
                  "xlconcat_psbim3/dout",
                  "scaler_16bits_1/psb_im3"
                ]
              },
              "xlconcat_psbre0_dout": {
                "ports": [
                  "xlconcat_psbre0/dout",
                  "scaler_16bits_1/psb_re0"
                ]
              },
              "xlconcat_psbre1_dout": {
                "ports": [
                  "xlconcat_psbre1/dout",
                  "scaler_16bits_1/psb_re1"
                ]
              },
              "xlconcat_psbre2_dout": {
                "ports": [
                  "xlconcat_psbre2/dout",
                  "scaler_16bits_1/psb_re2"
                ]
              },
              "xlconcat_psbre3_dout": {
                "ports": [
                  "xlconcat_psbre3/dout",
                  "scaler_16bits_1/psb_re3"
                ]
              },
              "xlconstant_0_dout1": {
                "ports": [
                  "xlconstant_0/dout",
                  "xlconcat_psbim0/In0",
                  "xlconcat_psbim1/In0",
                  "xlconcat_psbim2/In0",
                  "xlconcat_psbim3/In0",
                  "xlconcat_psbre0/In0",
                  "xlconcat_psbre1/In0",
                  "xlconcat_psbre2/In0",
                  "xlconcat_psbre3/In0"
                ]
              },
              "xlslice_10_Dout": {
                "ports": [
                  "xlslice_10/Dout",
                  "xlconcat_psbre1/In1"
                ]
              },
              "xlslice_11_Dout": {
                "ports": [
                  "xlslice_11/Dout",
                  "xlconcat_psbre2/In1"
                ]
              },
              "xlslice_12_Dout": {
                "ports": [
                  "xlslice_12/Dout",
                  "xlconcat_psbre3/In1"
                ]
              },
              "xlslice_13_Dout": {
                "ports": [
                  "xlslice_13/Dout",
                  "xlconcat_psbim1/In2"
                ]
              },
              "xlslice_14_Dout": {
                "ports": [
                  "xlslice_14/Dout",
                  "xlconcat_psbim2/In2"
                ]
              },
              "xlslice_15_Dout": {
                "ports": [
                  "xlslice_15/Dout",
                  "xlconcat_psbim3/In2"
                ]
              },
              "xlslice_16_Dout": {
                "ports": [
                  "xlslice_16/Dout",
                  "xlconcat_psbre0/In2"
                ]
              },
              "xlslice_17_Dout": {
                "ports": [
                  "xlslice_17/Dout",
                  "xlconcat_psbre2/In2"
                ]
              },
              "xlslice_18_Dout": {
                "ports": [
                  "xlslice_18/Dout",
                  "xlconcat_psbre1/In2"
                ]
              },
              "xlslice_19_Dout": {
                "ports": [
                  "xlslice_19/Dout",
                  "xlconcat_psbre3/In2"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "xlslice_2/Dout",
                  "xlconcat_psbim0/In1"
                ]
              },
              "xlslice_5_Dout1": {
                "ports": [
                  "xlslice_5/Dout",
                  "xlconcat_psbim0/In2"
                ]
              },
              "xlslice_6_Dout": {
                "ports": [
                  "xlslice_6/Dout",
                  "xlconcat_psbim1/In1"
                ]
              },
              "xlslice_7_Dout": {
                "ports": [
                  "xlslice_7/Dout",
                  "xlconcat_psbim2/In1"
                ]
              },
              "xlslice_8_Dout": {
                "ports": [
                  "xlslice_8/Dout",
                  "xlconcat_psbim3/In1"
                ]
              },
              "xlslice_9_Dout": {
                "ports": [
                  "xlslice_9/Dout",
                  "xlconcat_psbre0/In1"
                ]
              },
              "xlslice_PSBscaleC_Dout": {
                "ports": [
                  "scale_const16",
                  "scaler_16bits_1/scale_const16"
                ]
              }
            }
          },
          "fine_nco": {
            "ports": {
              "ADC_data_im": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "to_DAC": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "ADC_data_re": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "dphi": {
                "direction": "I",
                "left": "21",
                "right": "0"
              },
              "sync_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "clk_256M": {
                "type": "clk",
                "direction": "I"
              },
              "out_im_0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DAC_im_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "xlslice_im0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re0_2",
                "xci_path": "ip\\design_1_xlslice_re0_2\\design_1_xlslice_re0_2.xci",
                "inst_hier_path": "chan1/fine_nco/xlslice_im0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re1_1",
                "xci_path": "ip\\design_1_xlslice_re1_1\\design_1_xlslice_re1_1.xci",
                "inst_hier_path": "chan1/fine_nco/xlslice_im1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re2_0",
                "xci_path": "ip\\design_1_xlslice_re2_0\\design_1_xlslice_re2_0.xci",
                "inst_hier_path": "chan1/fine_nco/xlslice_im2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "47"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_0_0",
                "xci_path": "ip\\design_1_xlconcat_0_0\\design_1_xlconcat_0_0.xci",
                "inst_hier_path": "chan1/fine_nco/xlconcat_0",
                "parameters": {
                  "IN2_WIDTH": {
                    "value": "16"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "8"
                  }
                }
              },
              "xlslice_re0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we0_1",
                "xci_path": "ip\\design_1_xlslice_beat_we0_1\\design_1_xlslice_beat_we0_1.xci",
                "inst_hier_path": "chan1/fine_nco/xlslice_re0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re3_0",
                "xci_path": "ip\\design_1_xlslice_re3_0\\design_1_xlslice_re3_0.xci",
                "inst_hier_path": "chan1/fine_nco/xlslice_im3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_re1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re0_0",
                "xci_path": "ip\\design_1_xlslice_re0_0\\design_1_xlslice_re0_0.xci",
                "inst_hier_path": "chan1/fine_nco/xlslice_re1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_re2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re1_0",
                "xci_path": "ip\\design_1_xlslice_re1_0\\design_1_xlslice_re1_0.xci",
                "inst_hier_path": "chan1/fine_nco/xlslice_re2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "47"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "cordic_mix_v2_ADC": {
                "vlnv": "xilinx.com:user:cordic_mix_v2:1.0",
                "xci_name": "design_1_cordic_mix_v2_0_2",
                "xci_path": "ip\\design_1_cordic_mix_v2_0_2\\design_1_cordic_mix_v2_0_2.xci",
                "inst_hier_path": "chan1/fine_nco/cordic_mix_v2_ADC"
              },
              "cordic_mix_v2_DAC": {
                "vlnv": "xilinx.com:user:cordic_mix_v2:1.0",
                "xci_name": "design_1_cordic_mix_v2_2_0",
                "xci_path": "ip\\design_1_cordic_mix_v2_2_0\\design_1_cordic_mix_v2_2_0.xci",
                "inst_hier_path": "chan1/fine_nco/cordic_mix_v2_DAC"
              },
              "xlslice_re3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re0_1",
                "xci_path": "ip\\design_1_xlslice_re0_1\\design_1_xlslice_re0_1.xci",
                "inst_hier_path": "chan1/fine_nco/xlslice_re3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "Net2": {
                "ports": [
                  "ADC_data_im",
                  "xlslice_im3/Din",
                  "xlslice_im2/Din",
                  "xlslice_im1/Din",
                  "xlslice_im0/Din"
                ]
              },
              "Net3": {
                "ports": [
                  "ADC_data_re",
                  "xlslice_re3/Din",
                  "xlslice_re2/Din",
                  "xlslice_re1/Din",
                  "xlslice_re0/Din"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk_256M",
                  "cordic_mix_v2_DAC/clk",
                  "cordic_mix_v2_ADC/clk"
                ]
              },
              "cordic_mix_v2_2_out_im_0": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_0",
                  "xlconcat_0/In1"
                ]
              },
              "cordic_mix_v2_2_out_im_1": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_1",
                  "xlconcat_0/In3"
                ]
              },
              "cordic_mix_v2_2_out_im_2": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_2",
                  "xlconcat_0/In5"
                ]
              },
              "cordic_mix_v2_2_out_im_3": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_3",
                  "xlconcat_0/In7"
                ]
              },
              "cordic_mix_v2_2_out_re_0": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_0",
                  "xlconcat_0/In0"
                ]
              },
              "cordic_mix_v2_2_out_re_1": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_1",
                  "xlconcat_0/In2"
                ]
              },
              "cordic_mix_v2_2_out_re_2": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_2",
                  "xlconcat_0/In4"
                ]
              },
              "cordic_mix_v2_2_out_re_3": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_3",
                  "xlconcat_0/In6"
                ]
              },
              "cordic_mix_v2_ADC_out_im_0": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_0",
                  "out_im_0"
                ]
              },
              "cordic_mix_v2_ADC_out_im_1": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_1",
                  "out_im_1"
                ]
              },
              "cordic_mix_v2_ADC_out_im_2": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_2",
                  "out_im_2"
                ]
              },
              "cordic_mix_v2_ADC_out_im_3": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_3",
                  "out_im_3"
                ]
              },
              "cordic_mix_v2_ADC_out_re_0": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_0",
                  "out_re_0"
                ]
              },
              "cordic_mix_v2_ADC_out_re_1": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_1",
                  "out_re_1"
                ]
              },
              "cordic_mix_v2_ADC_out_re_2": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_2",
                  "out_re_2"
                ]
              },
              "cordic_mix_v2_ADC_out_re_3": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_3",
                  "out_re_3"
                ]
              },
              "scaler_16bits_1_psb_dac_im0": {
                "ports": [
                  "DAC_im_0",
                  "cordic_mix_v2_DAC/im_0"
                ]
              },
              "scaler_16bits_1_psb_dac_im1": {
                "ports": [
                  "DAC_im_1",
                  "cordic_mix_v2_DAC/im_1"
                ]
              },
              "scaler_16bits_1_psb_dac_im2": {
                "ports": [
                  "DAC_im_2",
                  "cordic_mix_v2_DAC/im_2"
                ]
              },
              "scaler_16bits_1_psb_dac_im3": {
                "ports": [
                  "DAC_im_3",
                  "cordic_mix_v2_DAC/im_3"
                ]
              },
              "scaler_16bits_1_psb_dac_re0": {
                "ports": [
                  "DAC_re_0",
                  "cordic_mix_v2_DAC/re_0"
                ]
              },
              "scaler_16bits_1_psb_dac_re1": {
                "ports": [
                  "DAC_re_1",
                  "cordic_mix_v2_DAC/re_1"
                ]
              },
              "scaler_16bits_1_psb_dac_re2": {
                "ports": [
                  "DAC_re_2",
                  "cordic_mix_v2_DAC/re_2"
                ]
              },
              "scaler_16bits_1_psb_dac_re3": {
                "ports": [
                  "DAC_re_3",
                  "cordic_mix_v2_DAC/re_3"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "to_DAC"
                ]
              },
              "xlconstant_7_dout": {
                "ports": [
                  "sync_in",
                  "cordic_mix_v2_DAC/sync_in",
                  "cordic_mix_v2_ADC/sync_in"
                ]
              },
              "xlslice_dacmix_dp_Dout": {
                "ports": [
                  "dphi",
                  "cordic_mix_v2_DAC/dphi",
                  "cordic_mix_v2_ADC/dphi"
                ]
              },
              "xlslice_im0_Dout": {
                "ports": [
                  "xlslice_im0/Dout",
                  "cordic_mix_v2_ADC/re_0"
                ]
              },
              "xlslice_im1_Dout": {
                "ports": [
                  "xlslice_im1/Dout",
                  "cordic_mix_v2_ADC/re_1"
                ]
              },
              "xlslice_im2_Dout": {
                "ports": [
                  "xlslice_im2/Dout",
                  "cordic_mix_v2_ADC/re_2"
                ]
              },
              "xlslice_im3_Dout": {
                "ports": [
                  "xlslice_im3/Dout",
                  "cordic_mix_v2_ADC/re_3"
                ]
              },
              "xlslice_re0_Dout": {
                "ports": [
                  "xlslice_re0/Dout",
                  "cordic_mix_v2_ADC/im_0"
                ]
              },
              "xlslice_re1_Dout": {
                "ports": [
                  "xlslice_re1/Dout",
                  "cordic_mix_v2_ADC/im_1"
                ]
              },
              "xlslice_re2_Dout": {
                "ports": [
                  "xlslice_re2/Dout",
                  "cordic_mix_v2_ADC/im_2"
                ]
              },
              "xlslice_re3_Dout": {
                "ports": [
                  "xlslice_re3/Dout",
                  "cordic_mix_v2_ADC/im_3"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI_bram_ctrl_0",
              "snap_data_capture/S_AXI_bram_ctrl_0"
            ]
          },
          "ps8_0_axi_periph1_M01_AXI": {
            "interface_ports": [
              "S_AXI_bram_ctrl_1",
              "snap_data_capture/S_AXI_bram_ctrl_1"
            ]
          },
          "ps8_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_gpio_0",
              "GPIO/S_AXI_gpio_0"
            ]
          },
          "ps8_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI_gpio_1",
              "GPIO/S_AXI_gpio_1"
            ]
          },
          "ps8_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI_gpio_2",
              "GPIO/S_AXI_gpio_2"
            ]
          },
          "ps8_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "S_AXI_gpio_3",
              "GPIO/S_AXI_gpio_3"
            ]
          },
          "ps8_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S_AXI_gpio_4",
              "GPIO/S_AXI_gpio_4"
            ]
          },
          "ps8_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "S_AXI_gpio_5",
              "GPIO/S_AXI_gpio_5"
            ]
          },
          "ps8_0_axi_periph_M10_AXI": {
            "interface_ports": [
              "S_AXI_gpio_6",
              "GPIO/S_AXI_gpio_6"
            ]
          },
          "ps8_0_axi_periph_M11_AXI": {
            "interface_ports": [
              "S_AXI_gpio_7",
              "GPIO/S_AXI_gpio_7"
            ]
          },
          "ps8_0_axi_periph_M12_AXI": {
            "interface_ports": [
              "S_AXI_gpio_8",
              "GPIO/S_AXI_gpio_8"
            ]
          },
          "ps8_0_axi_periph_M13_AXI": {
            "interface_ports": [
              "S_AXI_gpio_9",
              "GPIO/S_AXI_gpio_9"
            ]
          },
          "ps8_0_axi_periph_M14_AXI": {
            "interface_ports": [
              "S_AXI_gpio_10",
              "GPIO/S_AXI_gpio_10"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "ADC_data_im",
              "fine_nco/ADC_data_im",
              "snap_data_capture/ADC_data_im"
            ]
          },
          "Net3": {
            "ports": [
              "ADC_data_re",
              "fine_nco/ADC_data_re",
              "snap_data_capture/ADC_data_re"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "CLK",
              "c_shift_ram_4/CLK",
              "psb3_0_0/clk",
              "psb_out_post/clk",
              "fine_nco/clk_256M",
              "snap_data_capture/clk_256M",
              "receive1_3_0/clk"
            ]
          },
          "const_zero31_dout": {
            "ports": [
              "const_zero31/dout",
              "xlconcat_6/In3"
            ]
          },
          "cordic_mix_v2_ADC_out_im_0": {
            "ports": [
              "fine_nco/out_im_0",
              "receive1_3_0/in_re_0"
            ]
          },
          "cordic_mix_v2_ADC_out_im_1": {
            "ports": [
              "fine_nco/out_im_1",
              "receive1_3_0/in_re_1"
            ]
          },
          "cordic_mix_v2_ADC_out_im_2": {
            "ports": [
              "fine_nco/out_im_2",
              "receive1_3_0/in_re_2"
            ]
          },
          "cordic_mix_v2_ADC_out_im_3": {
            "ports": [
              "fine_nco/out_im_3",
              "receive1_3_0/in_re_3"
            ]
          },
          "cordic_mix_v2_ADC_out_re_0": {
            "ports": [
              "fine_nco/out_re_0",
              "receive1_3_0/in_im_0"
            ]
          },
          "cordic_mix_v2_ADC_out_re_1": {
            "ports": [
              "fine_nco/out_re_1",
              "receive1_3_0/in_im_1"
            ]
          },
          "cordic_mix_v2_ADC_out_re_2": {
            "ports": [
              "fine_nco/out_re_2",
              "receive1_3_0/in_im_2"
            ]
          },
          "cordic_mix_v2_ADC_out_re_3": {
            "ports": [
              "fine_nco/out_re_3",
              "receive1_3_0/in_im_3"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn256",
              "snap_data_capture/s_axi_aresetn256"
            ]
          },
          "psb2_0_0_gout_psb_tvalid": {
            "ports": [
              "c_shift_ram_4/Q",
              "receive1_3_0/in_tvalid"
            ]
          },
          "psb3_0_0_gout_ov_add": {
            "ports": [
              "psb3_0_0/gout_ov_add",
              "xlconcat_6/In2"
            ]
          },
          "psb3_0_0_gout_ov_ifft": {
            "ports": [
              "psb3_0_0/gout_ov_ifft",
              "xlconcat_6/In1"
            ]
          },
          "psb3_0_0_gout_psb_tvalid": {
            "ports": [
              "psb3_0_0/gout_psb_tvalid",
              "c_shift_ram_4/D"
            ]
          },
          "psb_im0_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_0",
              "psb_out_post/psb_im0"
            ]
          },
          "psb_im1_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_1",
              "psb_out_post/psb_im1"
            ]
          },
          "psb_im2_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_2",
              "psb_out_post/psb_im2"
            ]
          },
          "psb_im3_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_3",
              "psb_out_post/psb_im3"
            ]
          },
          "psb_re0_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_0",
              "psb_out_post/psb_re0"
            ]
          },
          "psb_re1_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_1",
              "psb_out_post/psb_re1"
            ]
          },
          "psb_re2_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_2",
              "psb_out_post/psb_re2"
            ]
          },
          "psb_re3_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_3",
              "psb_out_post/psb_re3"
            ]
          },
          "receive1_3_0_acc_tvalid": {
            "ports": [
              "receive1_3_0/acc_tvalid",
              "snap_data_capture/tvalid"
            ]
          },
          "receive1_3_0_acc_tvalid_eth": {
            "ports": [
              "receive1_3_0/acc_tvalid_eth",
              "acc_tvalid_eth"
            ]
          },
          "receive1_3_0_snap_i0": {
            "ports": [
              "receive1_3_0/snap_i0",
              "xlconcat_1/In0"
            ]
          },
          "receive1_3_0_snap_i1": {
            "ports": [
              "receive1_3_0/snap_i1",
              "xlconcat_1/In2"
            ]
          },
          "receive1_3_0_snap_i2": {
            "ports": [
              "receive1_3_0/snap_i2",
              "xlconcat_1/In4"
            ]
          },
          "receive1_3_0_snap_i3": {
            "ports": [
              "receive1_3_0/snap_i3",
              "xlconcat_1/In6"
            ]
          },
          "receive1_3_0_snap_q0": {
            "ports": [
              "receive1_3_0/snap_q0",
              "xlconcat_1/In1"
            ]
          },
          "receive1_3_0_snap_q1": {
            "ports": [
              "receive1_3_0/snap_q1",
              "xlconcat_1/In3"
            ]
          },
          "receive1_3_0_snap_q2": {
            "ports": [
              "receive1_3_0/snap_q2",
              "xlconcat_1/In5"
            ]
          },
          "receive1_3_0_snap_q3": {
            "ports": [
              "receive1_3_0/snap_q3",
              "xlconcat_1/In7"
            ]
          },
          "reset_Dout": {
            "ports": [
              "GPIO/psb_rst",
              "psb3_0_0/gin_tl_reset"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn99",
              "GPIO/s_axi_aresetn"
            ]
          },
          "scale_const16_1": {
            "ports": [
              "GPIO/psb_postScale",
              "psb_out_post/scale_const16"
            ]
          },
          "scaler_16bits_1_ov": {
            "ports": [
              "psb_out_post/ov",
              "xlconcat_6/In0"
            ]
          },
          "scaler_16bits_1_psb_dac_im0": {
            "ports": [
              "psb_out_post/psb_dac_im0",
              "fine_nco/DAC_im_0"
            ]
          },
          "scaler_16bits_1_psb_dac_im1": {
            "ports": [
              "psb_out_post/psb_dac_im1",
              "fine_nco/DAC_im_1"
            ]
          },
          "scaler_16bits_1_psb_dac_im2": {
            "ports": [
              "psb_out_post/psb_dac_im2",
              "fine_nco/DAC_im_2"
            ]
          },
          "scaler_16bits_1_psb_dac_im3": {
            "ports": [
              "psb_out_post/psb_dac_im3",
              "fine_nco/DAC_im_3"
            ]
          },
          "scaler_16bits_1_psb_dac_re0": {
            "ports": [
              "psb_out_post/psb_dac_re0",
              "fine_nco/DAC_re_0"
            ]
          },
          "scaler_16bits_1_psb_dac_re1": {
            "ports": [
              "psb_out_post/psb_dac_re1",
              "fine_nco/DAC_re_1"
            ]
          },
          "scaler_16bits_1_psb_dac_re2": {
            "ports": [
              "psb_out_post/psb_dac_re2",
              "fine_nco/DAC_re_2"
            ]
          },
          "scaler_16bits_1_psb_dac_re3": {
            "ports": [
              "psb_out_post/psb_dac_re3",
              "fine_nco/DAC_re_3"
            ]
          },
          "start_Dout": {
            "ports": [
              "GPIO/psb_start",
              "psb3_0_0/gin_tl_start",
              "start_chan1"
            ]
          },
          "we_even_1_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even1",
              "psb3_0_0/gin_we_even_1"
            ]
          },
          "we_even_2_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even2",
              "psb3_0_0/gin_we_even_2"
            ]
          },
          "we_even_3_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even3",
              "psb3_0_0/gin_we_even_3"
            ]
          },
          "we_even_4_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even4",
              "psb3_0_0/gin_we_even_4"
            ]
          },
          "we_odd_10_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D3",
              "psb3_0_0/ts_3"
            ]
          },
          "we_odd_11_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D4",
              "psb3_0_0/ts_4"
            ]
          },
          "we_odd_12_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D5",
              "psb3_0_0/ts_5"
            ]
          },
          "we_odd_13_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D6",
              "psb3_0_0/ts_6"
            ]
          },
          "we_odd_14_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D7",
              "psb3_0_0/ts_7"
            ]
          },
          "we_odd_1_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd1",
              "psb3_0_0/gin_we_odd_1"
            ]
          },
          "we_odd_2_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd2",
              "psb3_0_0/gin_we_odd_2"
            ]
          },
          "we_odd_3_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd3",
              "psb3_0_0/gin_we_odd_3"
            ]
          },
          "we_odd_4_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd4",
              "psb3_0_0/gin_we_odd_4"
            ]
          },
          "we_odd_5_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_we",
              "psb3_0_0/ts_w"
            ]
          },
          "we_odd_6_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_addr",
              "psb3_0_0/ts_a"
            ]
          },
          "we_odd_7_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D0",
              "psb3_0_0/ts_0"
            ]
          },
          "we_odd_8_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D1",
              "psb3_0_0/ts_1"
            ]
          },
          "we_odd_9_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D2",
              "psb3_0_0/ts_2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "fine_nco/to_DAC",
              "to_DAC",
              "snap_data_capture/DAC_data"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "timestream_out",
              "snap_data_capture/rec_output"
            ]
          },
          "xlconcat_6_dout": {
            "ports": [
              "xlconcat_6/dout",
              "GPIO/dsp_ov_flag"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "fine_nco/sync_in"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "GPIO/psb_tone_w_init_re",
              "psb3_0_0/gin_init_re"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "GPIO/psb_tone_w_init_im",
              "psb3_0_0/gin_init_im"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "GPIO/psb_tone_w_addr",
              "psb3_0_0/gin_addr"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "GPIO/psb_tone_w_dphi",
              "psb3_0_0/gin_dphi"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "GPIO/rec_acc_length",
              "receive1_3_0/acc_length"
            ]
          },
          "xlslice_beat_addr_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_w_addr",
              "receive1_3_0/w_beat_addr"
            ]
          },
          "xlslice_beat_dphi_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_w_D",
              "receive1_3_0/w_beat_dphi"
            ]
          },
          "xlslice_beat_we0_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we0",
              "receive1_3_0/beat_we0"
            ]
          },
          "xlslice_beat_we1_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we1",
              "receive1_3_0/beat_we1"
            ]
          },
          "xlslice_beat_we2_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we2",
              "receive1_3_0/beat_we2"
            ]
          },
          "xlslice_beat_we3_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we3",
              "receive1_3_0/beat_we3"
            ]
          },
          "xlslice_bin_sel_addr_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_addr",
              "receive1_3_0/w_binsel_addr"
            ]
          },
          "xlslice_bin_sel_data1_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_D1",
              "receive1_3_0/w_binsel_data1"
            ]
          },
          "xlslice_bin_sel_data_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_D0",
              "receive1_3_0/w_binsel_data0"
            ]
          },
          "xlslice_bin_sel_we_Dout": {
            "ports": [
              "GPIO/rec_binSelect_we",
              "receive1_3_0/binsel_we"
            ]
          },
          "xlslice_bram_rst_Dout": {
            "ports": [
              "GPIO/getAccumCtrl_rst",
              "snap_data_capture/getAccumCtrl_rst"
            ]
          },
          "xlslice_bramx32v2_start_Dout": {
            "ports": [
              "GPIO/axibramx32v2_start",
              "snap_data_capture/axibramx32v2_start"
            ]
          },
          "xlslice_dacmix_dp_Dout": {
            "ports": [
              "GPIO/fineNCO_dphi",
              "fine_nco/dphi"
            ]
          },
          "xlslice_fft_scale_Dout": {
            "ports": [
              "GPIO/rec_fft_scale",
              "receive1_3_0/fft_scale"
            ]
          },
          "xlslice_getAccumChan_Dout": {
            "ports": [
              "GPIO/getAccum_channel_count",
              "snap_data_capture/max_chan_minus_three"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk99",
              "GPIO/s_axi_aclk"
            ]
          }
        }
      },
      "chan2": {
        "interface_ports": {
          "S_AXI_bram_ctrl_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_bram_ctrl_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_8": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_9": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_10": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "acc_tvalid_eth": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "timestream_out": {
            "type": "data",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "ADC_data_re": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "s_axi_aresetn256": {
            "type": "rst",
            "direction": "I"
          },
          "ADC_data_im": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "to_DAC": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "s_axi_aclk99": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn99": {
            "type": "rst",
            "direction": "I"
          },
          "start_chan2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "receive1_3_0": {
            "vlnv": "xilinx.com:user:receive1_3:1.0",
            "xci_name": "design_1_receive1_3_0_1",
            "xci_path": "ip\\design_1_receive1_3_0_1\\design_1_receive1_3_0_1.xci",
            "inst_hier_path": "chan2/receive1_3_0"
          },
          "c_shift_ram_4": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_c_shift_ram_4_0",
            "xci_path": "ip\\design_1_c_shift_ram_4_0\\design_1_c_shift_ram_4_0.xci",
            "inst_hier_path": "chan2/c_shift_ram_4",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1024"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_1_4",
            "xci_path": "ip\\design_1_xlconcat_1_4\\design_1_xlconcat_1_4.xci",
            "inst_hier_path": "chan2/xlconcat_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "IN1_WIDTH": {
                "value": "32"
              },
              "IN2_WIDTH": {
                "value": "32"
              },
              "IN3_WIDTH": {
                "value": "32"
              },
              "IN4_WIDTH": {
                "value": "32"
              },
              "IN5_WIDTH": {
                "value": "32"
              },
              "IN6_WIDTH": {
                "value": "32"
              },
              "IN7_WIDTH": {
                "value": "32"
              },
              "NUM_PORTS": {
                "value": "8"
              }
            }
          },
          "psb3_0_0": {
            "vlnv": "xilinx.com:user:psb3_0:1.0",
            "xci_name": "design_1_psb3_0_0_1",
            "xci_path": "ip\\design_1_psb3_0_0_1\\design_1_psb3_0_0_1.xci",
            "inst_hier_path": "chan2/psb3_0_0"
          },
          "const_zero31": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_const_zero31_0",
            "xci_path": "ip\\design_1_const_zero31_0\\design_1_const_zero31_0.xci",
            "inst_hier_path": "chan2/const_zero31",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "29"
              }
            }
          },
          "xlconcat_6": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_6_1",
            "xci_path": "ip\\design_1_xlconcat_6_1\\design_1_xlconcat_6_1.xci",
            "inst_hier_path": "chan2/xlconcat_6",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "29"
              },
              "IN4_WIDTH": {
                "value": "16"
              },
              "IN5_WIDTH": {
                "value": "16"
              },
              "IN6_WIDTH": {
                "value": "16"
              },
              "IN7_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_7_0",
            "xci_path": "ip\\design_1_xlconstant_7_0\\design_1_xlconstant_7_0.xci",
            "inst_hier_path": "chan2/xlconstant_7",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "snap_data_capture": {
            "interface_ports": {
              "S_AXI_bram_ctrl_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_bram_ctrl_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ADC_data_re": {
                "type": "data",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "clk_256M": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn256": {
                "type": "rst",
                "direction": "I"
              },
              "ADC_data_im": {
                "type": "data",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "max_chan_minus_three": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "getAccumCtrl_rst": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "tvalid": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "rec_output": {
                "type": "data",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "DAC_data": {
                "type": "data",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "axibramx32v2_start": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "const_65472": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_const_65472_0",
                "xci_path": "ip\\design_1_const_65472_0\\design_1_const_65472_0.xci",
                "inst_hier_path": "chan2/snap_data_capture/const_65472",
                "parameters": {
                  "CONST_VAL": {
                    "value": "65472"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "c_shift_ram_2": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_2_3",
                "xci_path": "ip\\design_1_c_shift_ram_2_3\\design_1_c_shift_ram_2_3.xci",
                "inst_hier_path": "chan2/snap_data_capture/c_shift_ram_2",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "64"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_2",
                "xci_path": "ip\\design_1_axi_bram_ctrl_0_2\\design_1_axi_bram_ctrl_0_2.xci",
                "inst_hier_path": "chan2/snap_data_capture/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "256"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "axi_bram_ctrl_1": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_1_0",
                "xci_path": "ip\\design_1_axi_bram_ctrl_1_0\\design_1_axi_bram_ctrl_1_0.xci",
                "inst_hier_path": "chan2/snap_data_capture/axi_bram_ctrl_1",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "256"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "c_shift_ram_3": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_3_0",
                "xci_path": "ip\\design_1_c_shift_ram_3_0\\design_1_c_shift_ram_3_0.xci",
                "inst_hier_path": "chan2/snap_data_capture/c_shift_ram_3",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "64"
                  }
                }
              },
              "getAccumCtrl_0": {
                "vlnv": "xilinx.com:user:getAccumCtrl:1.0",
                "xci_name": "design_1_getAccumCtrl_0_1",
                "xci_path": "ip\\design_1_getAccumCtrl_0_1\\design_1_getAccumCtrl_0_1.xci",
                "inst_hier_path": "chan2/snap_data_capture/getAccumCtrl_0"
              },
              "bool_zero": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_bool_zero_3",
                "xci_path": "ip\\design_1_bool_zero_3\\design_1_bool_zero_3.xci",
                "inst_hier_path": "chan2/snap_data_capture/bool_zero",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_3_1",
                "xci_path": "ip\\design_1_xlconcat_3_1\\design_1_xlconcat_3_1.xci",
                "inst_hier_path": "chan2/snap_data_capture/xlconcat_3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN10_WIDTH": {
                    "value": "1"
                  },
                  "IN11_WIDTH": {
                    "value": "1"
                  },
                  "IN12_WIDTH": {
                    "value": "1"
                  },
                  "IN13_WIDTH": {
                    "value": "1"
                  },
                  "IN14_WIDTH": {
                    "value": "1"
                  },
                  "IN15_WIDTH": {
                    "value": "1"
                  },
                  "IN16_WIDTH": {
                    "value": "1"
                  },
                  "IN17_WIDTH": {
                    "value": "1"
                  },
                  "IN18_WIDTH": {
                    "value": "1"
                  },
                  "IN19_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN20_WIDTH": {
                    "value": "1"
                  },
                  "IN21_WIDTH": {
                    "value": "1"
                  },
                  "IN22_WIDTH": {
                    "value": "1"
                  },
                  "IN23_WIDTH": {
                    "value": "1"
                  },
                  "IN24_WIDTH": {
                    "value": "1"
                  },
                  "IN25_WIDTH": {
                    "value": "1"
                  },
                  "IN26_WIDTH": {
                    "value": "1"
                  },
                  "IN27_WIDTH": {
                    "value": "1"
                  },
                  "IN28_WIDTH": {
                    "value": "1"
                  },
                  "IN29_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN30_WIDTH": {
                    "value": "1"
                  },
                  "IN31_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "1"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "IN8_WIDTH": {
                    "value": "1"
                  },
                  "IN9_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "32"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_0_3",
                "xci_path": "ip\\design_1_blk_mem_gen_0_3\\design_1_blk_mem_gen_0_3.xci",
                "inst_hier_path": "chan2/snap_data_capture/blk_mem_gen_0",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "256"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_1_0",
                "xci_path": "ip\\design_1_blk_mem_gen_1_0\\design_1_blk_mem_gen_1_0.xci",
                "inst_hier_path": "chan2/snap_data_capture/blk_mem_gen_1",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "256"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "bool_one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_bool_one_1",
                "xci_path": "ip\\design_1_bool_one_1\\design_1_bool_one_1.xci",
                "inst_hier_path": "chan2/snap_data_capture/bool_one",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_DataConv": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_DataConv_0",
                "xci_path": "ip\\design_1_xlconcat_DataConv_0\\design_1_xlconcat_DataConv_0.xci",
                "inst_hier_path": "chan2/snap_data_capture/xlconcat_DataConv",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "128"
                  },
                  "IN1_WIDTH": {
                    "value": "64"
                  },
                  "IN2_WIDTH": {
                    "value": "64"
                  },
                  "IN3_WIDTH": {
                    "value": "32"
                  },
                  "IN4_WIDTH": {
                    "value": "32"
                  },
                  "IN5_WIDTH": {
                    "value": "32"
                  },
                  "IN6_WIDTH": {
                    "value": "32"
                  },
                  "IN7_WIDTH": {
                    "value": "32"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_0_7",
                "xci_path": "ip\\design_1_c_shift_ram_0_7\\design_1_c_shift_ram_0_7.xci",
                "inst_hier_path": "chan2/snap_data_capture/c_shift_ram_0",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "3"
                  },
                  "Width": {
                    "value": "256"
                  }
                }
              },
              "c_shift_ram_1": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_1_1",
                "xci_path": "ip\\design_1_c_shift_ram_1_1\\design_1_c_shift_ram_1_1.xci",
                "inst_hier_path": "chan2/snap_data_capture/c_shift_ram_1",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "128"
                  }
                }
              },
              "axibramx32v2_0": {
                "vlnv": "xilinx.com:user:axibramx32v2:1.0",
                "xci_name": "design_1_axibramx32v2_0_1",
                "xci_path": "ip\\design_1_axibramx32v2_0_1\\design_1_axibramx32v2_0_1.xci",
                "inst_hier_path": "chan2/snap_data_capture/axibramx32v2_0"
              },
              "xlconcat_4": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_4_0",
                "xci_path": "ip\\design_1_xlconcat_4_0\\design_1_xlconcat_4_0.xci",
                "inst_hier_path": "chan2/snap_data_capture/xlconcat_4",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN10_WIDTH": {
                    "value": "1"
                  },
                  "IN11_WIDTH": {
                    "value": "1"
                  },
                  "IN12_WIDTH": {
                    "value": "1"
                  },
                  "IN13_WIDTH": {
                    "value": "1"
                  },
                  "IN14_WIDTH": {
                    "value": "1"
                  },
                  "IN15_WIDTH": {
                    "value": "1"
                  },
                  "IN16_WIDTH": {
                    "value": "1"
                  },
                  "IN17_WIDTH": {
                    "value": "1"
                  },
                  "IN18_WIDTH": {
                    "value": "1"
                  },
                  "IN19_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN20_WIDTH": {
                    "value": "1"
                  },
                  "IN21_WIDTH": {
                    "value": "1"
                  },
                  "IN22_WIDTH": {
                    "value": "1"
                  },
                  "IN23_WIDTH": {
                    "value": "1"
                  },
                  "IN24_WIDTH": {
                    "value": "1"
                  },
                  "IN25_WIDTH": {
                    "value": "1"
                  },
                  "IN26_WIDTH": {
                    "value": "1"
                  },
                  "IN27_WIDTH": {
                    "value": "1"
                  },
                  "IN28_WIDTH": {
                    "value": "1"
                  },
                  "IN29_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN30_WIDTH": {
                    "value": "1"
                  },
                  "IN31_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "1"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "IN8_WIDTH": {
                    "value": "1"
                  },
                  "IN9_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "axi_bram_ctrl_1_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_1/BRAM_PORTA",
                  "blk_mem_gen_1/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M04_AXI": {
                "interface_ports": [
                  "S_AXI_bram_ctrl_0",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M07_AXI": {
                "interface_ports": [
                  "S_AXI_bram_ctrl_1",
                  "axi_bram_ctrl_1/S_AXI"
                ]
              }
            },
            "nets": {
              "Net2": {
                "ports": [
                  "ADC_data_im",
                  "c_shift_ram_3/D"
                ]
              },
              "Net3": {
                "ports": [
                  "ADC_data_re",
                  "c_shift_ram_2/D"
                ]
              },
              "axibramx32v1_0_we": {
                "ports": [
                  "axibramx32v2_0/we",
                  "xlconcat_3/In0",
                  "xlconcat_3/In1",
                  "xlconcat_3/In2",
                  "xlconcat_3/In3",
                  "xlconcat_3/In4",
                  "xlconcat_3/In5",
                  "xlconcat_3/In6",
                  "xlconcat_3/In7",
                  "xlconcat_3/In8",
                  "xlconcat_3/In9",
                  "xlconcat_3/In10",
                  "xlconcat_3/In11",
                  "xlconcat_3/In13",
                  "xlconcat_3/In12",
                  "xlconcat_3/In14",
                  "xlconcat_3/In15",
                  "xlconcat_3/In16",
                  "xlconcat_3/In17",
                  "xlconcat_3/In18",
                  "xlconcat_3/In19",
                  "xlconcat_3/In20",
                  "xlconcat_3/In21",
                  "xlconcat_3/In22",
                  "xlconcat_3/In23",
                  "xlconcat_3/In24",
                  "xlconcat_3/In25",
                  "xlconcat_3/In26",
                  "xlconcat_3/In27",
                  "xlconcat_3/In28",
                  "xlconcat_3/In29",
                  "xlconcat_3/In30",
                  "xlconcat_3/In31"
                ]
              },
              "axibramx32v1_0_we1": {
                "ports": [
                  "getAccumCtrl_0/we",
                  "xlconcat_4/In0",
                  "xlconcat_4/In1",
                  "xlconcat_4/In2",
                  "xlconcat_4/In3",
                  "xlconcat_4/In4",
                  "xlconcat_4/In5",
                  "xlconcat_4/In6",
                  "xlconcat_4/In7",
                  "xlconcat_4/In8",
                  "xlconcat_4/In9",
                  "xlconcat_4/In10",
                  "xlconcat_4/In11",
                  "xlconcat_4/In12",
                  "xlconcat_4/In13",
                  "xlconcat_4/In14",
                  "xlconcat_4/In15",
                  "xlconcat_4/In16",
                  "xlconcat_4/In17",
                  "xlconcat_4/In18",
                  "xlconcat_4/In19",
                  "xlconcat_4/In20",
                  "xlconcat_4/In21",
                  "xlconcat_4/In22",
                  "xlconcat_4/In23",
                  "xlconcat_4/In24",
                  "xlconcat_4/In25",
                  "xlconcat_4/In26",
                  "xlconcat_4/In27",
                  "xlconcat_4/In28",
                  "xlconcat_4/In29",
                  "xlconcat_4/In30",
                  "xlconcat_4/In31"
                ]
              },
              "axibramx32v2_0_addr": {
                "ports": [
                  "axibramx32v2_0/addr",
                  "blk_mem_gen_0/addrb"
                ]
              },
              "bool_one_dout": {
                "ports": [
                  "bool_one/dout",
                  "blk_mem_gen_0/enb",
                  "blk_mem_gen_1/enb"
                ]
              },
              "bool_zero_dout": {
                "ports": [
                  "bool_zero/dout",
                  "blk_mem_gen_0/rstb",
                  "blk_mem_gen_1/rstb"
                ]
              },
              "c_shift_ram_0_Q": {
                "ports": [
                  "c_shift_ram_0/Q",
                  "blk_mem_gen_1/dinb"
                ]
              },
              "c_shift_ram_1_Q": {
                "ports": [
                  "c_shift_ram_1/Q",
                  "xlconcat_DataConv/In0"
                ]
              },
              "c_shift_ram_2_Q": {
                "ports": [
                  "c_shift_ram_2/Q",
                  "xlconcat_DataConv/In1"
                ]
              },
              "c_shift_ram_3_Q": {
                "ports": [
                  "c_shift_ram_3/Q",
                  "xlconcat_DataConv/In2"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk_256M",
                  "blk_mem_gen_0/clkb",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "blk_mem_gen_1/clkb",
                  "axi_bram_ctrl_1/s_axi_aclk",
                  "getAccumCtrl_0/clk",
                  "axibramx32v2_0/clk",
                  "c_shift_ram_0/CLK",
                  "c_shift_ram_3/CLK",
                  "c_shift_ram_1/CLK",
                  "c_shift_ram_2/CLK"
                ]
              },
              "const_2097088_dout": {
                "ports": [
                  "const_65472/dout",
                  "axibramx32v2_0/max_count_minus_two_steps",
                  "getAccumCtrl_0/max_count_minus_two_step"
                ]
              },
              "getAccumCtrl_0_addr": {
                "ports": [
                  "getAccumCtrl_0/addr",
                  "blk_mem_gen_1/addrb"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn256",
                  "axi_bram_ctrl_1/s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "receive1_3_0_acc_tvalid": {
                "ports": [
                  "tvalid",
                  "getAccumCtrl_0/tvalid"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "DAC_data",
                  "c_shift_ram_1/D"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "rec_output",
                  "c_shift_ram_0/D"
                ]
              },
              "xlconcat_3_dout": {
                "ports": [
                  "xlconcat_3/dout",
                  "blk_mem_gen_0/web"
                ]
              },
              "xlconcat_4_dout": {
                "ports": [
                  "xlconcat_4/dout",
                  "blk_mem_gen_1/web"
                ]
              },
              "xlconcat_ADCout_dout": {
                "ports": [
                  "xlconcat_DataConv/dout",
                  "blk_mem_gen_0/dinb"
                ]
              },
              "xlslice_bram_rst_Dout": {
                "ports": [
                  "getAccumCtrl_rst",
                  "getAccumCtrl_0/rst"
                ]
              },
              "xlslice_bramx32v2_start_Dout": {
                "ports": [
                  "axibramx32v2_start",
                  "axibramx32v2_0/rising_edge_start"
                ]
              },
              "xlslice_getAccumChan_Dout": {
                "ports": [
                  "max_chan_minus_three",
                  "getAccumCtrl_0/max_chan_minus_three"
                ]
              }
            }
          },
          "GPIO": {
            "interface_ports": {
              "S_AXI_gpio_6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_8": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_9": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_10": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "fineNCO_dphi": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "rec_beatDphi_we0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D2": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_even1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "getAccum_channel_count": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "psb_tone_we_even2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_we1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_fft_scale": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "rec_beatDphi_we2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_we_even3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_init_re": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "psb_start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_we_even4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_we3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_init_im": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "psb_toneSelect_w_D3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_beatDphi_w_addr": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rec_binSelect_we": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D4": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_odd1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "getAccumCtrl_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_w_D": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_tone_w_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "psb_tone_we_odd2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D5": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_toneSelect_w_D6": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_odd3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_dphi": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_tone_we_odd4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D7": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_toneSelect_we": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_binSelect_w_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "psb_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rec_binSelect_w_D0": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "psb_toneSelect_w_D0": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_acc_length": {
                "direction": "O",
                "left": "22",
                "right": "0"
              },
              "psb_toneSelect_w_D1": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_binSelect_w_D1": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "axibramx32v2_start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dsp_ov_flag": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "psb_postScale": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "xlslice_mix_dp": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_mix_dp_0",
                "xci_path": "ip\\design_1_xlslice_mix_dp_0\\design_1_xlslice_mix_dp_0.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_mix_dp",
                "parameters": {
                  "DIN_FROM": {
                    "value": "21"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "xlslice_beat_we0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we0_2",
                "xci_path": "ip\\design_1_xlslice_beat_we0_2\\design_1_xlslice_beat_we0_2.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_beat_we0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_9": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_9_0",
                "xci_path": "ip\\design_1_we_odd_9_0\\design_1_we_odd_9_0.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_9",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_even_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_1_4",
                "xci_path": "ip\\design_1_we_even_1_4\\design_1_we_even_1_4.xci",
                "inst_hier_path": "chan2/GPIO/we_even_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_6": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_6_1",
                "xci_path": "ip\\design_1_axi_gpio_6_1\\design_1_axi_gpio_6_1.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_6",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_getAccumChan": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_getAccumChan_0",
                "xci_path": "ip\\design_1_xlslice_getAccumChan_0\\design_1_xlslice_getAccumChan_0.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_getAccumChan",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "23"
                  },
                  "DOUT_WIDTH": {
                    "value": "9"
                  }
                }
              },
              "axi_gpio_7": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_7_2",
                "xci_path": "ip\\design_1_axi_gpio_7_2\\design_1_axi_gpio_7_2.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_7",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_even_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_2_2",
                "xci_path": "ip\\design_1_we_even_2_2\\design_1_we_even_2_2.xci",
                "inst_hier_path": "chan2/GPIO/we_even_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_we1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we1_1",
                "xci_path": "ip\\design_1_xlslice_beat_we1_1\\design_1_xlslice_beat_we1_1.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_beat_we1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_fft_scale": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_fft_scale_0",
                "xci_path": "ip\\design_1_xlslice_fft_scale_0\\design_1_xlslice_fft_scale_0.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_fft_scale",
                "parameters": {
                  "DIN_FROM": {
                    "value": "10"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "11"
                  }
                }
              },
              "xlslice_beat_we2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we2_1",
                "xci_path": "ip\\design_1_xlslice_beat_we2_1\\design_1_xlslice_beat_we2_1.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_beat_we2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_even_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_3_0",
                "xci_path": "ip\\design_1_we_even_3_0\\design_1_we_even_3_0.xci",
                "inst_hier_path": "chan2/GPIO/we_even_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_8": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_8_1",
                "xci_path": "ip\\design_1_axi_gpio_8_1\\design_1_axi_gpio_8_1.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_8",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_6",
                "xci_path": "ip\\design_1_xlslice_0_6\\design_1_xlslice_0_6.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "17"
                  },
                  "DOUT_WIDTH": {
                    "value": "18"
                  }
                }
              },
              "start": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_start_0",
                "xci_path": "ip\\design_1_start_0\\design_1_start_0.xci",
                "inst_hier_path": "chan2/GPIO/start"
              },
              "axi_gpio_9": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_9_1",
                "xci_path": "ip\\design_1_axi_gpio_9_1\\design_1_axi_gpio_9_1.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_9",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_even_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_4_0",
                "xci_path": "ip\\design_1_we_even_4_0\\design_1_we_even_4_0.xci",
                "inst_hier_path": "chan2/GPIO/we_even_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_we3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we3_1",
                "xci_path": "ip\\design_1_xlslice_beat_we3_1\\design_1_xlslice_beat_we3_1.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_beat_we3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_1_2",
                "xci_path": "ip\\design_1_xlslice_1_2\\design_1_xlslice_1_2.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "17"
                  },
                  "DOUT_WIDTH": {
                    "value": "18"
                  }
                }
              },
              "we_odd_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_10_0",
                "xci_path": "ip\\design_1_we_odd_10_0\\design_1_we_odd_10_0.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_10",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlslice_beat_addr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_addr_1",
                "xci_path": "ip\\design_1_xlslice_beat_addr_1\\design_1_xlslice_beat_addr_1.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_beat_addr",
                "parameters": {
                  "DIN_FROM": {
                    "value": "28"
                  },
                  "DIN_TO": {
                    "value": "20"
                  },
                  "DOUT_WIDTH": {
                    "value": "9"
                  }
                }
              },
              "xlslice_bin_sel_we": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_we_2",
                "xci_path": "ip\\design_1_xlslice_bin_sel_we_2\\design_1_xlslice_bin_sel_we_2.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_bin_sel_we",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_11_2",
                "xci_path": "ip\\design_1_we_odd_11_2\\design_1_we_odd_11_2.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_11",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_1_2",
                "xci_path": "ip\\design_1_we_odd_1_2\\design_1_we_odd_1_2.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_getAccum_rst": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_getAccum_rst_1",
                "xci_path": "ip\\design_1_xlslice_getAccum_rst_1\\design_1_xlslice_getAccum_rst_1.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_getAccum_rst",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_dphi": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_dphi_1",
                "xci_path": "ip\\design_1_xlslice_beat_dphi_1\\design_1_xlslice_beat_dphi_1.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_beat_dphi",
                "parameters": {
                  "DIN_FROM": {
                    "value": "19"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_3_1",
                "xci_path": "ip\\design_1_xlslice_3_1\\design_1_xlslice_3_1.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "we_odd_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_2_1",
                "xci_path": "ip\\design_1_we_odd_2_1\\design_1_we_odd_2_1.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_12_2",
                "xci_path": "ip\\design_1_we_odd_12_2\\design_1_we_odd_12_2.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_12",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_13_0",
                "xci_path": "ip\\design_1_we_odd_13_0\\design_1_we_odd_13_0.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_3_0",
                "xci_path": "ip\\design_1_we_odd_3_0\\design_1_we_odd_3_0.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_0_1",
                "xci_path": "ip\\design_1_axi_gpio_0_1\\design_1_axi_gpio_0_1.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  },
                  "GPIO2_BOARD_INTERFACE": {
                    "value": "Custom"
                  },
                  "USE_BOARD_FLOW": {
                    "value": "true"
                  }
                }
              },
              "xlslice_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_4_0",
                "xci_path": "ip\\design_1_xlslice_4_0\\design_1_xlslice_4_0.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "axi_gpio_1": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_1_3",
                "xci_path": "ip\\design_1_axi_gpio_1_3\\design_1_axi_gpio_1_3.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_1",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_odd_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_4_1",
                "xci_path": "ip\\design_1_we_odd_4_1\\design_1_we_odd_4_1.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_14_0",
                "xci_path": "ip\\design_1_we_odd_14_0\\design_1_we_odd_14_0.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_14",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_5_3",
                "xci_path": "ip\\design_1_we_odd_5_3\\design_1_we_odd_5_3.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_2": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_2_0",
                "xci_path": "ip\\design_1_axi_gpio_2_0\\design_1_axi_gpio_2_0.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_2",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_bin_sel_addr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_addr_0",
                "xci_path": "ip\\design_1_xlslice_bin_sel_addr_0\\design_1_xlslice_bin_sel_addr_0.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_bin_sel_addr",
                "parameters": {
                  "DIN_FROM": {
                    "value": "9"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "10"
                  }
                }
              },
              "axi_gpio_3": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_3_1",
                "xci_path": "ip\\design_1_axi_gpio_3_1\\design_1_axi_gpio_3_1.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_3",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "reset": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_reset_0",
                "xci_path": "ip\\design_1_reset_0\\design_1_reset_0.xci",
                "inst_hier_path": "chan2/GPIO/reset",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_6_2",
                "xci_path": "ip\\design_1_we_odd_6_2\\design_1_we_odd_6_2.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_6",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "xlslice_bin_sel_data0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_data0_1",
                "xci_path": "ip\\design_1_xlslice_bin_sel_data0_1\\design_1_xlslice_bin_sel_data0_1.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_bin_sel_data0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "10"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "we_odd_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_7_1",
                "xci_path": "ip\\design_1_we_odd_7_1\\design_1_we_odd_7_1.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "axi_gpio_4": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_4_2",
                "xci_path": "ip\\design_1_axi_gpio_4_2\\design_1_axi_gpio_4_2.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_4",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_10": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_10_0",
                "xci_path": "ip\\design_1_axi_gpio_10_0\\design_1_axi_gpio_10_0.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_10",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  }
                }
              },
              "xlslice_acc_length": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_acc_length_2",
                "xci_path": "ip\\design_1_xlslice_acc_length_2\\design_1_xlslice_acc_length_2.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_acc_length",
                "parameters": {
                  "DIN_FROM": {
                    "value": "22"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "23"
                  }
                }
              },
              "we_odd_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_8_1",
                "xci_path": "ip\\design_1_we_odd_8_1\\design_1_we_odd_8_1.xci",
                "inst_hier_path": "chan2/GPIO/we_odd_8",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlslice_bin_sel_data1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_data1_0",
                "xci_path": "ip\\design_1_xlslice_bin_sel_data1_0\\design_1_xlslice_bin_sel_data1_0.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_bin_sel_data1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "22"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "xlslice_bramx32v2_start": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bramx32v2_start_1",
                "xci_path": "ip\\design_1_xlslice_bramx32v2_start_1\\design_1_xlslice_bramx32v2_start_1.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_bramx32v2_start",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_5": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_5_0",
                "xci_path": "ip\\design_1_axi_gpio_5_0\\design_1_axi_gpio_5_0.xci",
                "inst_hier_path": "chan2/GPIO/axi_gpio_5",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_INPUTS_2": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_PSBscaleC": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_PSBscaleC_0",
                "xci_path": "ip\\design_1_xlslice_PSBscaleC_0\\design_1_xlslice_PSBscaleC_0.xci",
                "inst_hier_path": "chan2/GPIO/xlslice_PSBscaleC",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXI_gpio_5",
                  "axi_gpio_5/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_0",
                  "axi_gpio_0/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M02_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_1",
                  "axi_gpio_1/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M03_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_2",
                  "axi_gpio_2/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M05_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_3",
                  "axi_gpio_3/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M06_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_4",
                  "axi_gpio_4/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M10_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_6",
                  "axi_gpio_6/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M11_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_7",
                  "axi_gpio_7/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M12_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_8",
                  "axi_gpio_8/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M13_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_9",
                  "axi_gpio_9/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M14_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_10",
                  "axi_gpio_10/S_AXI"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "axi_gpio_4/gpio_io_o",
                  "xlslice_beat_we0/Din",
                  "xlslice_beat_we1/Din",
                  "xlslice_beat_we2/Din",
                  "xlslice_beat_we3/Din",
                  "xlslice_beat_dphi/Din",
                  "xlslice_beat_addr/Din"
                ]
              },
              "Net1": {
                "ports": [
                  "axi_gpio_9/gpio_io_o",
                  "xlslice_bin_sel_addr/Din",
                  "xlslice_bin_sel_data0/Din"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "axi_gpio_0/gpio_io_o",
                  "start/Din",
                  "reset/Din"
                ]
              },
              "axi_gpio_10_gpio_io_o": {
                "ports": [
                  "axi_gpio_10/gpio_io_o",
                  "xlslice_mix_dp/Din"
                ]
              },
              "axi_gpio_1_gpio2_io_o": {
                "ports": [
                  "axi_gpio_1/gpio2_io_o",
                  "xlslice_3/Din",
                  "xlslice_4/Din"
                ]
              },
              "axi_gpio_1_gpio_io_o": {
                "ports": [
                  "axi_gpio_1/gpio_io_o",
                  "we_even_1/Din",
                  "we_even_2/Din",
                  "we_even_3/Din",
                  "we_even_4/Din",
                  "we_odd_1/Din",
                  "we_odd_2/Din",
                  "we_odd_3/Din",
                  "we_odd_4/Din"
                ]
              },
              "axi_gpio_2_gpio2_io_o": {
                "ports": [
                  "axi_gpio_2/gpio2_io_o",
                  "xlslice_1/Din"
                ]
              },
              "axi_gpio_2_gpio_io_o": {
                "ports": [
                  "axi_gpio_2/gpio_io_o",
                  "xlslice_0/Din"
                ]
              },
              "axi_gpio_3_gpio2_io_o": {
                "ports": [
                  "axi_gpio_3/gpio2_io_o",
                  "xlslice_bramx32v2_start/Din",
                  "xlslice_getAccum_rst/Din"
                ]
              },
              "axi_gpio_3_gpio_io_o": {
                "ports": [
                  "axi_gpio_3/gpio_io_o",
                  "xlslice_acc_length/Din",
                  "xlslice_getAccumChan/Din"
                ]
              },
              "axi_gpio_4_gpio2_io_o": {
                "ports": [
                  "axi_gpio_4/gpio2_io_o",
                  "xlslice_fft_scale/Din"
                ]
              },
              "axi_gpio_5_gpio_io_o": {
                "ports": [
                  "axi_gpio_5/gpio_io_o",
                  "xlslice_PSBscaleC/Din"
                ]
              },
              "axi_gpio_6_gpio2_io_o": {
                "ports": [
                  "axi_gpio_6/gpio2_io_o",
                  "we_odd_6/Din"
                ]
              },
              "axi_gpio_6_gpio_io_o": {
                "ports": [
                  "axi_gpio_6/gpio_io_o",
                  "we_odd_5/Din"
                ]
              },
              "axi_gpio_7_gpio2_io_o": {
                "ports": [
                  "axi_gpio_7/gpio2_io_o",
                  "we_odd_9/Din",
                  "we_odd_10/Din"
                ]
              },
              "axi_gpio_7_gpio_io_o": {
                "ports": [
                  "axi_gpio_7/gpio_io_o",
                  "we_odd_7/Din",
                  "we_odd_8/Din"
                ]
              },
              "axi_gpio_8_gpio2_io_o": {
                "ports": [
                  "axi_gpio_8/gpio2_io_o",
                  "we_odd_13/Din",
                  "we_odd_14/Din"
                ]
              },
              "axi_gpio_8_gpio_io_o": {
                "ports": [
                  "axi_gpio_8/gpio_io_o",
                  "we_odd_11/Din",
                  "we_odd_12/Din"
                ]
              },
              "axi_gpio_9_gpio2_io_o": {
                "ports": [
                  "axi_gpio_9/gpio2_io_o",
                  "xlslice_bin_sel_data1/Din",
                  "xlslice_bin_sel_we/Din"
                ]
              },
              "gpio2_io_i_1": {
                "ports": [
                  "dsp_ov_flag",
                  "axi_gpio_5/gpio2_io_i"
                ]
              },
              "reset_Dout": {
                "ports": [
                  "reset/Dout",
                  "psb_rst"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_gpio_0/s_axi_aresetn",
                  "axi_gpio_1/s_axi_aresetn",
                  "axi_gpio_2/s_axi_aresetn",
                  "axi_gpio_3/s_axi_aresetn",
                  "axi_gpio_4/s_axi_aresetn",
                  "axi_gpio_7/s_axi_aresetn",
                  "axi_gpio_8/s_axi_aresetn",
                  "axi_gpio_9/s_axi_aresetn",
                  "axi_gpio_10/s_axi_aresetn",
                  "axi_gpio_6/s_axi_aresetn",
                  "axi_gpio_5/s_axi_aresetn"
                ]
              },
              "start_Dout": {
                "ports": [
                  "start/Dout",
                  "psb_start"
                ]
              },
              "we_even_1_Dout": {
                "ports": [
                  "we_even_1/Dout",
                  "psb_tone_we_even1"
                ]
              },
              "we_even_2_Dout": {
                "ports": [
                  "we_even_2/Dout",
                  "psb_tone_we_even2"
                ]
              },
              "we_even_3_Dout": {
                "ports": [
                  "we_even_3/Dout",
                  "psb_tone_we_even3"
                ]
              },
              "we_even_4_Dout": {
                "ports": [
                  "we_even_4/Dout",
                  "psb_tone_we_even4"
                ]
              },
              "we_odd_10_Dout": {
                "ports": [
                  "we_odd_10/Dout",
                  "psb_toneSelect_w_D3"
                ]
              },
              "we_odd_11_Dout": {
                "ports": [
                  "we_odd_11/Dout",
                  "psb_toneSelect_w_D4"
                ]
              },
              "we_odd_12_Dout": {
                "ports": [
                  "we_odd_12/Dout",
                  "psb_toneSelect_w_D5"
                ]
              },
              "we_odd_13_Dout": {
                "ports": [
                  "we_odd_13/Dout",
                  "psb_toneSelect_w_D6"
                ]
              },
              "we_odd_14_Dout": {
                "ports": [
                  "we_odd_14/Dout",
                  "psb_toneSelect_w_D7"
                ]
              },
              "we_odd_1_Dout": {
                "ports": [
                  "we_odd_1/Dout",
                  "psb_tone_we_odd1"
                ]
              },
              "we_odd_2_Dout": {
                "ports": [
                  "we_odd_2/Dout",
                  "psb_tone_we_odd2"
                ]
              },
              "we_odd_3_Dout": {
                "ports": [
                  "we_odd_3/Dout",
                  "psb_tone_we_odd3"
                ]
              },
              "we_odd_4_Dout": {
                "ports": [
                  "we_odd_4/Dout",
                  "psb_tone_we_odd4"
                ]
              },
              "we_odd_5_Dout": {
                "ports": [
                  "we_odd_5/Dout",
                  "psb_toneSelect_we"
                ]
              },
              "we_odd_6_Dout": {
                "ports": [
                  "we_odd_6/Dout",
                  "psb_toneSelect_w_addr"
                ]
              },
              "we_odd_7_Dout": {
                "ports": [
                  "we_odd_7/Dout",
                  "psb_toneSelect_w_D0"
                ]
              },
              "we_odd_8_Dout": {
                "ports": [
                  "we_odd_8/Dout",
                  "psb_toneSelect_w_D1"
                ]
              },
              "we_odd_9_Dout": {
                "ports": [
                  "we_odd_9/Dout",
                  "psb_toneSelect_w_D2"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "psb_tone_w_init_re"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "psb_tone_w_init_im"
                ]
              },
              "xlslice_3_Dout": {
                "ports": [
                  "xlslice_3/Dout",
                  "psb_tone_w_addr"
                ]
              },
              "xlslice_4_Dout": {
                "ports": [
                  "xlslice_4/Dout",
                  "psb_tone_w_dphi"
                ]
              },
              "xlslice_5_Dout": {
                "ports": [
                  "xlslice_acc_length/Dout",
                  "rec_acc_length"
                ]
              },
              "xlslice_PSBscaleC_Dout": {
                "ports": [
                  "xlslice_PSBscaleC/Dout",
                  "psb_postScale"
                ]
              },
              "xlslice_beat_addr_Dout": {
                "ports": [
                  "xlslice_beat_addr/Dout",
                  "rec_beatDphi_w_addr"
                ]
              },
              "xlslice_beat_dphi_Dout": {
                "ports": [
                  "xlslice_beat_dphi/Dout",
                  "rec_beatDphi_w_D"
                ]
              },
              "xlslice_beat_we0_Dout": {
                "ports": [
                  "xlslice_beat_we0/Dout",
                  "rec_beatDphi_we0"
                ]
              },
              "xlslice_beat_we1_Dout": {
                "ports": [
                  "xlslice_beat_we1/Dout",
                  "rec_beatDphi_we1"
                ]
              },
              "xlslice_beat_we2_Dout": {
                "ports": [
                  "xlslice_beat_we2/Dout",
                  "rec_beatDphi_we2"
                ]
              },
              "xlslice_beat_we3_Dout": {
                "ports": [
                  "xlslice_beat_we3/Dout",
                  "rec_beatDphi_we3"
                ]
              },
              "xlslice_bin_sel_addr_Dout": {
                "ports": [
                  "xlslice_bin_sel_addr/Dout",
                  "rec_binSelect_w_addr"
                ]
              },
              "xlslice_bin_sel_data1_Dout": {
                "ports": [
                  "xlslice_bin_sel_data1/Dout",
                  "rec_binSelect_w_D1"
                ]
              },
              "xlslice_bin_sel_data_Dout": {
                "ports": [
                  "xlslice_bin_sel_data0/Dout",
                  "rec_binSelect_w_D0"
                ]
              },
              "xlslice_bin_sel_we_Dout": {
                "ports": [
                  "xlslice_bin_sel_we/Dout",
                  "rec_binSelect_we"
                ]
              },
              "xlslice_bram_rst_Dout": {
                "ports": [
                  "xlslice_getAccum_rst/Dout",
                  "getAccumCtrl_rst"
                ]
              },
              "xlslice_bramx32v2_start_Dout": {
                "ports": [
                  "xlslice_bramx32v2_start/Dout",
                  "axibramx32v2_start"
                ]
              },
              "xlslice_dacmix_dp_Dout": {
                "ports": [
                  "xlslice_mix_dp/Dout",
                  "fineNCO_dphi"
                ]
              },
              "xlslice_fft_scale_Dout": {
                "ports": [
                  "xlslice_fft_scale/Dout",
                  "rec_fft_scale"
                ]
              },
              "xlslice_getAccumChan_Dout": {
                "ports": [
                  "xlslice_getAccumChan/Dout",
                  "getAccum_channel_count"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_gpio_0/s_axi_aclk",
                  "axi_gpio_1/s_axi_aclk",
                  "axi_gpio_2/s_axi_aclk",
                  "axi_gpio_3/s_axi_aclk",
                  "axi_gpio_4/s_axi_aclk",
                  "axi_gpio_7/s_axi_aclk",
                  "axi_gpio_8/s_axi_aclk",
                  "axi_gpio_9/s_axi_aclk",
                  "axi_gpio_10/s_axi_aclk",
                  "axi_gpio_6/s_axi_aclk",
                  "axi_gpio_5/s_axi_aclk"
                ]
              }
            }
          },
          "psb_out_post": {
            "ports": {
              "psb_im0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "scale_const16": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "psb_dac_im0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ov": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlslice_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_10_1",
                "xci_path": "ip\\design_1_xlslice_10_1\\design_1_xlslice_10_1.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_10",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_2",
                "xci_path": "ip\\design_1_xlconstant_0_2\\design_1_xlconstant_0_2.xci",
                "inst_hier_path": "chan2/psb_out_post/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlslice_11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_11_1",
                "xci_path": "ip\\design_1_xlslice_11_1\\design_1_xlslice_11_1.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_11",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_5",
                "xci_path": "ip\\design_1_xlslice_2_5\\design_1_xlslice_2_5.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_12_0",
                "xci_path": "ip\\design_1_xlslice_12_0\\design_1_xlslice_12_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_12",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_13_0",
                "xci_path": "ip\\design_1_xlslice_13_0\\design_1_xlslice_13_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_14_0",
                "xci_path": "ip\\design_1_xlslice_14_0\\design_1_xlslice_14_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_14",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_psbim0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim0_0",
                "xci_path": "ip\\design_1_xlconcat_psbim0_0\\design_1_xlconcat_psbim0_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlconcat_psbim0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbim1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim1_0",
                "xci_path": "ip\\design_1_xlconcat_psbim1_0\\design_1_xlconcat_psbim1_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlconcat_psbim1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbre0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre0_0",
                "xci_path": "ip\\design_1_xlconcat_psbre0_0\\design_1_xlconcat_psbre0_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlconcat_psbre0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_15": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_15_0",
                "xci_path": "ip\\design_1_xlslice_15_0\\design_1_xlslice_15_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_15",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_6",
                "xci_path": "ip\\design_1_xlslice_5_6\\design_1_xlslice_5_6.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_psbim2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim2_0",
                "xci_path": "ip\\design_1_xlconcat_psbim2_0\\design_1_xlconcat_psbim2_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlconcat_psbim2",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_16": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_16_0",
                "xci_path": "ip\\design_1_xlslice_16_0\\design_1_xlslice_16_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_16",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_6_1",
                "xci_path": "ip\\design_1_xlslice_6_1\\design_1_xlslice_6_1.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_6",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbre1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre1_0",
                "xci_path": "ip\\design_1_xlconcat_psbre1_0\\design_1_xlconcat_psbre1_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlconcat_psbre1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbre2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre2_0",
                "xci_path": "ip\\design_1_xlconcat_psbre2_0\\design_1_xlconcat_psbre2_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlconcat_psbre2",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_17": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_17_1",
                "xci_path": "ip\\design_1_xlslice_17_1\\design_1_xlslice_17_1.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_17",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_7_1",
                "xci_path": "ip\\design_1_xlslice_7_1\\design_1_xlslice_7_1.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbim3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim3_0",
                "xci_path": "ip\\design_1_xlconcat_psbim3_0\\design_1_xlconcat_psbim3_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlconcat_psbim3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_18": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_18_0",
                "xci_path": "ip\\design_1_xlslice_18_0\\design_1_xlslice_18_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_18",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_8_1",
                "xci_path": "ip\\design_1_xlslice_8_1\\design_1_xlslice_8_1.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_8",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbre3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre3_0",
                "xci_path": "ip\\design_1_xlconcat_psbre3_0\\design_1_xlconcat_psbre3_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlconcat_psbre3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_19": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_19_0",
                "xci_path": "ip\\design_1_xlslice_19_0\\design_1_xlslice_19_0.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_19",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_9": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_9_1",
                "xci_path": "ip\\design_1_xlslice_9_1\\design_1_xlslice_9_1.xci",
                "inst_hier_path": "chan2/psb_out_post/xlslice_9",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "scaler_16bits_1": {
                "vlnv": "xilinx.com:user:scaler_16bits:1.1",
                "xci_name": "design_1_scaler_16bits_1_1",
                "xci_path": "ip\\design_1_scaler_16bits_1_1\\design_1_scaler_16bits_1_1.xci",
                "inst_hier_path": "chan2/psb_out_post/scaler_16bits_1"
              }
            },
            "nets": {
              "Net4": {
                "ports": [
                  "psb_im0",
                  "xlslice_5/Din",
                  "xlslice_2/Din"
                ]
              },
              "Net5": {
                "ports": [
                  "psb_im1",
                  "xlslice_6/Din",
                  "xlslice_13/Din"
                ]
              },
              "Net6": {
                "ports": [
                  "psb_im2",
                  "xlslice_7/Din",
                  "xlslice_14/Din"
                ]
              },
              "Net7": {
                "ports": [
                  "psb_im3",
                  "xlslice_8/Din",
                  "xlslice_15/Din"
                ]
              },
              "Net8": {
                "ports": [
                  "psb_re0",
                  "xlslice_9/Din",
                  "xlslice_16/Din"
                ]
              },
              "Net9": {
                "ports": [
                  "psb_re1",
                  "xlslice_18/Din",
                  "xlslice_10/Din"
                ]
              },
              "Net10": {
                "ports": [
                  "psb_re2",
                  "xlslice_17/Din",
                  "xlslice_11/Din"
                ]
              },
              "Net11": {
                "ports": [
                  "psb_re3",
                  "xlslice_19/Din",
                  "xlslice_12/Din"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk",
                  "scaler_16bits_1/clk"
                ]
              },
              "scaler_16bits_1_ov": {
                "ports": [
                  "scaler_16bits_1/ov",
                  "ov"
                ]
              },
              "scaler_16bits_1_psb_dac_im0": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im0",
                  "psb_dac_im0"
                ]
              },
              "scaler_16bits_1_psb_dac_im1": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im1",
                  "psb_dac_im1"
                ]
              },
              "scaler_16bits_1_psb_dac_im2": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im2",
                  "psb_dac_im2"
                ]
              },
              "scaler_16bits_1_psb_dac_im3": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im3",
                  "psb_dac_im3"
                ]
              },
              "scaler_16bits_1_psb_dac_re0": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re0",
                  "psb_dac_re0"
                ]
              },
              "scaler_16bits_1_psb_dac_re1": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re1",
                  "psb_dac_re1"
                ]
              },
              "scaler_16bits_1_psb_dac_re2": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re2",
                  "psb_dac_re2"
                ]
              },
              "scaler_16bits_1_psb_dac_re3": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re3",
                  "psb_dac_re3"
                ]
              },
              "xlconcat_psbim0_dout": {
                "ports": [
                  "xlconcat_psbim0/dout",
                  "scaler_16bits_1/psb_im0"
                ]
              },
              "xlconcat_psbim1_dout": {
                "ports": [
                  "xlconcat_psbim1/dout",
                  "scaler_16bits_1/psb_im1"
                ]
              },
              "xlconcat_psbim2_dout": {
                "ports": [
                  "xlconcat_psbim2/dout",
                  "scaler_16bits_1/psb_im2"
                ]
              },
              "xlconcat_psbim3_dout": {
                "ports": [
                  "xlconcat_psbim3/dout",
                  "scaler_16bits_1/psb_im3"
                ]
              },
              "xlconcat_psbre0_dout": {
                "ports": [
                  "xlconcat_psbre0/dout",
                  "scaler_16bits_1/psb_re0"
                ]
              },
              "xlconcat_psbre1_dout": {
                "ports": [
                  "xlconcat_psbre1/dout",
                  "scaler_16bits_1/psb_re1"
                ]
              },
              "xlconcat_psbre2_dout": {
                "ports": [
                  "xlconcat_psbre2/dout",
                  "scaler_16bits_1/psb_re2"
                ]
              },
              "xlconcat_psbre3_dout": {
                "ports": [
                  "xlconcat_psbre3/dout",
                  "scaler_16bits_1/psb_re3"
                ]
              },
              "xlconstant_0_dout1": {
                "ports": [
                  "xlconstant_0/dout",
                  "xlconcat_psbim0/In0",
                  "xlconcat_psbim1/In0",
                  "xlconcat_psbim2/In0",
                  "xlconcat_psbim3/In0",
                  "xlconcat_psbre0/In0",
                  "xlconcat_psbre1/In0",
                  "xlconcat_psbre2/In0",
                  "xlconcat_psbre3/In0"
                ]
              },
              "xlslice_10_Dout": {
                "ports": [
                  "xlslice_10/Dout",
                  "xlconcat_psbre1/In1"
                ]
              },
              "xlslice_11_Dout": {
                "ports": [
                  "xlslice_11/Dout",
                  "xlconcat_psbre2/In1"
                ]
              },
              "xlslice_12_Dout": {
                "ports": [
                  "xlslice_12/Dout",
                  "xlconcat_psbre3/In1"
                ]
              },
              "xlslice_13_Dout": {
                "ports": [
                  "xlslice_13/Dout",
                  "xlconcat_psbim1/In2"
                ]
              },
              "xlslice_14_Dout": {
                "ports": [
                  "xlslice_14/Dout",
                  "xlconcat_psbim2/In2"
                ]
              },
              "xlslice_15_Dout": {
                "ports": [
                  "xlslice_15/Dout",
                  "xlconcat_psbim3/In2"
                ]
              },
              "xlslice_16_Dout": {
                "ports": [
                  "xlslice_16/Dout",
                  "xlconcat_psbre0/In2"
                ]
              },
              "xlslice_17_Dout": {
                "ports": [
                  "xlslice_17/Dout",
                  "xlconcat_psbre2/In2"
                ]
              },
              "xlslice_18_Dout": {
                "ports": [
                  "xlslice_18/Dout",
                  "xlconcat_psbre1/In2"
                ]
              },
              "xlslice_19_Dout": {
                "ports": [
                  "xlslice_19/Dout",
                  "xlconcat_psbre3/In2"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "xlslice_2/Dout",
                  "xlconcat_psbim0/In1"
                ]
              },
              "xlslice_5_Dout1": {
                "ports": [
                  "xlslice_5/Dout",
                  "xlconcat_psbim0/In2"
                ]
              },
              "xlslice_6_Dout": {
                "ports": [
                  "xlslice_6/Dout",
                  "xlconcat_psbim1/In1"
                ]
              },
              "xlslice_7_Dout": {
                "ports": [
                  "xlslice_7/Dout",
                  "xlconcat_psbim2/In1"
                ]
              },
              "xlslice_8_Dout": {
                "ports": [
                  "xlslice_8/Dout",
                  "xlconcat_psbim3/In1"
                ]
              },
              "xlslice_9_Dout": {
                "ports": [
                  "xlslice_9/Dout",
                  "xlconcat_psbre0/In1"
                ]
              },
              "xlslice_PSBscaleC_Dout": {
                "ports": [
                  "scale_const16",
                  "scaler_16bits_1/scale_const16"
                ]
              }
            }
          },
          "fine_nco": {
            "ports": {
              "ADC_data_im": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "to_DAC": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "ADC_data_re": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "dphi": {
                "direction": "I",
                "left": "21",
                "right": "0"
              },
              "sync_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "clk_256M": {
                "type": "clk",
                "direction": "I"
              },
              "out_im_0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DAC_im_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "xlslice_im0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im0_0",
                "xci_path": "ip\\design_1_xlslice_im0_0\\design_1_xlslice_im0_0.xci",
                "inst_hier_path": "chan2/fine_nco/xlslice_im0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im1_0",
                "xci_path": "ip\\design_1_xlslice_im1_0\\design_1_xlslice_im1_0.xci",
                "inst_hier_path": "chan2/fine_nco/xlslice_im1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im2_0",
                "xci_path": "ip\\design_1_xlslice_im2_0\\design_1_xlslice_im2_0.xci",
                "inst_hier_path": "chan2/fine_nco/xlslice_im2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "47"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_0_6",
                "xci_path": "ip\\design_1_xlconcat_0_6\\design_1_xlconcat_0_6.xci",
                "inst_hier_path": "chan2/fine_nco/xlconcat_0",
                "parameters": {
                  "IN2_WIDTH": {
                    "value": "16"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "8"
                  }
                }
              },
              "xlslice_re0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re0_3",
                "xci_path": "ip\\design_1_xlslice_re0_3\\design_1_xlslice_re0_3.xci",
                "inst_hier_path": "chan2/fine_nco/xlslice_re0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im3_0",
                "xci_path": "ip\\design_1_xlslice_im3_0\\design_1_xlslice_im3_0.xci",
                "inst_hier_path": "chan2/fine_nco/xlslice_im3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_re1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re1_2",
                "xci_path": "ip\\design_1_xlslice_re1_2\\design_1_xlslice_re1_2.xci",
                "inst_hier_path": "chan2/fine_nco/xlslice_re1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_re2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re2_1",
                "xci_path": "ip\\design_1_xlslice_re2_1\\design_1_xlslice_re2_1.xci",
                "inst_hier_path": "chan2/fine_nco/xlslice_re2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "47"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "cordic_mix_v2_ADC": {
                "vlnv": "xilinx.com:user:cordic_mix_v2:1.0",
                "xci_name": "design_1_cordic_mix_v2_ADC_0",
                "xci_path": "ip\\design_1_cordic_mix_v2_ADC_0\\design_1_cordic_mix_v2_ADC_0.xci",
                "inst_hier_path": "chan2/fine_nco/cordic_mix_v2_ADC"
              },
              "cordic_mix_v2_DAC": {
                "vlnv": "xilinx.com:user:cordic_mix_v2:1.0",
                "xci_name": "design_1_cordic_mix_v2_DAC_0",
                "xci_path": "ip\\design_1_cordic_mix_v2_DAC_0\\design_1_cordic_mix_v2_DAC_0.xci",
                "inst_hier_path": "chan2/fine_nco/cordic_mix_v2_DAC"
              },
              "xlslice_re3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re3_1",
                "xci_path": "ip\\design_1_xlslice_re3_1\\design_1_xlslice_re3_1.xci",
                "inst_hier_path": "chan2/fine_nco/xlslice_re3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "Net2": {
                "ports": [
                  "ADC_data_im",
                  "xlslice_im3/Din",
                  "xlslice_im2/Din",
                  "xlslice_im1/Din",
                  "xlslice_im0/Din"
                ]
              },
              "Net3": {
                "ports": [
                  "ADC_data_re",
                  "xlslice_re3/Din",
                  "xlslice_re2/Din",
                  "xlslice_re1/Din",
                  "xlslice_re0/Din"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk_256M",
                  "cordic_mix_v2_DAC/clk",
                  "cordic_mix_v2_ADC/clk"
                ]
              },
              "cordic_mix_v2_2_out_im_0": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_0",
                  "xlconcat_0/In1"
                ]
              },
              "cordic_mix_v2_2_out_im_1": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_1",
                  "xlconcat_0/In3"
                ]
              },
              "cordic_mix_v2_2_out_im_2": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_2",
                  "xlconcat_0/In5"
                ]
              },
              "cordic_mix_v2_2_out_im_3": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_3",
                  "xlconcat_0/In7"
                ]
              },
              "cordic_mix_v2_2_out_re_0": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_0",
                  "xlconcat_0/In0"
                ]
              },
              "cordic_mix_v2_2_out_re_1": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_1",
                  "xlconcat_0/In2"
                ]
              },
              "cordic_mix_v2_2_out_re_2": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_2",
                  "xlconcat_0/In4"
                ]
              },
              "cordic_mix_v2_2_out_re_3": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_3",
                  "xlconcat_0/In6"
                ]
              },
              "cordic_mix_v2_ADC_out_im_0": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_0",
                  "out_im_0"
                ]
              },
              "cordic_mix_v2_ADC_out_im_1": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_1",
                  "out_im_1"
                ]
              },
              "cordic_mix_v2_ADC_out_im_2": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_2",
                  "out_im_2"
                ]
              },
              "cordic_mix_v2_ADC_out_im_3": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_3",
                  "out_im_3"
                ]
              },
              "cordic_mix_v2_ADC_out_re_0": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_0",
                  "out_re_0"
                ]
              },
              "cordic_mix_v2_ADC_out_re_1": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_1",
                  "out_re_1"
                ]
              },
              "cordic_mix_v2_ADC_out_re_2": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_2",
                  "out_re_2"
                ]
              },
              "cordic_mix_v2_ADC_out_re_3": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_3",
                  "out_re_3"
                ]
              },
              "scaler_16bits_1_psb_dac_im0": {
                "ports": [
                  "DAC_im_0",
                  "cordic_mix_v2_DAC/im_0"
                ]
              },
              "scaler_16bits_1_psb_dac_im1": {
                "ports": [
                  "DAC_im_1",
                  "cordic_mix_v2_DAC/im_1"
                ]
              },
              "scaler_16bits_1_psb_dac_im2": {
                "ports": [
                  "DAC_im_2",
                  "cordic_mix_v2_DAC/im_2"
                ]
              },
              "scaler_16bits_1_psb_dac_im3": {
                "ports": [
                  "DAC_im_3",
                  "cordic_mix_v2_DAC/im_3"
                ]
              },
              "scaler_16bits_1_psb_dac_re0": {
                "ports": [
                  "DAC_re_0",
                  "cordic_mix_v2_DAC/re_0"
                ]
              },
              "scaler_16bits_1_psb_dac_re1": {
                "ports": [
                  "DAC_re_1",
                  "cordic_mix_v2_DAC/re_1"
                ]
              },
              "scaler_16bits_1_psb_dac_re2": {
                "ports": [
                  "DAC_re_2",
                  "cordic_mix_v2_DAC/re_2"
                ]
              },
              "scaler_16bits_1_psb_dac_re3": {
                "ports": [
                  "DAC_re_3",
                  "cordic_mix_v2_DAC/re_3"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "to_DAC"
                ]
              },
              "xlconstant_7_dout": {
                "ports": [
                  "sync_in",
                  "cordic_mix_v2_DAC/sync_in",
                  "cordic_mix_v2_ADC/sync_in"
                ]
              },
              "xlslice_dacmix_dp_Dout": {
                "ports": [
                  "dphi",
                  "cordic_mix_v2_DAC/dphi",
                  "cordic_mix_v2_ADC/dphi"
                ]
              },
              "xlslice_im0_Dout": {
                "ports": [
                  "xlslice_im0/Dout",
                  "cordic_mix_v2_ADC/re_0"
                ]
              },
              "xlslice_im1_Dout": {
                "ports": [
                  "xlslice_im1/Dout",
                  "cordic_mix_v2_ADC/re_1"
                ]
              },
              "xlslice_im2_Dout": {
                "ports": [
                  "xlslice_im2/Dout",
                  "cordic_mix_v2_ADC/re_2"
                ]
              },
              "xlslice_im3_Dout": {
                "ports": [
                  "xlslice_im3/Dout",
                  "cordic_mix_v2_ADC/re_3"
                ]
              },
              "xlslice_re0_Dout": {
                "ports": [
                  "xlslice_re0/Dout",
                  "cordic_mix_v2_ADC/im_0"
                ]
              },
              "xlslice_re1_Dout": {
                "ports": [
                  "xlslice_re1/Dout",
                  "cordic_mix_v2_ADC/im_1"
                ]
              },
              "xlslice_re2_Dout": {
                "ports": [
                  "xlslice_re2/Dout",
                  "cordic_mix_v2_ADC/im_2"
                ]
              },
              "xlslice_re3_Dout": {
                "ports": [
                  "xlslice_re3/Dout",
                  "cordic_mix_v2_ADC/im_3"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI_bram_ctrl_0",
              "snap_data_capture/S_AXI_bram_ctrl_0"
            ]
          },
          "ps8_0_axi_periph1_M01_AXI": {
            "interface_ports": [
              "S_AXI_bram_ctrl_1",
              "snap_data_capture/S_AXI_bram_ctrl_1"
            ]
          },
          "ps8_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_gpio_0",
              "GPIO/S_AXI_gpio_0"
            ]
          },
          "ps8_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI_gpio_1",
              "GPIO/S_AXI_gpio_1"
            ]
          },
          "ps8_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI_gpio_2",
              "GPIO/S_AXI_gpio_2"
            ]
          },
          "ps8_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "S_AXI_gpio_3",
              "GPIO/S_AXI_gpio_3"
            ]
          },
          "ps8_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S_AXI_gpio_4",
              "GPIO/S_AXI_gpio_4"
            ]
          },
          "ps8_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "S_AXI_gpio_5",
              "GPIO/S_AXI_gpio_5"
            ]
          },
          "ps8_0_axi_periph_M10_AXI": {
            "interface_ports": [
              "S_AXI_gpio_6",
              "GPIO/S_AXI_gpio_6"
            ]
          },
          "ps8_0_axi_periph_M11_AXI": {
            "interface_ports": [
              "S_AXI_gpio_7",
              "GPIO/S_AXI_gpio_7"
            ]
          },
          "ps8_0_axi_periph_M12_AXI": {
            "interface_ports": [
              "S_AXI_gpio_8",
              "GPIO/S_AXI_gpio_8"
            ]
          },
          "ps8_0_axi_periph_M13_AXI": {
            "interface_ports": [
              "S_AXI_gpio_9",
              "GPIO/S_AXI_gpio_9"
            ]
          },
          "ps8_0_axi_periph_M14_AXI": {
            "interface_ports": [
              "S_AXI_gpio_10",
              "GPIO/S_AXI_gpio_10"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "ADC_data_im",
              "fine_nco/ADC_data_im",
              "snap_data_capture/ADC_data_im"
            ]
          },
          "Net3": {
            "ports": [
              "ADC_data_re",
              "fine_nco/ADC_data_re",
              "snap_data_capture/ADC_data_re"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "CLK",
              "c_shift_ram_4/CLK",
              "psb3_0_0/clk",
              "psb_out_post/clk",
              "fine_nco/clk_256M",
              "snap_data_capture/clk_256M",
              "receive1_3_0/clk"
            ]
          },
          "const_zero31_dout": {
            "ports": [
              "const_zero31/dout",
              "xlconcat_6/In3"
            ]
          },
          "cordic_mix_v2_ADC_out_im_0": {
            "ports": [
              "fine_nco/out_im_0",
              "receive1_3_0/in_re_0"
            ]
          },
          "cordic_mix_v2_ADC_out_im_1": {
            "ports": [
              "fine_nco/out_im_1",
              "receive1_3_0/in_re_1"
            ]
          },
          "cordic_mix_v2_ADC_out_im_2": {
            "ports": [
              "fine_nco/out_im_2",
              "receive1_3_0/in_re_2"
            ]
          },
          "cordic_mix_v2_ADC_out_im_3": {
            "ports": [
              "fine_nco/out_im_3",
              "receive1_3_0/in_re_3"
            ]
          },
          "cordic_mix_v2_ADC_out_re_0": {
            "ports": [
              "fine_nco/out_re_0",
              "receive1_3_0/in_im_0"
            ]
          },
          "cordic_mix_v2_ADC_out_re_1": {
            "ports": [
              "fine_nco/out_re_1",
              "receive1_3_0/in_im_1"
            ]
          },
          "cordic_mix_v2_ADC_out_re_2": {
            "ports": [
              "fine_nco/out_re_2",
              "receive1_3_0/in_im_2"
            ]
          },
          "cordic_mix_v2_ADC_out_re_3": {
            "ports": [
              "fine_nco/out_re_3",
              "receive1_3_0/in_im_3"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn256",
              "snap_data_capture/s_axi_aresetn256"
            ]
          },
          "psb2_0_0_gout_psb_tvalid": {
            "ports": [
              "c_shift_ram_4/Q",
              "receive1_3_0/in_tvalid"
            ]
          },
          "psb3_0_0_gout_ov_add": {
            "ports": [
              "psb3_0_0/gout_ov_add",
              "xlconcat_6/In2"
            ]
          },
          "psb3_0_0_gout_ov_ifft": {
            "ports": [
              "psb3_0_0/gout_ov_ifft",
              "xlconcat_6/In1"
            ]
          },
          "psb3_0_0_gout_psb_tvalid": {
            "ports": [
              "psb3_0_0/gout_psb_tvalid",
              "c_shift_ram_4/D"
            ]
          },
          "psb_im0_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_0",
              "psb_out_post/psb_im0"
            ]
          },
          "psb_im1_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_1",
              "psb_out_post/psb_im1"
            ]
          },
          "psb_im2_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_2",
              "psb_out_post/psb_im2"
            ]
          },
          "psb_im3_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_3",
              "psb_out_post/psb_im3"
            ]
          },
          "psb_re0_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_0",
              "psb_out_post/psb_re0"
            ]
          },
          "psb_re1_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_1",
              "psb_out_post/psb_re1"
            ]
          },
          "psb_re2_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_2",
              "psb_out_post/psb_re2"
            ]
          },
          "psb_re3_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_3",
              "psb_out_post/psb_re3"
            ]
          },
          "receive1_3_0_acc_tvalid": {
            "ports": [
              "receive1_3_0/acc_tvalid",
              "snap_data_capture/tvalid"
            ]
          },
          "receive1_3_0_acc_tvalid_eth": {
            "ports": [
              "receive1_3_0/acc_tvalid_eth",
              "acc_tvalid_eth"
            ]
          },
          "receive1_3_0_snap_i0": {
            "ports": [
              "receive1_3_0/snap_i0",
              "xlconcat_1/In0"
            ]
          },
          "receive1_3_0_snap_i1": {
            "ports": [
              "receive1_3_0/snap_i1",
              "xlconcat_1/In2"
            ]
          },
          "receive1_3_0_snap_i2": {
            "ports": [
              "receive1_3_0/snap_i2",
              "xlconcat_1/In4"
            ]
          },
          "receive1_3_0_snap_i3": {
            "ports": [
              "receive1_3_0/snap_i3",
              "xlconcat_1/In6"
            ]
          },
          "receive1_3_0_snap_q0": {
            "ports": [
              "receive1_3_0/snap_q0",
              "xlconcat_1/In1"
            ]
          },
          "receive1_3_0_snap_q1": {
            "ports": [
              "receive1_3_0/snap_q1",
              "xlconcat_1/In3"
            ]
          },
          "receive1_3_0_snap_q2": {
            "ports": [
              "receive1_3_0/snap_q2",
              "xlconcat_1/In5"
            ]
          },
          "receive1_3_0_snap_q3": {
            "ports": [
              "receive1_3_0/snap_q3",
              "xlconcat_1/In7"
            ]
          },
          "reset_Dout": {
            "ports": [
              "GPIO/psb_rst",
              "psb3_0_0/gin_tl_reset"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn99",
              "GPIO/s_axi_aresetn"
            ]
          },
          "scale_const16_1": {
            "ports": [
              "GPIO/psb_postScale",
              "psb_out_post/scale_const16"
            ]
          },
          "scaler_16bits_1_ov": {
            "ports": [
              "psb_out_post/ov",
              "xlconcat_6/In0"
            ]
          },
          "scaler_16bits_1_psb_dac_im0": {
            "ports": [
              "psb_out_post/psb_dac_im0",
              "fine_nco/DAC_im_0"
            ]
          },
          "scaler_16bits_1_psb_dac_im1": {
            "ports": [
              "psb_out_post/psb_dac_im1",
              "fine_nco/DAC_im_1"
            ]
          },
          "scaler_16bits_1_psb_dac_im2": {
            "ports": [
              "psb_out_post/psb_dac_im2",
              "fine_nco/DAC_im_2"
            ]
          },
          "scaler_16bits_1_psb_dac_im3": {
            "ports": [
              "psb_out_post/psb_dac_im3",
              "fine_nco/DAC_im_3"
            ]
          },
          "scaler_16bits_1_psb_dac_re0": {
            "ports": [
              "psb_out_post/psb_dac_re0",
              "fine_nco/DAC_re_0"
            ]
          },
          "scaler_16bits_1_psb_dac_re1": {
            "ports": [
              "psb_out_post/psb_dac_re1",
              "fine_nco/DAC_re_1"
            ]
          },
          "scaler_16bits_1_psb_dac_re2": {
            "ports": [
              "psb_out_post/psb_dac_re2",
              "fine_nco/DAC_re_2"
            ]
          },
          "scaler_16bits_1_psb_dac_re3": {
            "ports": [
              "psb_out_post/psb_dac_re3",
              "fine_nco/DAC_re_3"
            ]
          },
          "start_chan2_1": {
            "ports": [
              "start_chan2",
              "psb3_0_0/gin_tl_start"
            ]
          },
          "we_even_1_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even1",
              "psb3_0_0/gin_we_even_1"
            ]
          },
          "we_even_2_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even2",
              "psb3_0_0/gin_we_even_2"
            ]
          },
          "we_even_3_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even3",
              "psb3_0_0/gin_we_even_3"
            ]
          },
          "we_even_4_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even4",
              "psb3_0_0/gin_we_even_4"
            ]
          },
          "we_odd_10_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D3",
              "psb3_0_0/ts_3"
            ]
          },
          "we_odd_11_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D4",
              "psb3_0_0/ts_4"
            ]
          },
          "we_odd_12_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D5",
              "psb3_0_0/ts_5"
            ]
          },
          "we_odd_13_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D6",
              "psb3_0_0/ts_6"
            ]
          },
          "we_odd_14_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D7",
              "psb3_0_0/ts_7"
            ]
          },
          "we_odd_1_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd1",
              "psb3_0_0/gin_we_odd_1"
            ]
          },
          "we_odd_2_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd2",
              "psb3_0_0/gin_we_odd_2"
            ]
          },
          "we_odd_3_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd3",
              "psb3_0_0/gin_we_odd_3"
            ]
          },
          "we_odd_4_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd4",
              "psb3_0_0/gin_we_odd_4"
            ]
          },
          "we_odd_5_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_we",
              "psb3_0_0/ts_w"
            ]
          },
          "we_odd_6_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_addr",
              "psb3_0_0/ts_a"
            ]
          },
          "we_odd_7_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D0",
              "psb3_0_0/ts_0"
            ]
          },
          "we_odd_8_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D1",
              "psb3_0_0/ts_1"
            ]
          },
          "we_odd_9_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D2",
              "psb3_0_0/ts_2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "fine_nco/to_DAC",
              "to_DAC",
              "snap_data_capture/DAC_data"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "timestream_out",
              "snap_data_capture/rec_output"
            ]
          },
          "xlconcat_6_dout": {
            "ports": [
              "xlconcat_6/dout",
              "GPIO/dsp_ov_flag"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "fine_nco/sync_in"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "GPIO/psb_tone_w_init_re",
              "psb3_0_0/gin_init_re"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "GPIO/psb_tone_w_init_im",
              "psb3_0_0/gin_init_im"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "GPIO/psb_tone_w_addr",
              "psb3_0_0/gin_addr"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "GPIO/psb_tone_w_dphi",
              "psb3_0_0/gin_dphi"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "GPIO/rec_acc_length",
              "receive1_3_0/acc_length"
            ]
          },
          "xlslice_beat_addr_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_w_addr",
              "receive1_3_0/w_beat_addr"
            ]
          },
          "xlslice_beat_dphi_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_w_D",
              "receive1_3_0/w_beat_dphi"
            ]
          },
          "xlslice_beat_we0_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we0",
              "receive1_3_0/beat_we0"
            ]
          },
          "xlslice_beat_we1_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we1",
              "receive1_3_0/beat_we1"
            ]
          },
          "xlslice_beat_we2_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we2",
              "receive1_3_0/beat_we2"
            ]
          },
          "xlslice_beat_we3_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we3",
              "receive1_3_0/beat_we3"
            ]
          },
          "xlslice_bin_sel_addr_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_addr",
              "receive1_3_0/w_binsel_addr"
            ]
          },
          "xlslice_bin_sel_data1_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_D1",
              "receive1_3_0/w_binsel_data1"
            ]
          },
          "xlslice_bin_sel_data_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_D0",
              "receive1_3_0/w_binsel_data0"
            ]
          },
          "xlslice_bin_sel_we_Dout": {
            "ports": [
              "GPIO/rec_binSelect_we",
              "receive1_3_0/binsel_we"
            ]
          },
          "xlslice_bram_rst_Dout": {
            "ports": [
              "GPIO/getAccumCtrl_rst",
              "snap_data_capture/getAccumCtrl_rst"
            ]
          },
          "xlslice_bramx32v2_start_Dout": {
            "ports": [
              "GPIO/axibramx32v2_start",
              "snap_data_capture/axibramx32v2_start"
            ]
          },
          "xlslice_dacmix_dp_Dout": {
            "ports": [
              "GPIO/fineNCO_dphi",
              "fine_nco/dphi"
            ]
          },
          "xlslice_fft_scale_Dout": {
            "ports": [
              "GPIO/rec_fft_scale",
              "receive1_3_0/fft_scale"
            ]
          },
          "xlslice_getAccumChan_Dout": {
            "ports": [
              "GPIO/getAccum_channel_count",
              "snap_data_capture/max_chan_minus_three"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk99",
              "GPIO/s_axi_aclk"
            ]
          }
        }
      },
      "chan3": {
        "interface_ports": {
          "S_AXI_bram_ctrl_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_bram_ctrl_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_8": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_9": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_10": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "acc_tvalid_eth": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "timestream_out": {
            "type": "data",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "ADC_data_re": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "s_axi_aresetn256": {
            "type": "rst",
            "direction": "I"
          },
          "ADC_data_im": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "to_DAC": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "s_axi_aclk99": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn99": {
            "type": "rst",
            "direction": "I"
          },
          "start_chan3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "receive1_3_0": {
            "vlnv": "xilinx.com:user:receive1_3:1.0",
            "xci_name": "design_1_receive1_3_0_2",
            "xci_path": "ip\\design_1_receive1_3_0_2\\design_1_receive1_3_0_2.xci",
            "inst_hier_path": "chan3/receive1_3_0"
          },
          "c_shift_ram_4": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_c_shift_ram_4_1",
            "xci_path": "ip\\design_1_c_shift_ram_4_1\\design_1_c_shift_ram_4_1.xci",
            "inst_hier_path": "chan3/c_shift_ram_4",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1024"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_1_5",
            "xci_path": "ip\\design_1_xlconcat_1_5\\design_1_xlconcat_1_5.xci",
            "inst_hier_path": "chan3/xlconcat_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "IN1_WIDTH": {
                "value": "32"
              },
              "IN2_WIDTH": {
                "value": "32"
              },
              "IN3_WIDTH": {
                "value": "32"
              },
              "IN4_WIDTH": {
                "value": "32"
              },
              "IN5_WIDTH": {
                "value": "32"
              },
              "IN6_WIDTH": {
                "value": "32"
              },
              "IN7_WIDTH": {
                "value": "32"
              },
              "NUM_PORTS": {
                "value": "8"
              }
            }
          },
          "psb3_0_0": {
            "vlnv": "xilinx.com:user:psb3_0:1.0",
            "xci_name": "design_1_psb3_0_0_2",
            "xci_path": "ip\\design_1_psb3_0_0_2\\design_1_psb3_0_0_2.xci",
            "inst_hier_path": "chan3/psb3_0_0"
          },
          "const_zero31": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_const_zero31_1",
            "xci_path": "ip\\design_1_const_zero31_1\\design_1_const_zero31_1.xci",
            "inst_hier_path": "chan3/const_zero31",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "29"
              }
            }
          },
          "xlconcat_6": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_6_2",
            "xci_path": "ip\\design_1_xlconcat_6_2\\design_1_xlconcat_6_2.xci",
            "inst_hier_path": "chan3/xlconcat_6",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "29"
              },
              "IN4_WIDTH": {
                "value": "16"
              },
              "IN5_WIDTH": {
                "value": "16"
              },
              "IN6_WIDTH": {
                "value": "16"
              },
              "IN7_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_7_1",
            "xci_path": "ip\\design_1_xlconstant_7_1\\design_1_xlconstant_7_1.xci",
            "inst_hier_path": "chan3/xlconstant_7",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "snap_data_capture": {
            "interface_ports": {
              "S_AXI_bram_ctrl_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_bram_ctrl_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ADC_data_re": {
                "type": "data",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "clk_256M": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn256": {
                "type": "rst",
                "direction": "I"
              },
              "ADC_data_im": {
                "type": "data",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "max_chan_minus_three": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "getAccumCtrl_rst": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "tvalid": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "rec_output": {
                "type": "data",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "DAC_data": {
                "type": "data",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "axibramx32v2_start": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "const_65472": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_const_65472_1",
                "xci_path": "ip\\design_1_const_65472_1\\design_1_const_65472_1.xci",
                "inst_hier_path": "chan3/snap_data_capture/const_65472",
                "parameters": {
                  "CONST_VAL": {
                    "value": "65472"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "c_shift_ram_2": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_2_4",
                "xci_path": "ip\\design_1_c_shift_ram_2_4\\design_1_c_shift_ram_2_4.xci",
                "inst_hier_path": "chan3/snap_data_capture/c_shift_ram_2",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "64"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_3",
                "xci_path": "ip\\design_1_axi_bram_ctrl_0_3\\design_1_axi_bram_ctrl_0_3.xci",
                "inst_hier_path": "chan3/snap_data_capture/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "256"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "axi_bram_ctrl_1": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_1_1",
                "xci_path": "ip\\design_1_axi_bram_ctrl_1_1\\design_1_axi_bram_ctrl_1_1.xci",
                "inst_hier_path": "chan3/snap_data_capture/axi_bram_ctrl_1",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "256"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "c_shift_ram_3": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_3_1",
                "xci_path": "ip\\design_1_c_shift_ram_3_1\\design_1_c_shift_ram_3_1.xci",
                "inst_hier_path": "chan3/snap_data_capture/c_shift_ram_3",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "64"
                  }
                }
              },
              "getAccumCtrl_0": {
                "vlnv": "xilinx.com:user:getAccumCtrl:1.0",
                "xci_name": "design_1_getAccumCtrl_0_2",
                "xci_path": "ip\\design_1_getAccumCtrl_0_2\\design_1_getAccumCtrl_0_2.xci",
                "inst_hier_path": "chan3/snap_data_capture/getAccumCtrl_0"
              },
              "bool_zero": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_bool_zero_4",
                "xci_path": "ip\\design_1_bool_zero_4\\design_1_bool_zero_4.xci",
                "inst_hier_path": "chan3/snap_data_capture/bool_zero",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_3_2",
                "xci_path": "ip\\design_1_xlconcat_3_2\\design_1_xlconcat_3_2.xci",
                "inst_hier_path": "chan3/snap_data_capture/xlconcat_3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN10_WIDTH": {
                    "value": "1"
                  },
                  "IN11_WIDTH": {
                    "value": "1"
                  },
                  "IN12_WIDTH": {
                    "value": "1"
                  },
                  "IN13_WIDTH": {
                    "value": "1"
                  },
                  "IN14_WIDTH": {
                    "value": "1"
                  },
                  "IN15_WIDTH": {
                    "value": "1"
                  },
                  "IN16_WIDTH": {
                    "value": "1"
                  },
                  "IN17_WIDTH": {
                    "value": "1"
                  },
                  "IN18_WIDTH": {
                    "value": "1"
                  },
                  "IN19_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN20_WIDTH": {
                    "value": "1"
                  },
                  "IN21_WIDTH": {
                    "value": "1"
                  },
                  "IN22_WIDTH": {
                    "value": "1"
                  },
                  "IN23_WIDTH": {
                    "value": "1"
                  },
                  "IN24_WIDTH": {
                    "value": "1"
                  },
                  "IN25_WIDTH": {
                    "value": "1"
                  },
                  "IN26_WIDTH": {
                    "value": "1"
                  },
                  "IN27_WIDTH": {
                    "value": "1"
                  },
                  "IN28_WIDTH": {
                    "value": "1"
                  },
                  "IN29_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN30_WIDTH": {
                    "value": "1"
                  },
                  "IN31_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "1"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "IN8_WIDTH": {
                    "value": "1"
                  },
                  "IN9_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "32"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_0_4",
                "xci_path": "ip\\design_1_blk_mem_gen_0_4\\design_1_blk_mem_gen_0_4.xci",
                "inst_hier_path": "chan3/snap_data_capture/blk_mem_gen_0",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "256"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_1_1",
                "xci_path": "ip\\design_1_blk_mem_gen_1_1\\design_1_blk_mem_gen_1_1.xci",
                "inst_hier_path": "chan3/snap_data_capture/blk_mem_gen_1",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "256"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "bool_one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_bool_one_2",
                "xci_path": "ip\\design_1_bool_one_2\\design_1_bool_one_2.xci",
                "inst_hier_path": "chan3/snap_data_capture/bool_one",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_DataConv": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_DataConv_1",
                "xci_path": "ip\\design_1_xlconcat_DataConv_1\\design_1_xlconcat_DataConv_1.xci",
                "inst_hier_path": "chan3/snap_data_capture/xlconcat_DataConv",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "128"
                  },
                  "IN1_WIDTH": {
                    "value": "64"
                  },
                  "IN2_WIDTH": {
                    "value": "64"
                  },
                  "IN3_WIDTH": {
                    "value": "32"
                  },
                  "IN4_WIDTH": {
                    "value": "32"
                  },
                  "IN5_WIDTH": {
                    "value": "32"
                  },
                  "IN6_WIDTH": {
                    "value": "32"
                  },
                  "IN7_WIDTH": {
                    "value": "32"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_0_8",
                "xci_path": "ip\\design_1_c_shift_ram_0_8\\design_1_c_shift_ram_0_8.xci",
                "inst_hier_path": "chan3/snap_data_capture/c_shift_ram_0",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "3"
                  },
                  "Width": {
                    "value": "256"
                  }
                }
              },
              "c_shift_ram_1": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_1_2",
                "xci_path": "ip\\design_1_c_shift_ram_1_2\\design_1_c_shift_ram_1_2.xci",
                "inst_hier_path": "chan3/snap_data_capture/c_shift_ram_1",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "128"
                  }
                }
              },
              "axibramx32v2_0": {
                "vlnv": "xilinx.com:user:axibramx32v2:1.0",
                "xci_name": "design_1_axibramx32v2_0_2",
                "xci_path": "ip\\design_1_axibramx32v2_0_2\\design_1_axibramx32v2_0_2.xci",
                "inst_hier_path": "chan3/snap_data_capture/axibramx32v2_0"
              },
              "xlconcat_4": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_4_1",
                "xci_path": "ip\\design_1_xlconcat_4_1\\design_1_xlconcat_4_1.xci",
                "inst_hier_path": "chan3/snap_data_capture/xlconcat_4",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN10_WIDTH": {
                    "value": "1"
                  },
                  "IN11_WIDTH": {
                    "value": "1"
                  },
                  "IN12_WIDTH": {
                    "value": "1"
                  },
                  "IN13_WIDTH": {
                    "value": "1"
                  },
                  "IN14_WIDTH": {
                    "value": "1"
                  },
                  "IN15_WIDTH": {
                    "value": "1"
                  },
                  "IN16_WIDTH": {
                    "value": "1"
                  },
                  "IN17_WIDTH": {
                    "value": "1"
                  },
                  "IN18_WIDTH": {
                    "value": "1"
                  },
                  "IN19_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN20_WIDTH": {
                    "value": "1"
                  },
                  "IN21_WIDTH": {
                    "value": "1"
                  },
                  "IN22_WIDTH": {
                    "value": "1"
                  },
                  "IN23_WIDTH": {
                    "value": "1"
                  },
                  "IN24_WIDTH": {
                    "value": "1"
                  },
                  "IN25_WIDTH": {
                    "value": "1"
                  },
                  "IN26_WIDTH": {
                    "value": "1"
                  },
                  "IN27_WIDTH": {
                    "value": "1"
                  },
                  "IN28_WIDTH": {
                    "value": "1"
                  },
                  "IN29_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN30_WIDTH": {
                    "value": "1"
                  },
                  "IN31_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "1"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "IN8_WIDTH": {
                    "value": "1"
                  },
                  "IN9_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "axi_bram_ctrl_1_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_1/BRAM_PORTA",
                  "blk_mem_gen_1/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M04_AXI": {
                "interface_ports": [
                  "S_AXI_bram_ctrl_0",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M07_AXI": {
                "interface_ports": [
                  "S_AXI_bram_ctrl_1",
                  "axi_bram_ctrl_1/S_AXI"
                ]
              }
            },
            "nets": {
              "Net2": {
                "ports": [
                  "ADC_data_im",
                  "c_shift_ram_3/D"
                ]
              },
              "Net3": {
                "ports": [
                  "ADC_data_re",
                  "c_shift_ram_2/D"
                ]
              },
              "axibramx32v1_0_we": {
                "ports": [
                  "axibramx32v2_0/we",
                  "xlconcat_3/In0",
                  "xlconcat_3/In1",
                  "xlconcat_3/In2",
                  "xlconcat_3/In3",
                  "xlconcat_3/In4",
                  "xlconcat_3/In5",
                  "xlconcat_3/In6",
                  "xlconcat_3/In7",
                  "xlconcat_3/In8",
                  "xlconcat_3/In9",
                  "xlconcat_3/In10",
                  "xlconcat_3/In11",
                  "xlconcat_3/In13",
                  "xlconcat_3/In12",
                  "xlconcat_3/In14",
                  "xlconcat_3/In15",
                  "xlconcat_3/In16",
                  "xlconcat_3/In17",
                  "xlconcat_3/In18",
                  "xlconcat_3/In19",
                  "xlconcat_3/In20",
                  "xlconcat_3/In21",
                  "xlconcat_3/In22",
                  "xlconcat_3/In23",
                  "xlconcat_3/In24",
                  "xlconcat_3/In25",
                  "xlconcat_3/In26",
                  "xlconcat_3/In27",
                  "xlconcat_3/In28",
                  "xlconcat_3/In29",
                  "xlconcat_3/In30",
                  "xlconcat_3/In31"
                ]
              },
              "axibramx32v1_0_we1": {
                "ports": [
                  "getAccumCtrl_0/we",
                  "xlconcat_4/In0",
                  "xlconcat_4/In1",
                  "xlconcat_4/In2",
                  "xlconcat_4/In3",
                  "xlconcat_4/In4",
                  "xlconcat_4/In5",
                  "xlconcat_4/In6",
                  "xlconcat_4/In7",
                  "xlconcat_4/In8",
                  "xlconcat_4/In9",
                  "xlconcat_4/In10",
                  "xlconcat_4/In11",
                  "xlconcat_4/In12",
                  "xlconcat_4/In13",
                  "xlconcat_4/In14",
                  "xlconcat_4/In15",
                  "xlconcat_4/In16",
                  "xlconcat_4/In17",
                  "xlconcat_4/In18",
                  "xlconcat_4/In19",
                  "xlconcat_4/In20",
                  "xlconcat_4/In21",
                  "xlconcat_4/In22",
                  "xlconcat_4/In23",
                  "xlconcat_4/In24",
                  "xlconcat_4/In25",
                  "xlconcat_4/In26",
                  "xlconcat_4/In27",
                  "xlconcat_4/In28",
                  "xlconcat_4/In29",
                  "xlconcat_4/In30",
                  "xlconcat_4/In31"
                ]
              },
              "axibramx32v2_0_addr": {
                "ports": [
                  "axibramx32v2_0/addr",
                  "blk_mem_gen_0/addrb"
                ]
              },
              "bool_one_dout": {
                "ports": [
                  "bool_one/dout",
                  "blk_mem_gen_0/enb",
                  "blk_mem_gen_1/enb"
                ]
              },
              "bool_zero_dout": {
                "ports": [
                  "bool_zero/dout",
                  "blk_mem_gen_0/rstb",
                  "blk_mem_gen_1/rstb"
                ]
              },
              "c_shift_ram_0_Q": {
                "ports": [
                  "c_shift_ram_0/Q",
                  "blk_mem_gen_1/dinb"
                ]
              },
              "c_shift_ram_1_Q": {
                "ports": [
                  "c_shift_ram_1/Q",
                  "xlconcat_DataConv/In0"
                ]
              },
              "c_shift_ram_2_Q": {
                "ports": [
                  "c_shift_ram_2/Q",
                  "xlconcat_DataConv/In1"
                ]
              },
              "c_shift_ram_3_Q": {
                "ports": [
                  "c_shift_ram_3/Q",
                  "xlconcat_DataConv/In2"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk_256M",
                  "blk_mem_gen_0/clkb",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "blk_mem_gen_1/clkb",
                  "axi_bram_ctrl_1/s_axi_aclk",
                  "getAccumCtrl_0/clk",
                  "axibramx32v2_0/clk",
                  "c_shift_ram_0/CLK",
                  "c_shift_ram_3/CLK",
                  "c_shift_ram_1/CLK",
                  "c_shift_ram_2/CLK"
                ]
              },
              "const_2097088_dout": {
                "ports": [
                  "const_65472/dout",
                  "axibramx32v2_0/max_count_minus_two_steps",
                  "getAccumCtrl_0/max_count_minus_two_step"
                ]
              },
              "getAccumCtrl_0_addr": {
                "ports": [
                  "getAccumCtrl_0/addr",
                  "blk_mem_gen_1/addrb"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn256",
                  "axi_bram_ctrl_1/s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "receive1_3_0_acc_tvalid": {
                "ports": [
                  "tvalid",
                  "getAccumCtrl_0/tvalid"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "DAC_data",
                  "c_shift_ram_1/D"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "rec_output",
                  "c_shift_ram_0/D"
                ]
              },
              "xlconcat_3_dout": {
                "ports": [
                  "xlconcat_3/dout",
                  "blk_mem_gen_0/web"
                ]
              },
              "xlconcat_4_dout": {
                "ports": [
                  "xlconcat_4/dout",
                  "blk_mem_gen_1/web"
                ]
              },
              "xlconcat_ADCout_dout": {
                "ports": [
                  "xlconcat_DataConv/dout",
                  "blk_mem_gen_0/dinb"
                ]
              },
              "xlslice_bram_rst_Dout": {
                "ports": [
                  "getAccumCtrl_rst",
                  "getAccumCtrl_0/rst"
                ]
              },
              "xlslice_bramx32v2_start_Dout": {
                "ports": [
                  "axibramx32v2_start",
                  "axibramx32v2_0/rising_edge_start"
                ]
              },
              "xlslice_getAccumChan_Dout": {
                "ports": [
                  "max_chan_minus_three",
                  "getAccumCtrl_0/max_chan_minus_three"
                ]
              }
            }
          },
          "GPIO": {
            "interface_ports": {
              "S_AXI_gpio_6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_8": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_9": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_10": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "fineNCO_dphi": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "rec_beatDphi_we0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D2": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_even1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "getAccum_channel_count": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "psb_tone_we_even2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_we1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_fft_scale": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "rec_beatDphi_we2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_we_even3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_init_re": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "psb_start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_we_even4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_we3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_init_im": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "psb_toneSelect_w_D3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_beatDphi_w_addr": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rec_binSelect_we": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D4": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_odd1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "getAccumCtrl_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_w_D": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_tone_w_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "psb_tone_we_odd2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D5": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_toneSelect_w_D6": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_odd3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_dphi": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_tone_we_odd4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D7": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_toneSelect_we": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_binSelect_w_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "psb_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rec_binSelect_w_D0": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "psb_toneSelect_w_D0": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_acc_length": {
                "direction": "O",
                "left": "22",
                "right": "0"
              },
              "psb_toneSelect_w_D1": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_binSelect_w_D1": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "axibramx32v2_start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dsp_ov_flag": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "psb_postScale": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "xlslice_mix_dp": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_mix_dp_1",
                "xci_path": "ip\\design_1_xlslice_mix_dp_1\\design_1_xlslice_mix_dp_1.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_mix_dp",
                "parameters": {
                  "DIN_FROM": {
                    "value": "21"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "xlslice_beat_we0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we0_3",
                "xci_path": "ip\\design_1_xlslice_beat_we0_3\\design_1_xlslice_beat_we0_3.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_beat_we0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_9": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_9_1",
                "xci_path": "ip\\design_1_we_odd_9_1\\design_1_we_odd_9_1.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_9",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_even_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_1_5",
                "xci_path": "ip\\design_1_we_even_1_5\\design_1_we_even_1_5.xci",
                "inst_hier_path": "chan3/GPIO/we_even_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_6": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_6_2",
                "xci_path": "ip\\design_1_axi_gpio_6_2\\design_1_axi_gpio_6_2.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_6",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_getAccumChan": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_getAccumChan_1",
                "xci_path": "ip\\design_1_xlslice_getAccumChan_1\\design_1_xlslice_getAccumChan_1.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_getAccumChan",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "23"
                  },
                  "DOUT_WIDTH": {
                    "value": "9"
                  }
                }
              },
              "axi_gpio_7": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_7_3",
                "xci_path": "ip\\design_1_axi_gpio_7_3\\design_1_axi_gpio_7_3.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_7",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_even_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_2_3",
                "xci_path": "ip\\design_1_we_even_2_3\\design_1_we_even_2_3.xci",
                "inst_hier_path": "chan3/GPIO/we_even_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_we1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we1_2",
                "xci_path": "ip\\design_1_xlslice_beat_we1_2\\design_1_xlslice_beat_we1_2.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_beat_we1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_fft_scale": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_fft_scale_1",
                "xci_path": "ip\\design_1_xlslice_fft_scale_1\\design_1_xlslice_fft_scale_1.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_fft_scale",
                "parameters": {
                  "DIN_FROM": {
                    "value": "10"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "11"
                  }
                }
              },
              "xlslice_beat_we2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we2_2",
                "xci_path": "ip\\design_1_xlslice_beat_we2_2\\design_1_xlslice_beat_we2_2.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_beat_we2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_even_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_3_1",
                "xci_path": "ip\\design_1_we_even_3_1\\design_1_we_even_3_1.xci",
                "inst_hier_path": "chan3/GPIO/we_even_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_8": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_8_2",
                "xci_path": "ip\\design_1_axi_gpio_8_2\\design_1_axi_gpio_8_2.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_8",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_7",
                "xci_path": "ip\\design_1_xlslice_0_7\\design_1_xlslice_0_7.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "17"
                  },
                  "DOUT_WIDTH": {
                    "value": "18"
                  }
                }
              },
              "start": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_start_1",
                "xci_path": "ip\\design_1_start_1\\design_1_start_1.xci",
                "inst_hier_path": "chan3/GPIO/start"
              },
              "axi_gpio_9": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_9_2",
                "xci_path": "ip\\design_1_axi_gpio_9_2\\design_1_axi_gpio_9_2.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_9",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_even_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_4_1",
                "xci_path": "ip\\design_1_we_even_4_1\\design_1_we_even_4_1.xci",
                "inst_hier_path": "chan3/GPIO/we_even_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_we3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we3_2",
                "xci_path": "ip\\design_1_xlslice_beat_we3_2\\design_1_xlslice_beat_we3_2.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_beat_we3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_1_3",
                "xci_path": "ip\\design_1_xlslice_1_3\\design_1_xlslice_1_3.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "17"
                  },
                  "DOUT_WIDTH": {
                    "value": "18"
                  }
                }
              },
              "we_odd_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_10_1",
                "xci_path": "ip\\design_1_we_odd_10_1\\design_1_we_odd_10_1.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_10",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlslice_beat_addr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_addr_2",
                "xci_path": "ip\\design_1_xlslice_beat_addr_2\\design_1_xlslice_beat_addr_2.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_beat_addr",
                "parameters": {
                  "DIN_FROM": {
                    "value": "28"
                  },
                  "DIN_TO": {
                    "value": "20"
                  },
                  "DOUT_WIDTH": {
                    "value": "9"
                  }
                }
              },
              "xlslice_bin_sel_we": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_we_3",
                "xci_path": "ip\\design_1_xlslice_bin_sel_we_3\\design_1_xlslice_bin_sel_we_3.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_bin_sel_we",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_11_3",
                "xci_path": "ip\\design_1_we_odd_11_3\\design_1_we_odd_11_3.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_11",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_1_3",
                "xci_path": "ip\\design_1_we_odd_1_3\\design_1_we_odd_1_3.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_getAccum_rst": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_getAccum_rst_2",
                "xci_path": "ip\\design_1_xlslice_getAccum_rst_2\\design_1_xlslice_getAccum_rst_2.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_getAccum_rst",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_dphi": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_dphi_2",
                "xci_path": "ip\\design_1_xlslice_beat_dphi_2\\design_1_xlslice_beat_dphi_2.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_beat_dphi",
                "parameters": {
                  "DIN_FROM": {
                    "value": "19"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_3_2",
                "xci_path": "ip\\design_1_xlslice_3_2\\design_1_xlslice_3_2.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "we_odd_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_2_2",
                "xci_path": "ip\\design_1_we_odd_2_2\\design_1_we_odd_2_2.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_12_3",
                "xci_path": "ip\\design_1_we_odd_12_3\\design_1_we_odd_12_3.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_12",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_13_1",
                "xci_path": "ip\\design_1_we_odd_13_1\\design_1_we_odd_13_1.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_3_1",
                "xci_path": "ip\\design_1_we_odd_3_1\\design_1_we_odd_3_1.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_0_2",
                "xci_path": "ip\\design_1_axi_gpio_0_2\\design_1_axi_gpio_0_2.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  },
                  "GPIO2_BOARD_INTERFACE": {
                    "value": "Custom"
                  },
                  "USE_BOARD_FLOW": {
                    "value": "true"
                  }
                }
              },
              "xlslice_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_4_1",
                "xci_path": "ip\\design_1_xlslice_4_1\\design_1_xlslice_4_1.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "axi_gpio_1": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_1_4",
                "xci_path": "ip\\design_1_axi_gpio_1_4\\design_1_axi_gpio_1_4.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_1",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_odd_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_4_2",
                "xci_path": "ip\\design_1_we_odd_4_2\\design_1_we_odd_4_2.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_14_1",
                "xci_path": "ip\\design_1_we_odd_14_1\\design_1_we_odd_14_1.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_14",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_5_4",
                "xci_path": "ip\\design_1_we_odd_5_4\\design_1_we_odd_5_4.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_2": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_2_1",
                "xci_path": "ip\\design_1_axi_gpio_2_1\\design_1_axi_gpio_2_1.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_2",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_bin_sel_addr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_addr_1",
                "xci_path": "ip\\design_1_xlslice_bin_sel_addr_1\\design_1_xlslice_bin_sel_addr_1.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_bin_sel_addr",
                "parameters": {
                  "DIN_FROM": {
                    "value": "9"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "10"
                  }
                }
              },
              "axi_gpio_3": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_3_2",
                "xci_path": "ip\\design_1_axi_gpio_3_2\\design_1_axi_gpio_3_2.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_3",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "reset": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_reset_1",
                "xci_path": "ip\\design_1_reset_1\\design_1_reset_1.xci",
                "inst_hier_path": "chan3/GPIO/reset",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_6_3",
                "xci_path": "ip\\design_1_we_odd_6_3\\design_1_we_odd_6_3.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_6",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "xlslice_bin_sel_data0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_data0_2",
                "xci_path": "ip\\design_1_xlslice_bin_sel_data0_2\\design_1_xlslice_bin_sel_data0_2.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_bin_sel_data0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "10"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "we_odd_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_7_2",
                "xci_path": "ip\\design_1_we_odd_7_2\\design_1_we_odd_7_2.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "axi_gpio_4": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_4_3",
                "xci_path": "ip\\design_1_axi_gpio_4_3\\design_1_axi_gpio_4_3.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_4",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_10": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_10_1",
                "xci_path": "ip\\design_1_axi_gpio_10_1\\design_1_axi_gpio_10_1.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_10",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  }
                }
              },
              "xlslice_acc_length": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_acc_length_3",
                "xci_path": "ip\\design_1_xlslice_acc_length_3\\design_1_xlslice_acc_length_3.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_acc_length",
                "parameters": {
                  "DIN_FROM": {
                    "value": "22"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "23"
                  }
                }
              },
              "we_odd_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_8_2",
                "xci_path": "ip\\design_1_we_odd_8_2\\design_1_we_odd_8_2.xci",
                "inst_hier_path": "chan3/GPIO/we_odd_8",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlslice_bin_sel_data1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_data1_1",
                "xci_path": "ip\\design_1_xlslice_bin_sel_data1_1\\design_1_xlslice_bin_sel_data1_1.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_bin_sel_data1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "22"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "xlslice_bramx32v2_start": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bramx32v2_start_2",
                "xci_path": "ip\\design_1_xlslice_bramx32v2_start_2\\design_1_xlslice_bramx32v2_start_2.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_bramx32v2_start",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_5": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_5_1",
                "xci_path": "ip\\design_1_axi_gpio_5_1\\design_1_axi_gpio_5_1.xci",
                "inst_hier_path": "chan3/GPIO/axi_gpio_5",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_INPUTS_2": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_PSBscaleC": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_PSBscaleC_1",
                "xci_path": "ip\\design_1_xlslice_PSBscaleC_1\\design_1_xlslice_PSBscaleC_1.xci",
                "inst_hier_path": "chan3/GPIO/xlslice_PSBscaleC",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXI_gpio_5",
                  "axi_gpio_5/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_0",
                  "axi_gpio_0/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M02_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_1",
                  "axi_gpio_1/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M03_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_2",
                  "axi_gpio_2/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M05_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_3",
                  "axi_gpio_3/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M06_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_4",
                  "axi_gpio_4/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M10_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_6",
                  "axi_gpio_6/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M11_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_7",
                  "axi_gpio_7/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M12_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_8",
                  "axi_gpio_8/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M13_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_9",
                  "axi_gpio_9/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M14_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_10",
                  "axi_gpio_10/S_AXI"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "axi_gpio_4/gpio_io_o",
                  "xlslice_beat_we0/Din",
                  "xlslice_beat_we1/Din",
                  "xlslice_beat_we2/Din",
                  "xlslice_beat_we3/Din",
                  "xlslice_beat_dphi/Din",
                  "xlslice_beat_addr/Din"
                ]
              },
              "Net1": {
                "ports": [
                  "axi_gpio_9/gpio_io_o",
                  "xlslice_bin_sel_addr/Din",
                  "xlslice_bin_sel_data0/Din"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "axi_gpio_0/gpio_io_o",
                  "start/Din",
                  "reset/Din"
                ]
              },
              "axi_gpio_10_gpio_io_o": {
                "ports": [
                  "axi_gpio_10/gpio_io_o",
                  "xlslice_mix_dp/Din"
                ]
              },
              "axi_gpio_1_gpio2_io_o": {
                "ports": [
                  "axi_gpio_1/gpio2_io_o",
                  "xlslice_3/Din",
                  "xlslice_4/Din"
                ]
              },
              "axi_gpio_1_gpio_io_o": {
                "ports": [
                  "axi_gpio_1/gpio_io_o",
                  "we_even_1/Din",
                  "we_even_2/Din",
                  "we_even_3/Din",
                  "we_even_4/Din",
                  "we_odd_1/Din",
                  "we_odd_2/Din",
                  "we_odd_3/Din",
                  "we_odd_4/Din"
                ]
              },
              "axi_gpio_2_gpio2_io_o": {
                "ports": [
                  "axi_gpio_2/gpio2_io_o",
                  "xlslice_1/Din"
                ]
              },
              "axi_gpio_2_gpio_io_o": {
                "ports": [
                  "axi_gpio_2/gpio_io_o",
                  "xlslice_0/Din"
                ]
              },
              "axi_gpio_3_gpio2_io_o": {
                "ports": [
                  "axi_gpio_3/gpio2_io_o",
                  "xlslice_bramx32v2_start/Din",
                  "xlslice_getAccum_rst/Din"
                ]
              },
              "axi_gpio_3_gpio_io_o": {
                "ports": [
                  "axi_gpio_3/gpio_io_o",
                  "xlslice_acc_length/Din",
                  "xlslice_getAccumChan/Din"
                ]
              },
              "axi_gpio_4_gpio2_io_o": {
                "ports": [
                  "axi_gpio_4/gpio2_io_o",
                  "xlslice_fft_scale/Din"
                ]
              },
              "axi_gpio_5_gpio_io_o": {
                "ports": [
                  "axi_gpio_5/gpio_io_o",
                  "xlslice_PSBscaleC/Din"
                ]
              },
              "axi_gpio_6_gpio2_io_o": {
                "ports": [
                  "axi_gpio_6/gpio2_io_o",
                  "we_odd_6/Din"
                ]
              },
              "axi_gpio_6_gpio_io_o": {
                "ports": [
                  "axi_gpio_6/gpio_io_o",
                  "we_odd_5/Din"
                ]
              },
              "axi_gpio_7_gpio2_io_o": {
                "ports": [
                  "axi_gpio_7/gpio2_io_o",
                  "we_odd_9/Din",
                  "we_odd_10/Din"
                ]
              },
              "axi_gpio_7_gpio_io_o": {
                "ports": [
                  "axi_gpio_7/gpio_io_o",
                  "we_odd_7/Din",
                  "we_odd_8/Din"
                ]
              },
              "axi_gpio_8_gpio2_io_o": {
                "ports": [
                  "axi_gpio_8/gpio2_io_o",
                  "we_odd_13/Din",
                  "we_odd_14/Din"
                ]
              },
              "axi_gpio_8_gpio_io_o": {
                "ports": [
                  "axi_gpio_8/gpio_io_o",
                  "we_odd_11/Din",
                  "we_odd_12/Din"
                ]
              },
              "axi_gpio_9_gpio2_io_o": {
                "ports": [
                  "axi_gpio_9/gpio2_io_o",
                  "xlslice_bin_sel_data1/Din",
                  "xlslice_bin_sel_we/Din"
                ]
              },
              "gpio2_io_i_1": {
                "ports": [
                  "dsp_ov_flag",
                  "axi_gpio_5/gpio2_io_i"
                ]
              },
              "reset_Dout": {
                "ports": [
                  "reset/Dout",
                  "psb_rst"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_gpio_0/s_axi_aresetn",
                  "axi_gpio_1/s_axi_aresetn",
                  "axi_gpio_2/s_axi_aresetn",
                  "axi_gpio_3/s_axi_aresetn",
                  "axi_gpio_4/s_axi_aresetn",
                  "axi_gpio_7/s_axi_aresetn",
                  "axi_gpio_8/s_axi_aresetn",
                  "axi_gpio_9/s_axi_aresetn",
                  "axi_gpio_10/s_axi_aresetn",
                  "axi_gpio_6/s_axi_aresetn",
                  "axi_gpio_5/s_axi_aresetn"
                ]
              },
              "start_Dout": {
                "ports": [
                  "start/Dout",
                  "psb_start"
                ]
              },
              "we_even_1_Dout": {
                "ports": [
                  "we_even_1/Dout",
                  "psb_tone_we_even1"
                ]
              },
              "we_even_2_Dout": {
                "ports": [
                  "we_even_2/Dout",
                  "psb_tone_we_even2"
                ]
              },
              "we_even_3_Dout": {
                "ports": [
                  "we_even_3/Dout",
                  "psb_tone_we_even3"
                ]
              },
              "we_even_4_Dout": {
                "ports": [
                  "we_even_4/Dout",
                  "psb_tone_we_even4"
                ]
              },
              "we_odd_10_Dout": {
                "ports": [
                  "we_odd_10/Dout",
                  "psb_toneSelect_w_D3"
                ]
              },
              "we_odd_11_Dout": {
                "ports": [
                  "we_odd_11/Dout",
                  "psb_toneSelect_w_D4"
                ]
              },
              "we_odd_12_Dout": {
                "ports": [
                  "we_odd_12/Dout",
                  "psb_toneSelect_w_D5"
                ]
              },
              "we_odd_13_Dout": {
                "ports": [
                  "we_odd_13/Dout",
                  "psb_toneSelect_w_D6"
                ]
              },
              "we_odd_14_Dout": {
                "ports": [
                  "we_odd_14/Dout",
                  "psb_toneSelect_w_D7"
                ]
              },
              "we_odd_1_Dout": {
                "ports": [
                  "we_odd_1/Dout",
                  "psb_tone_we_odd1"
                ]
              },
              "we_odd_2_Dout": {
                "ports": [
                  "we_odd_2/Dout",
                  "psb_tone_we_odd2"
                ]
              },
              "we_odd_3_Dout": {
                "ports": [
                  "we_odd_3/Dout",
                  "psb_tone_we_odd3"
                ]
              },
              "we_odd_4_Dout": {
                "ports": [
                  "we_odd_4/Dout",
                  "psb_tone_we_odd4"
                ]
              },
              "we_odd_5_Dout": {
                "ports": [
                  "we_odd_5/Dout",
                  "psb_toneSelect_we"
                ]
              },
              "we_odd_6_Dout": {
                "ports": [
                  "we_odd_6/Dout",
                  "psb_toneSelect_w_addr"
                ]
              },
              "we_odd_7_Dout": {
                "ports": [
                  "we_odd_7/Dout",
                  "psb_toneSelect_w_D0"
                ]
              },
              "we_odd_8_Dout": {
                "ports": [
                  "we_odd_8/Dout",
                  "psb_toneSelect_w_D1"
                ]
              },
              "we_odd_9_Dout": {
                "ports": [
                  "we_odd_9/Dout",
                  "psb_toneSelect_w_D2"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "psb_tone_w_init_re"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "psb_tone_w_init_im"
                ]
              },
              "xlslice_3_Dout": {
                "ports": [
                  "xlslice_3/Dout",
                  "psb_tone_w_addr"
                ]
              },
              "xlslice_4_Dout": {
                "ports": [
                  "xlslice_4/Dout",
                  "psb_tone_w_dphi"
                ]
              },
              "xlslice_5_Dout": {
                "ports": [
                  "xlslice_acc_length/Dout",
                  "rec_acc_length"
                ]
              },
              "xlslice_PSBscaleC_Dout": {
                "ports": [
                  "xlslice_PSBscaleC/Dout",
                  "psb_postScale"
                ]
              },
              "xlslice_beat_addr_Dout": {
                "ports": [
                  "xlslice_beat_addr/Dout",
                  "rec_beatDphi_w_addr"
                ]
              },
              "xlslice_beat_dphi_Dout": {
                "ports": [
                  "xlslice_beat_dphi/Dout",
                  "rec_beatDphi_w_D"
                ]
              },
              "xlslice_beat_we0_Dout": {
                "ports": [
                  "xlslice_beat_we0/Dout",
                  "rec_beatDphi_we0"
                ]
              },
              "xlslice_beat_we1_Dout": {
                "ports": [
                  "xlslice_beat_we1/Dout",
                  "rec_beatDphi_we1"
                ]
              },
              "xlslice_beat_we2_Dout": {
                "ports": [
                  "xlslice_beat_we2/Dout",
                  "rec_beatDphi_we2"
                ]
              },
              "xlslice_beat_we3_Dout": {
                "ports": [
                  "xlslice_beat_we3/Dout",
                  "rec_beatDphi_we3"
                ]
              },
              "xlslice_bin_sel_addr_Dout": {
                "ports": [
                  "xlslice_bin_sel_addr/Dout",
                  "rec_binSelect_w_addr"
                ]
              },
              "xlslice_bin_sel_data1_Dout": {
                "ports": [
                  "xlslice_bin_sel_data1/Dout",
                  "rec_binSelect_w_D1"
                ]
              },
              "xlslice_bin_sel_data_Dout": {
                "ports": [
                  "xlslice_bin_sel_data0/Dout",
                  "rec_binSelect_w_D0"
                ]
              },
              "xlslice_bin_sel_we_Dout": {
                "ports": [
                  "xlslice_bin_sel_we/Dout",
                  "rec_binSelect_we"
                ]
              },
              "xlslice_bram_rst_Dout": {
                "ports": [
                  "xlslice_getAccum_rst/Dout",
                  "getAccumCtrl_rst"
                ]
              },
              "xlslice_bramx32v2_start_Dout": {
                "ports": [
                  "xlslice_bramx32v2_start/Dout",
                  "axibramx32v2_start"
                ]
              },
              "xlslice_dacmix_dp_Dout": {
                "ports": [
                  "xlslice_mix_dp/Dout",
                  "fineNCO_dphi"
                ]
              },
              "xlslice_fft_scale_Dout": {
                "ports": [
                  "xlslice_fft_scale/Dout",
                  "rec_fft_scale"
                ]
              },
              "xlslice_getAccumChan_Dout": {
                "ports": [
                  "xlslice_getAccumChan/Dout",
                  "getAccum_channel_count"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_gpio_0/s_axi_aclk",
                  "axi_gpio_1/s_axi_aclk",
                  "axi_gpio_2/s_axi_aclk",
                  "axi_gpio_3/s_axi_aclk",
                  "axi_gpio_4/s_axi_aclk",
                  "axi_gpio_7/s_axi_aclk",
                  "axi_gpio_8/s_axi_aclk",
                  "axi_gpio_9/s_axi_aclk",
                  "axi_gpio_10/s_axi_aclk",
                  "axi_gpio_6/s_axi_aclk",
                  "axi_gpio_5/s_axi_aclk"
                ]
              }
            }
          },
          "psb_out_post": {
            "ports": {
              "psb_im0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "scale_const16": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "psb_dac_im0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ov": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlslice_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_10_2",
                "xci_path": "ip\\design_1_xlslice_10_2\\design_1_xlslice_10_2.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_10",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_3",
                "xci_path": "ip\\design_1_xlconstant_0_3\\design_1_xlconstant_0_3.xci",
                "inst_hier_path": "chan3/psb_out_post/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlslice_11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_11_2",
                "xci_path": "ip\\design_1_xlslice_11_2\\design_1_xlslice_11_2.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_11",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_6",
                "xci_path": "ip\\design_1_xlslice_2_6\\design_1_xlslice_2_6.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_12_1",
                "xci_path": "ip\\design_1_xlslice_12_1\\design_1_xlslice_12_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_12",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_13_1",
                "xci_path": "ip\\design_1_xlslice_13_1\\design_1_xlslice_13_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_14_1",
                "xci_path": "ip\\design_1_xlslice_14_1\\design_1_xlslice_14_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_14",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_psbim0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim0_1",
                "xci_path": "ip\\design_1_xlconcat_psbim0_1\\design_1_xlconcat_psbim0_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlconcat_psbim0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbim1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim1_1",
                "xci_path": "ip\\design_1_xlconcat_psbim1_1\\design_1_xlconcat_psbim1_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlconcat_psbim1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbre0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre0_1",
                "xci_path": "ip\\design_1_xlconcat_psbre0_1\\design_1_xlconcat_psbre0_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlconcat_psbre0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_15": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_15_1",
                "xci_path": "ip\\design_1_xlslice_15_1\\design_1_xlslice_15_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_15",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_7",
                "xci_path": "ip\\design_1_xlslice_5_7\\design_1_xlslice_5_7.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_psbim2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim2_1",
                "xci_path": "ip\\design_1_xlconcat_psbim2_1\\design_1_xlconcat_psbim2_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlconcat_psbim2",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_16": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_16_1",
                "xci_path": "ip\\design_1_xlslice_16_1\\design_1_xlslice_16_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_16",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_6_2",
                "xci_path": "ip\\design_1_xlslice_6_2\\design_1_xlslice_6_2.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_6",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbre1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre1_1",
                "xci_path": "ip\\design_1_xlconcat_psbre1_1\\design_1_xlconcat_psbre1_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlconcat_psbre1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbre2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre2_1",
                "xci_path": "ip\\design_1_xlconcat_psbre2_1\\design_1_xlconcat_psbre2_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlconcat_psbre2",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_17": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_17_2",
                "xci_path": "ip\\design_1_xlslice_17_2\\design_1_xlslice_17_2.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_17",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_7_2",
                "xci_path": "ip\\design_1_xlslice_7_2\\design_1_xlslice_7_2.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbim3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim3_1",
                "xci_path": "ip\\design_1_xlconcat_psbim3_1\\design_1_xlconcat_psbim3_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlconcat_psbim3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_18": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_18_1",
                "xci_path": "ip\\design_1_xlslice_18_1\\design_1_xlslice_18_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_18",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_8_2",
                "xci_path": "ip\\design_1_xlslice_8_2\\design_1_xlslice_8_2.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_8",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbre3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre3_1",
                "xci_path": "ip\\design_1_xlconcat_psbre3_1\\design_1_xlconcat_psbre3_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlconcat_psbre3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_19": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_19_1",
                "xci_path": "ip\\design_1_xlslice_19_1\\design_1_xlslice_19_1.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_19",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_9": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_9_2",
                "xci_path": "ip\\design_1_xlslice_9_2\\design_1_xlslice_9_2.xci",
                "inst_hier_path": "chan3/psb_out_post/xlslice_9",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "scaler_16bits_1": {
                "vlnv": "xilinx.com:user:scaler_16bits:1.1",
                "xci_name": "design_1_scaler_16bits_1_2",
                "xci_path": "ip\\design_1_scaler_16bits_1_2\\design_1_scaler_16bits_1_2.xci",
                "inst_hier_path": "chan3/psb_out_post/scaler_16bits_1"
              }
            },
            "nets": {
              "Net4": {
                "ports": [
                  "psb_im0",
                  "xlslice_5/Din",
                  "xlslice_2/Din"
                ]
              },
              "Net5": {
                "ports": [
                  "psb_im1",
                  "xlslice_6/Din",
                  "xlslice_13/Din"
                ]
              },
              "Net6": {
                "ports": [
                  "psb_im2",
                  "xlslice_7/Din",
                  "xlslice_14/Din"
                ]
              },
              "Net7": {
                "ports": [
                  "psb_im3",
                  "xlslice_8/Din",
                  "xlslice_15/Din"
                ]
              },
              "Net8": {
                "ports": [
                  "psb_re0",
                  "xlslice_9/Din",
                  "xlslice_16/Din"
                ]
              },
              "Net9": {
                "ports": [
                  "psb_re1",
                  "xlslice_18/Din",
                  "xlslice_10/Din"
                ]
              },
              "Net10": {
                "ports": [
                  "psb_re2",
                  "xlslice_17/Din",
                  "xlslice_11/Din"
                ]
              },
              "Net11": {
                "ports": [
                  "psb_re3",
                  "xlslice_19/Din",
                  "xlslice_12/Din"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk",
                  "scaler_16bits_1/clk"
                ]
              },
              "scaler_16bits_1_ov": {
                "ports": [
                  "scaler_16bits_1/ov",
                  "ov"
                ]
              },
              "scaler_16bits_1_psb_dac_im0": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im0",
                  "psb_dac_im0"
                ]
              },
              "scaler_16bits_1_psb_dac_im1": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im1",
                  "psb_dac_im1"
                ]
              },
              "scaler_16bits_1_psb_dac_im2": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im2",
                  "psb_dac_im2"
                ]
              },
              "scaler_16bits_1_psb_dac_im3": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im3",
                  "psb_dac_im3"
                ]
              },
              "scaler_16bits_1_psb_dac_re0": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re0",
                  "psb_dac_re0"
                ]
              },
              "scaler_16bits_1_psb_dac_re1": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re1",
                  "psb_dac_re1"
                ]
              },
              "scaler_16bits_1_psb_dac_re2": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re2",
                  "psb_dac_re2"
                ]
              },
              "scaler_16bits_1_psb_dac_re3": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re3",
                  "psb_dac_re3"
                ]
              },
              "xlconcat_psbim0_dout": {
                "ports": [
                  "xlconcat_psbim0/dout",
                  "scaler_16bits_1/psb_im0"
                ]
              },
              "xlconcat_psbim1_dout": {
                "ports": [
                  "xlconcat_psbim1/dout",
                  "scaler_16bits_1/psb_im1"
                ]
              },
              "xlconcat_psbim2_dout": {
                "ports": [
                  "xlconcat_psbim2/dout",
                  "scaler_16bits_1/psb_im2"
                ]
              },
              "xlconcat_psbim3_dout": {
                "ports": [
                  "xlconcat_psbim3/dout",
                  "scaler_16bits_1/psb_im3"
                ]
              },
              "xlconcat_psbre0_dout": {
                "ports": [
                  "xlconcat_psbre0/dout",
                  "scaler_16bits_1/psb_re0"
                ]
              },
              "xlconcat_psbre1_dout": {
                "ports": [
                  "xlconcat_psbre1/dout",
                  "scaler_16bits_1/psb_re1"
                ]
              },
              "xlconcat_psbre2_dout": {
                "ports": [
                  "xlconcat_psbre2/dout",
                  "scaler_16bits_1/psb_re2"
                ]
              },
              "xlconcat_psbre3_dout": {
                "ports": [
                  "xlconcat_psbre3/dout",
                  "scaler_16bits_1/psb_re3"
                ]
              },
              "xlconstant_0_dout1": {
                "ports": [
                  "xlconstant_0/dout",
                  "xlconcat_psbim0/In0",
                  "xlconcat_psbim1/In0",
                  "xlconcat_psbim2/In0",
                  "xlconcat_psbim3/In0",
                  "xlconcat_psbre0/In0",
                  "xlconcat_psbre1/In0",
                  "xlconcat_psbre2/In0",
                  "xlconcat_psbre3/In0"
                ]
              },
              "xlslice_10_Dout": {
                "ports": [
                  "xlslice_10/Dout",
                  "xlconcat_psbre1/In1"
                ]
              },
              "xlslice_11_Dout": {
                "ports": [
                  "xlslice_11/Dout",
                  "xlconcat_psbre2/In1"
                ]
              },
              "xlslice_12_Dout": {
                "ports": [
                  "xlslice_12/Dout",
                  "xlconcat_psbre3/In1"
                ]
              },
              "xlslice_13_Dout": {
                "ports": [
                  "xlslice_13/Dout",
                  "xlconcat_psbim1/In2"
                ]
              },
              "xlslice_14_Dout": {
                "ports": [
                  "xlslice_14/Dout",
                  "xlconcat_psbim2/In2"
                ]
              },
              "xlslice_15_Dout": {
                "ports": [
                  "xlslice_15/Dout",
                  "xlconcat_psbim3/In2"
                ]
              },
              "xlslice_16_Dout": {
                "ports": [
                  "xlslice_16/Dout",
                  "xlconcat_psbre0/In2"
                ]
              },
              "xlslice_17_Dout": {
                "ports": [
                  "xlslice_17/Dout",
                  "xlconcat_psbre2/In2"
                ]
              },
              "xlslice_18_Dout": {
                "ports": [
                  "xlslice_18/Dout",
                  "xlconcat_psbre1/In2"
                ]
              },
              "xlslice_19_Dout": {
                "ports": [
                  "xlslice_19/Dout",
                  "xlconcat_psbre3/In2"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "xlslice_2/Dout",
                  "xlconcat_psbim0/In1"
                ]
              },
              "xlslice_5_Dout1": {
                "ports": [
                  "xlslice_5/Dout",
                  "xlconcat_psbim0/In2"
                ]
              },
              "xlslice_6_Dout": {
                "ports": [
                  "xlslice_6/Dout",
                  "xlconcat_psbim1/In1"
                ]
              },
              "xlslice_7_Dout": {
                "ports": [
                  "xlslice_7/Dout",
                  "xlconcat_psbim2/In1"
                ]
              },
              "xlslice_8_Dout": {
                "ports": [
                  "xlslice_8/Dout",
                  "xlconcat_psbim3/In1"
                ]
              },
              "xlslice_9_Dout": {
                "ports": [
                  "xlslice_9/Dout",
                  "xlconcat_psbre0/In1"
                ]
              },
              "xlslice_PSBscaleC_Dout": {
                "ports": [
                  "scale_const16",
                  "scaler_16bits_1/scale_const16"
                ]
              }
            }
          },
          "fine_nco": {
            "ports": {
              "ADC_data_im": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "to_DAC": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "ADC_data_re": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "dphi": {
                "direction": "I",
                "left": "21",
                "right": "0"
              },
              "sync_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "clk_256M": {
                "type": "clk",
                "direction": "I"
              },
              "out_im_0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DAC_im_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "xlslice_im0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im0_1",
                "xci_path": "ip\\design_1_xlslice_im0_1\\design_1_xlslice_im0_1.xci",
                "inst_hier_path": "chan3/fine_nco/xlslice_im0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im1_1",
                "xci_path": "ip\\design_1_xlslice_im1_1\\design_1_xlslice_im1_1.xci",
                "inst_hier_path": "chan3/fine_nco/xlslice_im1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im2_1",
                "xci_path": "ip\\design_1_xlslice_im2_1\\design_1_xlslice_im2_1.xci",
                "inst_hier_path": "chan3/fine_nco/xlslice_im2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "47"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_0_7",
                "xci_path": "ip\\design_1_xlconcat_0_7\\design_1_xlconcat_0_7.xci",
                "inst_hier_path": "chan3/fine_nco/xlconcat_0",
                "parameters": {
                  "IN2_WIDTH": {
                    "value": "16"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "8"
                  }
                }
              },
              "xlslice_re0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re0_4",
                "xci_path": "ip\\design_1_xlslice_re0_4\\design_1_xlslice_re0_4.xci",
                "inst_hier_path": "chan3/fine_nco/xlslice_re0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im3_1",
                "xci_path": "ip\\design_1_xlslice_im3_1\\design_1_xlslice_im3_1.xci",
                "inst_hier_path": "chan3/fine_nco/xlslice_im3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_re1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re1_3",
                "xci_path": "ip\\design_1_xlslice_re1_3\\design_1_xlslice_re1_3.xci",
                "inst_hier_path": "chan3/fine_nco/xlslice_re1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_re2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re2_2",
                "xci_path": "ip\\design_1_xlslice_re2_2\\design_1_xlslice_re2_2.xci",
                "inst_hier_path": "chan3/fine_nco/xlslice_re2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "47"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "cordic_mix_v2_ADC": {
                "vlnv": "xilinx.com:user:cordic_mix_v2:1.0",
                "xci_name": "design_1_cordic_mix_v2_ADC_1",
                "xci_path": "ip\\design_1_cordic_mix_v2_ADC_1\\design_1_cordic_mix_v2_ADC_1.xci",
                "inst_hier_path": "chan3/fine_nco/cordic_mix_v2_ADC"
              },
              "cordic_mix_v2_DAC": {
                "vlnv": "xilinx.com:user:cordic_mix_v2:1.0",
                "xci_name": "design_1_cordic_mix_v2_DAC_1",
                "xci_path": "ip\\design_1_cordic_mix_v2_DAC_1\\design_1_cordic_mix_v2_DAC_1.xci",
                "inst_hier_path": "chan3/fine_nco/cordic_mix_v2_DAC"
              },
              "xlslice_re3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re3_2",
                "xci_path": "ip\\design_1_xlslice_re3_2\\design_1_xlslice_re3_2.xci",
                "inst_hier_path": "chan3/fine_nco/xlslice_re3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "Net2": {
                "ports": [
                  "ADC_data_im",
                  "xlslice_im3/Din",
                  "xlslice_im2/Din",
                  "xlslice_im1/Din",
                  "xlslice_im0/Din"
                ]
              },
              "Net3": {
                "ports": [
                  "ADC_data_re",
                  "xlslice_re3/Din",
                  "xlslice_re2/Din",
                  "xlslice_re1/Din",
                  "xlslice_re0/Din"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk_256M",
                  "cordic_mix_v2_DAC/clk",
                  "cordic_mix_v2_ADC/clk"
                ]
              },
              "cordic_mix_v2_2_out_im_0": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_0",
                  "xlconcat_0/In1"
                ]
              },
              "cordic_mix_v2_2_out_im_1": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_1",
                  "xlconcat_0/In3"
                ]
              },
              "cordic_mix_v2_2_out_im_2": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_2",
                  "xlconcat_0/In5"
                ]
              },
              "cordic_mix_v2_2_out_im_3": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_3",
                  "xlconcat_0/In7"
                ]
              },
              "cordic_mix_v2_2_out_re_0": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_0",
                  "xlconcat_0/In0"
                ]
              },
              "cordic_mix_v2_2_out_re_1": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_1",
                  "xlconcat_0/In2"
                ]
              },
              "cordic_mix_v2_2_out_re_2": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_2",
                  "xlconcat_0/In4"
                ]
              },
              "cordic_mix_v2_2_out_re_3": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_3",
                  "xlconcat_0/In6"
                ]
              },
              "cordic_mix_v2_ADC_out_im_0": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_0",
                  "out_im_0"
                ]
              },
              "cordic_mix_v2_ADC_out_im_1": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_1",
                  "out_im_1"
                ]
              },
              "cordic_mix_v2_ADC_out_im_2": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_2",
                  "out_im_2"
                ]
              },
              "cordic_mix_v2_ADC_out_im_3": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_3",
                  "out_im_3"
                ]
              },
              "cordic_mix_v2_ADC_out_re_0": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_0",
                  "out_re_0"
                ]
              },
              "cordic_mix_v2_ADC_out_re_1": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_1",
                  "out_re_1"
                ]
              },
              "cordic_mix_v2_ADC_out_re_2": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_2",
                  "out_re_2"
                ]
              },
              "cordic_mix_v2_ADC_out_re_3": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_3",
                  "out_re_3"
                ]
              },
              "scaler_16bits_1_psb_dac_im0": {
                "ports": [
                  "DAC_im_0",
                  "cordic_mix_v2_DAC/im_0"
                ]
              },
              "scaler_16bits_1_psb_dac_im1": {
                "ports": [
                  "DAC_im_1",
                  "cordic_mix_v2_DAC/im_1"
                ]
              },
              "scaler_16bits_1_psb_dac_im2": {
                "ports": [
                  "DAC_im_2",
                  "cordic_mix_v2_DAC/im_2"
                ]
              },
              "scaler_16bits_1_psb_dac_im3": {
                "ports": [
                  "DAC_im_3",
                  "cordic_mix_v2_DAC/im_3"
                ]
              },
              "scaler_16bits_1_psb_dac_re0": {
                "ports": [
                  "DAC_re_0",
                  "cordic_mix_v2_DAC/re_0"
                ]
              },
              "scaler_16bits_1_psb_dac_re1": {
                "ports": [
                  "DAC_re_1",
                  "cordic_mix_v2_DAC/re_1"
                ]
              },
              "scaler_16bits_1_psb_dac_re2": {
                "ports": [
                  "DAC_re_2",
                  "cordic_mix_v2_DAC/re_2"
                ]
              },
              "scaler_16bits_1_psb_dac_re3": {
                "ports": [
                  "DAC_re_3",
                  "cordic_mix_v2_DAC/re_3"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "to_DAC"
                ]
              },
              "xlconstant_7_dout": {
                "ports": [
                  "sync_in",
                  "cordic_mix_v2_DAC/sync_in",
                  "cordic_mix_v2_ADC/sync_in"
                ]
              },
              "xlslice_dacmix_dp_Dout": {
                "ports": [
                  "dphi",
                  "cordic_mix_v2_DAC/dphi",
                  "cordic_mix_v2_ADC/dphi"
                ]
              },
              "xlslice_im0_Dout": {
                "ports": [
                  "xlslice_im0/Dout",
                  "cordic_mix_v2_ADC/re_0"
                ]
              },
              "xlslice_im1_Dout": {
                "ports": [
                  "xlslice_im1/Dout",
                  "cordic_mix_v2_ADC/re_1"
                ]
              },
              "xlslice_im2_Dout": {
                "ports": [
                  "xlslice_im2/Dout",
                  "cordic_mix_v2_ADC/re_2"
                ]
              },
              "xlslice_im3_Dout": {
                "ports": [
                  "xlslice_im3/Dout",
                  "cordic_mix_v2_ADC/re_3"
                ]
              },
              "xlslice_re0_Dout": {
                "ports": [
                  "xlslice_re0/Dout",
                  "cordic_mix_v2_ADC/im_0"
                ]
              },
              "xlslice_re1_Dout": {
                "ports": [
                  "xlslice_re1/Dout",
                  "cordic_mix_v2_ADC/im_1"
                ]
              },
              "xlslice_re2_Dout": {
                "ports": [
                  "xlslice_re2/Dout",
                  "cordic_mix_v2_ADC/im_2"
                ]
              },
              "xlslice_re3_Dout": {
                "ports": [
                  "xlslice_re3/Dout",
                  "cordic_mix_v2_ADC/im_3"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI_bram_ctrl_0",
              "snap_data_capture/S_AXI_bram_ctrl_0"
            ]
          },
          "ps8_0_axi_periph1_M01_AXI": {
            "interface_ports": [
              "S_AXI_bram_ctrl_1",
              "snap_data_capture/S_AXI_bram_ctrl_1"
            ]
          },
          "ps8_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_gpio_0",
              "GPIO/S_AXI_gpio_0"
            ]
          },
          "ps8_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI_gpio_1",
              "GPIO/S_AXI_gpio_1"
            ]
          },
          "ps8_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI_gpio_2",
              "GPIO/S_AXI_gpio_2"
            ]
          },
          "ps8_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "S_AXI_gpio_3",
              "GPIO/S_AXI_gpio_3"
            ]
          },
          "ps8_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S_AXI_gpio_4",
              "GPIO/S_AXI_gpio_4"
            ]
          },
          "ps8_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "S_AXI_gpio_5",
              "GPIO/S_AXI_gpio_5"
            ]
          },
          "ps8_0_axi_periph_M10_AXI": {
            "interface_ports": [
              "S_AXI_gpio_6",
              "GPIO/S_AXI_gpio_6"
            ]
          },
          "ps8_0_axi_periph_M11_AXI": {
            "interface_ports": [
              "S_AXI_gpio_7",
              "GPIO/S_AXI_gpio_7"
            ]
          },
          "ps8_0_axi_periph_M12_AXI": {
            "interface_ports": [
              "S_AXI_gpio_8",
              "GPIO/S_AXI_gpio_8"
            ]
          },
          "ps8_0_axi_periph_M13_AXI": {
            "interface_ports": [
              "S_AXI_gpio_9",
              "GPIO/S_AXI_gpio_9"
            ]
          },
          "ps8_0_axi_periph_M14_AXI": {
            "interface_ports": [
              "S_AXI_gpio_10",
              "GPIO/S_AXI_gpio_10"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "ADC_data_im",
              "fine_nco/ADC_data_im",
              "snap_data_capture/ADC_data_im"
            ]
          },
          "Net3": {
            "ports": [
              "ADC_data_re",
              "fine_nco/ADC_data_re",
              "snap_data_capture/ADC_data_re"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "CLK",
              "c_shift_ram_4/CLK",
              "psb3_0_0/clk",
              "psb_out_post/clk",
              "fine_nco/clk_256M",
              "snap_data_capture/clk_256M",
              "receive1_3_0/clk"
            ]
          },
          "const_zero31_dout": {
            "ports": [
              "const_zero31/dout",
              "xlconcat_6/In3"
            ]
          },
          "cordic_mix_v2_ADC_out_im_0": {
            "ports": [
              "fine_nco/out_im_0",
              "receive1_3_0/in_re_0"
            ]
          },
          "cordic_mix_v2_ADC_out_im_1": {
            "ports": [
              "fine_nco/out_im_1",
              "receive1_3_0/in_re_1"
            ]
          },
          "cordic_mix_v2_ADC_out_im_2": {
            "ports": [
              "fine_nco/out_im_2",
              "receive1_3_0/in_re_2"
            ]
          },
          "cordic_mix_v2_ADC_out_im_3": {
            "ports": [
              "fine_nco/out_im_3",
              "receive1_3_0/in_re_3"
            ]
          },
          "cordic_mix_v2_ADC_out_re_0": {
            "ports": [
              "fine_nco/out_re_0",
              "receive1_3_0/in_im_0"
            ]
          },
          "cordic_mix_v2_ADC_out_re_1": {
            "ports": [
              "fine_nco/out_re_1",
              "receive1_3_0/in_im_1"
            ]
          },
          "cordic_mix_v2_ADC_out_re_2": {
            "ports": [
              "fine_nco/out_re_2",
              "receive1_3_0/in_im_2"
            ]
          },
          "cordic_mix_v2_ADC_out_re_3": {
            "ports": [
              "fine_nco/out_re_3",
              "receive1_3_0/in_im_3"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn256",
              "snap_data_capture/s_axi_aresetn256"
            ]
          },
          "psb2_0_0_gout_psb_tvalid": {
            "ports": [
              "c_shift_ram_4/Q",
              "receive1_3_0/in_tvalid"
            ]
          },
          "psb3_0_0_gout_ov_add": {
            "ports": [
              "psb3_0_0/gout_ov_add",
              "xlconcat_6/In2"
            ]
          },
          "psb3_0_0_gout_ov_ifft": {
            "ports": [
              "psb3_0_0/gout_ov_ifft",
              "xlconcat_6/In1"
            ]
          },
          "psb3_0_0_gout_psb_tvalid": {
            "ports": [
              "psb3_0_0/gout_psb_tvalid",
              "c_shift_ram_4/D"
            ]
          },
          "psb_im0_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_0",
              "psb_out_post/psb_im0"
            ]
          },
          "psb_im1_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_1",
              "psb_out_post/psb_im1"
            ]
          },
          "psb_im2_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_2",
              "psb_out_post/psb_im2"
            ]
          },
          "psb_im3_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_3",
              "psb_out_post/psb_im3"
            ]
          },
          "psb_re0_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_0",
              "psb_out_post/psb_re0"
            ]
          },
          "psb_re1_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_1",
              "psb_out_post/psb_re1"
            ]
          },
          "psb_re2_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_2",
              "psb_out_post/psb_re2"
            ]
          },
          "psb_re3_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_3",
              "psb_out_post/psb_re3"
            ]
          },
          "receive1_3_0_acc_tvalid": {
            "ports": [
              "receive1_3_0/acc_tvalid",
              "snap_data_capture/tvalid"
            ]
          },
          "receive1_3_0_acc_tvalid_eth": {
            "ports": [
              "receive1_3_0/acc_tvalid_eth",
              "acc_tvalid_eth"
            ]
          },
          "receive1_3_0_snap_i0": {
            "ports": [
              "receive1_3_0/snap_i0",
              "xlconcat_1/In0"
            ]
          },
          "receive1_3_0_snap_i1": {
            "ports": [
              "receive1_3_0/snap_i1",
              "xlconcat_1/In2"
            ]
          },
          "receive1_3_0_snap_i2": {
            "ports": [
              "receive1_3_0/snap_i2",
              "xlconcat_1/In4"
            ]
          },
          "receive1_3_0_snap_i3": {
            "ports": [
              "receive1_3_0/snap_i3",
              "xlconcat_1/In6"
            ]
          },
          "receive1_3_0_snap_q0": {
            "ports": [
              "receive1_3_0/snap_q0",
              "xlconcat_1/In1"
            ]
          },
          "receive1_3_0_snap_q1": {
            "ports": [
              "receive1_3_0/snap_q1",
              "xlconcat_1/In3"
            ]
          },
          "receive1_3_0_snap_q2": {
            "ports": [
              "receive1_3_0/snap_q2",
              "xlconcat_1/In5"
            ]
          },
          "receive1_3_0_snap_q3": {
            "ports": [
              "receive1_3_0/snap_q3",
              "xlconcat_1/In7"
            ]
          },
          "reset_Dout": {
            "ports": [
              "GPIO/psb_rst",
              "psb3_0_0/gin_tl_reset"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn99",
              "GPIO/s_axi_aresetn"
            ]
          },
          "scale_const16_1": {
            "ports": [
              "GPIO/psb_postScale",
              "psb_out_post/scale_const16"
            ]
          },
          "scaler_16bits_1_ov": {
            "ports": [
              "psb_out_post/ov",
              "xlconcat_6/In0"
            ]
          },
          "scaler_16bits_1_psb_dac_im0": {
            "ports": [
              "psb_out_post/psb_dac_im0",
              "fine_nco/DAC_im_0"
            ]
          },
          "scaler_16bits_1_psb_dac_im1": {
            "ports": [
              "psb_out_post/psb_dac_im1",
              "fine_nco/DAC_im_1"
            ]
          },
          "scaler_16bits_1_psb_dac_im2": {
            "ports": [
              "psb_out_post/psb_dac_im2",
              "fine_nco/DAC_im_2"
            ]
          },
          "scaler_16bits_1_psb_dac_im3": {
            "ports": [
              "psb_out_post/psb_dac_im3",
              "fine_nco/DAC_im_3"
            ]
          },
          "scaler_16bits_1_psb_dac_re0": {
            "ports": [
              "psb_out_post/psb_dac_re0",
              "fine_nco/DAC_re_0"
            ]
          },
          "scaler_16bits_1_psb_dac_re1": {
            "ports": [
              "psb_out_post/psb_dac_re1",
              "fine_nco/DAC_re_1"
            ]
          },
          "scaler_16bits_1_psb_dac_re2": {
            "ports": [
              "psb_out_post/psb_dac_re2",
              "fine_nco/DAC_re_2"
            ]
          },
          "scaler_16bits_1_psb_dac_re3": {
            "ports": [
              "psb_out_post/psb_dac_re3",
              "fine_nco/DAC_re_3"
            ]
          },
          "start_chan3_1": {
            "ports": [
              "start_chan3",
              "psb3_0_0/gin_tl_start"
            ]
          },
          "we_even_1_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even1",
              "psb3_0_0/gin_we_even_1"
            ]
          },
          "we_even_2_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even2",
              "psb3_0_0/gin_we_even_2"
            ]
          },
          "we_even_3_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even3",
              "psb3_0_0/gin_we_even_3"
            ]
          },
          "we_even_4_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even4",
              "psb3_0_0/gin_we_even_4"
            ]
          },
          "we_odd_10_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D3",
              "psb3_0_0/ts_3"
            ]
          },
          "we_odd_11_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D4",
              "psb3_0_0/ts_4"
            ]
          },
          "we_odd_12_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D5",
              "psb3_0_0/ts_5"
            ]
          },
          "we_odd_13_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D6",
              "psb3_0_0/ts_6"
            ]
          },
          "we_odd_14_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D7",
              "psb3_0_0/ts_7"
            ]
          },
          "we_odd_1_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd1",
              "psb3_0_0/gin_we_odd_1"
            ]
          },
          "we_odd_2_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd2",
              "psb3_0_0/gin_we_odd_2"
            ]
          },
          "we_odd_3_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd3",
              "psb3_0_0/gin_we_odd_3"
            ]
          },
          "we_odd_4_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd4",
              "psb3_0_0/gin_we_odd_4"
            ]
          },
          "we_odd_5_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_we",
              "psb3_0_0/ts_w"
            ]
          },
          "we_odd_6_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_addr",
              "psb3_0_0/ts_a"
            ]
          },
          "we_odd_7_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D0",
              "psb3_0_0/ts_0"
            ]
          },
          "we_odd_8_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D1",
              "psb3_0_0/ts_1"
            ]
          },
          "we_odd_9_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D2",
              "psb3_0_0/ts_2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "fine_nco/to_DAC",
              "to_DAC",
              "snap_data_capture/DAC_data"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "timestream_out",
              "snap_data_capture/rec_output"
            ]
          },
          "xlconcat_6_dout": {
            "ports": [
              "xlconcat_6/dout",
              "GPIO/dsp_ov_flag"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "fine_nco/sync_in"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "GPIO/psb_tone_w_init_re",
              "psb3_0_0/gin_init_re"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "GPIO/psb_tone_w_init_im",
              "psb3_0_0/gin_init_im"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "GPIO/psb_tone_w_addr",
              "psb3_0_0/gin_addr"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "GPIO/psb_tone_w_dphi",
              "psb3_0_0/gin_dphi"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "GPIO/rec_acc_length",
              "receive1_3_0/acc_length"
            ]
          },
          "xlslice_beat_addr_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_w_addr",
              "receive1_3_0/w_beat_addr"
            ]
          },
          "xlslice_beat_dphi_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_w_D",
              "receive1_3_0/w_beat_dphi"
            ]
          },
          "xlslice_beat_we0_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we0",
              "receive1_3_0/beat_we0"
            ]
          },
          "xlslice_beat_we1_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we1",
              "receive1_3_0/beat_we1"
            ]
          },
          "xlslice_beat_we2_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we2",
              "receive1_3_0/beat_we2"
            ]
          },
          "xlslice_beat_we3_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we3",
              "receive1_3_0/beat_we3"
            ]
          },
          "xlslice_bin_sel_addr_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_addr",
              "receive1_3_0/w_binsel_addr"
            ]
          },
          "xlslice_bin_sel_data1_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_D1",
              "receive1_3_0/w_binsel_data1"
            ]
          },
          "xlslice_bin_sel_data_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_D0",
              "receive1_3_0/w_binsel_data0"
            ]
          },
          "xlslice_bin_sel_we_Dout": {
            "ports": [
              "GPIO/rec_binSelect_we",
              "receive1_3_0/binsel_we"
            ]
          },
          "xlslice_bram_rst_Dout": {
            "ports": [
              "GPIO/getAccumCtrl_rst",
              "snap_data_capture/getAccumCtrl_rst"
            ]
          },
          "xlslice_bramx32v2_start_Dout": {
            "ports": [
              "GPIO/axibramx32v2_start",
              "snap_data_capture/axibramx32v2_start"
            ]
          },
          "xlslice_dacmix_dp_Dout": {
            "ports": [
              "GPIO/fineNCO_dphi",
              "fine_nco/dphi"
            ]
          },
          "xlslice_fft_scale_Dout": {
            "ports": [
              "GPIO/rec_fft_scale",
              "receive1_3_0/fft_scale"
            ]
          },
          "xlslice_getAccumChan_Dout": {
            "ports": [
              "GPIO/getAccum_channel_count",
              "snap_data_capture/max_chan_minus_three"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk99",
              "GPIO/s_axi_aclk"
            ]
          }
        }
      },
      "chan4": {
        "interface_ports": {
          "S_AXI_bram_ctrl_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_bram_ctrl_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_8": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_9": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_10": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio_5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "acc_tvalid_eth": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "timestream_out": {
            "type": "data",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "ADC_data_re": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "s_axi_aresetn256": {
            "type": "rst",
            "direction": "I"
          },
          "ADC_data_im": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "to_DAC": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "s_axi_aclk99": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn99": {
            "type": "rst",
            "direction": "I"
          },
          "start_chan4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "receive1_3_0": {
            "vlnv": "xilinx.com:user:receive1_3:1.0",
            "xci_name": "design_1_receive1_3_0_3",
            "xci_path": "ip\\design_1_receive1_3_0_3\\design_1_receive1_3_0_3.xci",
            "inst_hier_path": "chan4/receive1_3_0"
          },
          "c_shift_ram_4": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_c_shift_ram_4_2",
            "xci_path": "ip\\design_1_c_shift_ram_4_2\\design_1_c_shift_ram_4_2.xci",
            "inst_hier_path": "chan4/c_shift_ram_4",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1024"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_1_6",
            "xci_path": "ip\\design_1_xlconcat_1_6\\design_1_xlconcat_1_6.xci",
            "inst_hier_path": "chan4/xlconcat_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "IN1_WIDTH": {
                "value": "32"
              },
              "IN2_WIDTH": {
                "value": "32"
              },
              "IN3_WIDTH": {
                "value": "32"
              },
              "IN4_WIDTH": {
                "value": "32"
              },
              "IN5_WIDTH": {
                "value": "32"
              },
              "IN6_WIDTH": {
                "value": "32"
              },
              "IN7_WIDTH": {
                "value": "32"
              },
              "NUM_PORTS": {
                "value": "8"
              }
            }
          },
          "psb3_0_0": {
            "vlnv": "xilinx.com:user:psb3_0:1.0",
            "xci_name": "design_1_psb3_0_0_3",
            "xci_path": "ip\\design_1_psb3_0_0_3\\design_1_psb3_0_0_3.xci",
            "inst_hier_path": "chan4/psb3_0_0"
          },
          "const_zero31": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_const_zero31_2",
            "xci_path": "ip\\design_1_const_zero31_2\\design_1_const_zero31_2.xci",
            "inst_hier_path": "chan4/const_zero31",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "29"
              }
            }
          },
          "xlconcat_6": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_6_3",
            "xci_path": "ip\\design_1_xlconcat_6_3\\design_1_xlconcat_6_3.xci",
            "inst_hier_path": "chan4/xlconcat_6",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "29"
              },
              "IN4_WIDTH": {
                "value": "16"
              },
              "IN5_WIDTH": {
                "value": "16"
              },
              "IN6_WIDTH": {
                "value": "16"
              },
              "IN7_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_7_2",
            "xci_path": "ip\\design_1_xlconstant_7_2\\design_1_xlconstant_7_2.xci",
            "inst_hier_path": "chan4/xlconstant_7",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "snap_data_capture": {
            "interface_ports": {
              "S_AXI_bram_ctrl_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_bram_ctrl_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ADC_data_re": {
                "type": "data",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "clk_256M": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn256": {
                "type": "rst",
                "direction": "I"
              },
              "ADC_data_im": {
                "type": "data",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "max_chan_minus_three": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "getAccumCtrl_rst": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "tvalid": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "rec_output": {
                "type": "data",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "DAC_data": {
                "type": "data",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "axibramx32v2_start": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "const_65472": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_const_65472_2",
                "xci_path": "ip\\design_1_const_65472_2\\design_1_const_65472_2.xci",
                "inst_hier_path": "chan4/snap_data_capture/const_65472",
                "parameters": {
                  "CONST_VAL": {
                    "value": "65472"
                  },
                  "CONST_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "c_shift_ram_2": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_2_5",
                "xci_path": "ip\\design_1_c_shift_ram_2_5\\design_1_c_shift_ram_2_5.xci",
                "inst_hier_path": "chan4/snap_data_capture/c_shift_ram_2",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "64"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_4",
                "xci_path": "ip\\design_1_axi_bram_ctrl_0_4\\design_1_axi_bram_ctrl_0_4.xci",
                "inst_hier_path": "chan4/snap_data_capture/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "256"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "axi_bram_ctrl_1": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_1_2",
                "xci_path": "ip\\design_1_axi_bram_ctrl_1_2\\design_1_axi_bram_ctrl_1_2.xci",
                "inst_hier_path": "chan4/snap_data_capture/axi_bram_ctrl_1",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "256"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "c_shift_ram_3": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_3_2",
                "xci_path": "ip\\design_1_c_shift_ram_3_2\\design_1_c_shift_ram_3_2.xci",
                "inst_hier_path": "chan4/snap_data_capture/c_shift_ram_3",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "64"
                  }
                }
              },
              "getAccumCtrl_0": {
                "vlnv": "xilinx.com:user:getAccumCtrl:1.0",
                "xci_name": "design_1_getAccumCtrl_0_3",
                "xci_path": "ip\\design_1_getAccumCtrl_0_3\\design_1_getAccumCtrl_0_3.xci",
                "inst_hier_path": "chan4/snap_data_capture/getAccumCtrl_0"
              },
              "bool_zero": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_bool_zero_5",
                "xci_path": "ip\\design_1_bool_zero_5\\design_1_bool_zero_5.xci",
                "inst_hier_path": "chan4/snap_data_capture/bool_zero",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_3_3",
                "xci_path": "ip\\design_1_xlconcat_3_3\\design_1_xlconcat_3_3.xci",
                "inst_hier_path": "chan4/snap_data_capture/xlconcat_3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN10_WIDTH": {
                    "value": "1"
                  },
                  "IN11_WIDTH": {
                    "value": "1"
                  },
                  "IN12_WIDTH": {
                    "value": "1"
                  },
                  "IN13_WIDTH": {
                    "value": "1"
                  },
                  "IN14_WIDTH": {
                    "value": "1"
                  },
                  "IN15_WIDTH": {
                    "value": "1"
                  },
                  "IN16_WIDTH": {
                    "value": "1"
                  },
                  "IN17_WIDTH": {
                    "value": "1"
                  },
                  "IN18_WIDTH": {
                    "value": "1"
                  },
                  "IN19_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN20_WIDTH": {
                    "value": "1"
                  },
                  "IN21_WIDTH": {
                    "value": "1"
                  },
                  "IN22_WIDTH": {
                    "value": "1"
                  },
                  "IN23_WIDTH": {
                    "value": "1"
                  },
                  "IN24_WIDTH": {
                    "value": "1"
                  },
                  "IN25_WIDTH": {
                    "value": "1"
                  },
                  "IN26_WIDTH": {
                    "value": "1"
                  },
                  "IN27_WIDTH": {
                    "value": "1"
                  },
                  "IN28_WIDTH": {
                    "value": "1"
                  },
                  "IN29_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN30_WIDTH": {
                    "value": "1"
                  },
                  "IN31_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "1"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "IN8_WIDTH": {
                    "value": "1"
                  },
                  "IN9_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "32"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_0_5",
                "xci_path": "ip\\design_1_blk_mem_gen_0_5\\design_1_blk_mem_gen_0_5.xci",
                "inst_hier_path": "chan4/snap_data_capture/blk_mem_gen_0",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "256"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_1_2",
                "xci_path": "ip\\design_1_blk_mem_gen_1_2\\design_1_blk_mem_gen_1_2.xci",
                "inst_hier_path": "chan4/snap_data_capture/blk_mem_gen_1",
                "parameters": {
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "PRIM_type_to_Implement": {
                    "value": "URAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "Write_Width_A": {
                    "value": "256"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "bool_one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_bool_one_3",
                "xci_path": "ip\\design_1_bool_one_3\\design_1_bool_one_3.xci",
                "inst_hier_path": "chan4/snap_data_capture/bool_one",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_DataConv": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_DataConv_2",
                "xci_path": "ip\\design_1_xlconcat_DataConv_2\\design_1_xlconcat_DataConv_2.xci",
                "inst_hier_path": "chan4/snap_data_capture/xlconcat_DataConv",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "128"
                  },
                  "IN1_WIDTH": {
                    "value": "64"
                  },
                  "IN2_WIDTH": {
                    "value": "64"
                  },
                  "IN3_WIDTH": {
                    "value": "32"
                  },
                  "IN4_WIDTH": {
                    "value": "32"
                  },
                  "IN5_WIDTH": {
                    "value": "32"
                  },
                  "IN6_WIDTH": {
                    "value": "32"
                  },
                  "IN7_WIDTH": {
                    "value": "32"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_0_9",
                "xci_path": "ip\\design_1_c_shift_ram_0_9\\design_1_c_shift_ram_0_9.xci",
                "inst_hier_path": "chan4/snap_data_capture/c_shift_ram_0",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "3"
                  },
                  "Width": {
                    "value": "256"
                  }
                }
              },
              "c_shift_ram_1": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_c_shift_ram_1_3",
                "xci_path": "ip\\design_1_c_shift_ram_1_3\\design_1_c_shift_ram_1_3.xci",
                "inst_hier_path": "chan4/snap_data_capture/c_shift_ram_1",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "DefaultData": {
                    "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "128"
                  }
                }
              },
              "axibramx32v2_0": {
                "vlnv": "xilinx.com:user:axibramx32v2:1.0",
                "xci_name": "design_1_axibramx32v2_0_3",
                "xci_path": "ip\\design_1_axibramx32v2_0_3\\design_1_axibramx32v2_0_3.xci",
                "inst_hier_path": "chan4/snap_data_capture/axibramx32v2_0"
              },
              "xlconcat_4": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_4_2",
                "xci_path": "ip\\design_1_xlconcat_4_2\\design_1_xlconcat_4_2.xci",
                "inst_hier_path": "chan4/snap_data_capture/xlconcat_4",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN10_WIDTH": {
                    "value": "1"
                  },
                  "IN11_WIDTH": {
                    "value": "1"
                  },
                  "IN12_WIDTH": {
                    "value": "1"
                  },
                  "IN13_WIDTH": {
                    "value": "1"
                  },
                  "IN14_WIDTH": {
                    "value": "1"
                  },
                  "IN15_WIDTH": {
                    "value": "1"
                  },
                  "IN16_WIDTH": {
                    "value": "1"
                  },
                  "IN17_WIDTH": {
                    "value": "1"
                  },
                  "IN18_WIDTH": {
                    "value": "1"
                  },
                  "IN19_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN20_WIDTH": {
                    "value": "1"
                  },
                  "IN21_WIDTH": {
                    "value": "1"
                  },
                  "IN22_WIDTH": {
                    "value": "1"
                  },
                  "IN23_WIDTH": {
                    "value": "1"
                  },
                  "IN24_WIDTH": {
                    "value": "1"
                  },
                  "IN25_WIDTH": {
                    "value": "1"
                  },
                  "IN26_WIDTH": {
                    "value": "1"
                  },
                  "IN27_WIDTH": {
                    "value": "1"
                  },
                  "IN28_WIDTH": {
                    "value": "1"
                  },
                  "IN29_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN30_WIDTH": {
                    "value": "1"
                  },
                  "IN31_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "1"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "IN8_WIDTH": {
                    "value": "1"
                  },
                  "IN9_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "axi_bram_ctrl_1_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_1/BRAM_PORTA",
                  "blk_mem_gen_1/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M04_AXI": {
                "interface_ports": [
                  "S_AXI_bram_ctrl_0",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M07_AXI": {
                "interface_ports": [
                  "S_AXI_bram_ctrl_1",
                  "axi_bram_ctrl_1/S_AXI"
                ]
              }
            },
            "nets": {
              "Net2": {
                "ports": [
                  "ADC_data_im",
                  "c_shift_ram_3/D"
                ]
              },
              "Net3": {
                "ports": [
                  "ADC_data_re",
                  "c_shift_ram_2/D"
                ]
              },
              "axibramx32v1_0_we": {
                "ports": [
                  "axibramx32v2_0/we",
                  "xlconcat_3/In0",
                  "xlconcat_3/In1",
                  "xlconcat_3/In2",
                  "xlconcat_3/In3",
                  "xlconcat_3/In4",
                  "xlconcat_3/In5",
                  "xlconcat_3/In6",
                  "xlconcat_3/In7",
                  "xlconcat_3/In8",
                  "xlconcat_3/In9",
                  "xlconcat_3/In10",
                  "xlconcat_3/In11",
                  "xlconcat_3/In13",
                  "xlconcat_3/In12",
                  "xlconcat_3/In14",
                  "xlconcat_3/In15",
                  "xlconcat_3/In16",
                  "xlconcat_3/In17",
                  "xlconcat_3/In18",
                  "xlconcat_3/In19",
                  "xlconcat_3/In20",
                  "xlconcat_3/In21",
                  "xlconcat_3/In22",
                  "xlconcat_3/In23",
                  "xlconcat_3/In24",
                  "xlconcat_3/In25",
                  "xlconcat_3/In26",
                  "xlconcat_3/In27",
                  "xlconcat_3/In28",
                  "xlconcat_3/In29",
                  "xlconcat_3/In30",
                  "xlconcat_3/In31"
                ]
              },
              "axibramx32v1_0_we1": {
                "ports": [
                  "getAccumCtrl_0/we",
                  "xlconcat_4/In0",
                  "xlconcat_4/In1",
                  "xlconcat_4/In2",
                  "xlconcat_4/In3",
                  "xlconcat_4/In4",
                  "xlconcat_4/In5",
                  "xlconcat_4/In6",
                  "xlconcat_4/In7",
                  "xlconcat_4/In8",
                  "xlconcat_4/In9",
                  "xlconcat_4/In10",
                  "xlconcat_4/In11",
                  "xlconcat_4/In12",
                  "xlconcat_4/In13",
                  "xlconcat_4/In14",
                  "xlconcat_4/In15",
                  "xlconcat_4/In16",
                  "xlconcat_4/In17",
                  "xlconcat_4/In18",
                  "xlconcat_4/In19",
                  "xlconcat_4/In20",
                  "xlconcat_4/In21",
                  "xlconcat_4/In22",
                  "xlconcat_4/In23",
                  "xlconcat_4/In24",
                  "xlconcat_4/In25",
                  "xlconcat_4/In26",
                  "xlconcat_4/In27",
                  "xlconcat_4/In28",
                  "xlconcat_4/In29",
                  "xlconcat_4/In30",
                  "xlconcat_4/In31"
                ]
              },
              "axibramx32v2_0_addr": {
                "ports": [
                  "axibramx32v2_0/addr",
                  "blk_mem_gen_0/addrb"
                ]
              },
              "bool_one_dout": {
                "ports": [
                  "bool_one/dout",
                  "blk_mem_gen_0/enb",
                  "blk_mem_gen_1/enb"
                ]
              },
              "bool_zero_dout": {
                "ports": [
                  "bool_zero/dout",
                  "blk_mem_gen_0/rstb",
                  "blk_mem_gen_1/rstb"
                ]
              },
              "c_shift_ram_0_Q": {
                "ports": [
                  "c_shift_ram_0/Q",
                  "blk_mem_gen_1/dinb"
                ]
              },
              "c_shift_ram_1_Q": {
                "ports": [
                  "c_shift_ram_1/Q",
                  "xlconcat_DataConv/In0"
                ]
              },
              "c_shift_ram_2_Q": {
                "ports": [
                  "c_shift_ram_2/Q",
                  "xlconcat_DataConv/In1"
                ]
              },
              "c_shift_ram_3_Q": {
                "ports": [
                  "c_shift_ram_3/Q",
                  "xlconcat_DataConv/In2"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk_256M",
                  "blk_mem_gen_0/clkb",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "blk_mem_gen_1/clkb",
                  "axi_bram_ctrl_1/s_axi_aclk",
                  "getAccumCtrl_0/clk",
                  "axibramx32v2_0/clk",
                  "c_shift_ram_0/CLK",
                  "c_shift_ram_3/CLK",
                  "c_shift_ram_1/CLK",
                  "c_shift_ram_2/CLK"
                ]
              },
              "const_2097088_dout": {
                "ports": [
                  "const_65472/dout",
                  "axibramx32v2_0/max_count_minus_two_steps",
                  "getAccumCtrl_0/max_count_minus_two_step"
                ]
              },
              "getAccumCtrl_0_addr": {
                "ports": [
                  "getAccumCtrl_0/addr",
                  "blk_mem_gen_1/addrb"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn256",
                  "axi_bram_ctrl_1/s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "receive1_3_0_acc_tvalid": {
                "ports": [
                  "tvalid",
                  "getAccumCtrl_0/tvalid"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "DAC_data",
                  "c_shift_ram_1/D"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "rec_output",
                  "c_shift_ram_0/D"
                ]
              },
              "xlconcat_3_dout": {
                "ports": [
                  "xlconcat_3/dout",
                  "blk_mem_gen_0/web"
                ]
              },
              "xlconcat_4_dout": {
                "ports": [
                  "xlconcat_4/dout",
                  "blk_mem_gen_1/web"
                ]
              },
              "xlconcat_ADCout_dout": {
                "ports": [
                  "xlconcat_DataConv/dout",
                  "blk_mem_gen_0/dinb"
                ]
              },
              "xlslice_bram_rst_Dout": {
                "ports": [
                  "getAccumCtrl_rst",
                  "getAccumCtrl_0/rst"
                ]
              },
              "xlslice_bramx32v2_start_Dout": {
                "ports": [
                  "axibramx32v2_start",
                  "axibramx32v2_0/rising_edge_start"
                ]
              },
              "xlslice_getAccumChan_Dout": {
                "ports": [
                  "max_chan_minus_three",
                  "getAccumCtrl_0/max_chan_minus_three"
                ]
              }
            }
          },
          "GPIO": {
            "interface_ports": {
              "S_AXI_gpio_6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_8": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_9": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_10": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_gpio_5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "fineNCO_dphi": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "rec_beatDphi_we0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D2": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_even1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "getAccum_channel_count": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "psb_tone_we_even2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_we1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_fft_scale": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "rec_beatDphi_we2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_we_even3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_init_re": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "psb_start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_we_even4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_we3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_init_im": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "psb_toneSelect_w_D3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_beatDphi_w_addr": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "rec_binSelect_we": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D4": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_odd1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "getAccumCtrl_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_beatDphi_w_D": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_tone_w_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "psb_tone_we_odd2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D5": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_toneSelect_w_D6": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_tone_we_odd3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_tone_w_dphi": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_tone_we_odd4": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_D7": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "psb_toneSelect_we": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rec_binSelect_w_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "psb_rst": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psb_toneSelect_w_addr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rec_binSelect_w_D0": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "psb_toneSelect_w_D0": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_acc_length": {
                "direction": "O",
                "left": "22",
                "right": "0"
              },
              "psb_toneSelect_w_D1": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "rec_binSelect_w_D1": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "axibramx32v2_start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dsp_ov_flag": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "psb_postScale": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "xlslice_mix_dp": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_mix_dp_2",
                "xci_path": "ip\\design_1_xlslice_mix_dp_2\\design_1_xlslice_mix_dp_2.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_mix_dp",
                "parameters": {
                  "DIN_FROM": {
                    "value": "21"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "xlslice_beat_we0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we0_4",
                "xci_path": "ip\\design_1_xlslice_beat_we0_4\\design_1_xlslice_beat_we0_4.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_beat_we0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_9": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_9_2",
                "xci_path": "ip\\design_1_we_odd_9_2\\design_1_we_odd_9_2.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_9",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_even_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_1_6",
                "xci_path": "ip\\design_1_we_even_1_6\\design_1_we_even_1_6.xci",
                "inst_hier_path": "chan4/GPIO/we_even_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_6": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_6_3",
                "xci_path": "ip\\design_1_axi_gpio_6_3\\design_1_axi_gpio_6_3.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_6",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_getAccumChan": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_getAccumChan_2",
                "xci_path": "ip\\design_1_xlslice_getAccumChan_2\\design_1_xlslice_getAccumChan_2.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_getAccumChan",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "23"
                  },
                  "DOUT_WIDTH": {
                    "value": "9"
                  }
                }
              },
              "axi_gpio_7": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_7_4",
                "xci_path": "ip\\design_1_axi_gpio_7_4\\design_1_axi_gpio_7_4.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_7",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_even_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_2_4",
                "xci_path": "ip\\design_1_we_even_2_4\\design_1_we_even_2_4.xci",
                "inst_hier_path": "chan4/GPIO/we_even_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_we1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we1_3",
                "xci_path": "ip\\design_1_xlslice_beat_we1_3\\design_1_xlslice_beat_we1_3.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_beat_we1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_fft_scale": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_fft_scale_2",
                "xci_path": "ip\\design_1_xlslice_fft_scale_2\\design_1_xlslice_fft_scale_2.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_fft_scale",
                "parameters": {
                  "DIN_FROM": {
                    "value": "10"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "11"
                  }
                }
              },
              "xlslice_beat_we2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we2_3",
                "xci_path": "ip\\design_1_xlslice_beat_we2_3\\design_1_xlslice_beat_we2_3.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_beat_we2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_even_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_3_2",
                "xci_path": "ip\\design_1_we_even_3_2\\design_1_we_even_3_2.xci",
                "inst_hier_path": "chan4/GPIO/we_even_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_8": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_8_3",
                "xci_path": "ip\\design_1_axi_gpio_8_3\\design_1_axi_gpio_8_3.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_8",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_8",
                "xci_path": "ip\\design_1_xlslice_0_8\\design_1_xlslice_0_8.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "17"
                  },
                  "DOUT_WIDTH": {
                    "value": "18"
                  }
                }
              },
              "start": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_start_2",
                "xci_path": "ip\\design_1_start_2\\design_1_start_2.xci",
                "inst_hier_path": "chan4/GPIO/start"
              },
              "axi_gpio_9": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_9_3",
                "xci_path": "ip\\design_1_axi_gpio_9_3\\design_1_axi_gpio_9_3.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_9",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_even_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_even_4_2",
                "xci_path": "ip\\design_1_we_even_4_2\\design_1_we_even_4_2.xci",
                "inst_hier_path": "chan4/GPIO/we_even_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_we3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_we3_3",
                "xci_path": "ip\\design_1_xlslice_beat_we3_3\\design_1_xlslice_beat_we3_3.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_beat_we3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_1_4",
                "xci_path": "ip\\design_1_xlslice_1_4\\design_1_xlslice_1_4.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "17"
                  },
                  "DOUT_WIDTH": {
                    "value": "18"
                  }
                }
              },
              "we_odd_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_10_2",
                "xci_path": "ip\\design_1_we_odd_10_2\\design_1_we_odd_10_2.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_10",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlslice_beat_addr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_addr_3",
                "xci_path": "ip\\design_1_xlslice_beat_addr_3\\design_1_xlslice_beat_addr_3.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_beat_addr",
                "parameters": {
                  "DIN_FROM": {
                    "value": "28"
                  },
                  "DIN_TO": {
                    "value": "20"
                  },
                  "DOUT_WIDTH": {
                    "value": "9"
                  }
                }
              },
              "xlslice_bin_sel_we": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_we_4",
                "xci_path": "ip\\design_1_xlslice_bin_sel_we_4\\design_1_xlslice_bin_sel_we_4.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_bin_sel_we",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_11_4",
                "xci_path": "ip\\design_1_we_odd_11_4\\design_1_we_odd_11_4.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_11",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_1_4",
                "xci_path": "ip\\design_1_we_odd_1_4\\design_1_we_odd_1_4.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_getAccum_rst": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_getAccum_rst_3",
                "xci_path": "ip\\design_1_xlslice_getAccum_rst_3\\design_1_xlslice_getAccum_rst_3.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_getAccum_rst",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_beat_dphi": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_beat_dphi_3",
                "xci_path": "ip\\design_1_xlslice_beat_dphi_3\\design_1_xlslice_beat_dphi_3.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_beat_dphi",
                "parameters": {
                  "DIN_FROM": {
                    "value": "19"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_3_3",
                "xci_path": "ip\\design_1_xlslice_3_3\\design_1_xlslice_3_3.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "we_odd_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_2_3",
                "xci_path": "ip\\design_1_we_odd_2_3\\design_1_we_odd_2_3.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_12_4",
                "xci_path": "ip\\design_1_we_odd_12_4\\design_1_we_odd_12_4.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_12",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_13_2",
                "xci_path": "ip\\design_1_we_odd_13_2\\design_1_we_odd_13_2.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_3_2",
                "xci_path": "ip\\design_1_we_odd_3_2\\design_1_we_odd_3_2.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_0_3",
                "xci_path": "ip\\design_1_axi_gpio_0_3\\design_1_axi_gpio_0_3.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  },
                  "GPIO2_BOARD_INTERFACE": {
                    "value": "Custom"
                  },
                  "USE_BOARD_FLOW": {
                    "value": "true"
                  }
                }
              },
              "xlslice_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_4_2",
                "xci_path": "ip\\design_1_xlslice_4_2\\design_1_xlslice_4_2.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "axi_gpio_1": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_1_5",
                "xci_path": "ip\\design_1_axi_gpio_1_5\\design_1_axi_gpio_1_5.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_1",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "we_odd_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_4_3",
                "xci_path": "ip\\design_1_we_odd_4_3\\design_1_we_odd_4_3.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_14_2",
                "xci_path": "ip\\design_1_we_odd_14_2\\design_1_we_odd_14_2.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_14",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "we_odd_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_5_5",
                "xci_path": "ip\\design_1_we_odd_5_5\\design_1_we_odd_5_5.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_2": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_2_2",
                "xci_path": "ip\\design_1_axi_gpio_2_2\\design_1_axi_gpio_2_2.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_2",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_bin_sel_addr": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_addr_2",
                "xci_path": "ip\\design_1_xlslice_bin_sel_addr_2\\design_1_xlslice_bin_sel_addr_2.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_bin_sel_addr",
                "parameters": {
                  "DIN_FROM": {
                    "value": "9"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "10"
                  }
                }
              },
              "axi_gpio_3": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_3_3",
                "xci_path": "ip\\design_1_axi_gpio_3_3\\design_1_axi_gpio_3_3.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_3",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "reset": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_reset_2",
                "xci_path": "ip\\design_1_reset_2\\design_1_reset_2.xci",
                "inst_hier_path": "chan4/GPIO/reset",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "we_odd_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_6_4",
                "xci_path": "ip\\design_1_we_odd_6_4\\design_1_we_odd_6_4.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_6",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "xlslice_bin_sel_data0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_data0_3",
                "xci_path": "ip\\design_1_xlslice_bin_sel_data0_3\\design_1_xlslice_bin_sel_data0_3.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_bin_sel_data0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "10"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "we_odd_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_7_3",
                "xci_path": "ip\\design_1_we_odd_7_3\\design_1_we_odd_7_3.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "axi_gpio_4": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_4_4",
                "xci_path": "ip\\design_1_axi_gpio_4_4\\design_1_axi_gpio_4_4.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_4",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_10": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_10_2",
                "xci_path": "ip\\design_1_axi_gpio_10_2\\design_1_axi_gpio_10_2.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_10",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  }
                }
              },
              "xlslice_acc_length": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_acc_length_4",
                "xci_path": "ip\\design_1_xlslice_acc_length_4\\design_1_xlslice_acc_length_4.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_acc_length",
                "parameters": {
                  "DIN_FROM": {
                    "value": "22"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "23"
                  }
                }
              },
              "we_odd_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_we_odd_8_3",
                "xci_path": "ip\\design_1_we_odd_8_3\\design_1_we_odd_8_3.xci",
                "inst_hier_path": "chan4/GPIO/we_odd_8",
                "parameters": {
                  "DIN_FROM": {
                    "value": "23"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DOUT_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlslice_bin_sel_data1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bin_sel_data1_2",
                "xci_path": "ip\\design_1_xlslice_bin_sel_data1_2\\design_1_xlslice_bin_sel_data1_2.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_bin_sel_data1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "22"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DOUT_WIDTH": {
                    "value": "22"
                  }
                }
              },
              "xlslice_bramx32v2_start": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_bramx32v2_start_3",
                "xci_path": "ip\\design_1_xlslice_bramx32v2_start_3\\design_1_xlslice_bramx32v2_start_3.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_bramx32v2_start",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "axi_gpio_5": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_5_2",
                "xci_path": "ip\\design_1_axi_gpio_5_2\\design_1_axi_gpio_5_2.xci",
                "inst_hier_path": "chan4/GPIO/axi_gpio_5",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_INPUTS_2": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "xlslice_PSBscaleC": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_PSBscaleC_2",
                "xci_path": "ip\\design_1_xlslice_PSBscaleC_2\\design_1_xlslice_PSBscaleC_2.xci",
                "inst_hier_path": "chan4/GPIO/xlslice_PSBscaleC",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXI_gpio_5",
                  "axi_gpio_5/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_0",
                  "axi_gpio_0/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M02_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_1",
                  "axi_gpio_1/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M03_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_2",
                  "axi_gpio_2/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M05_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_3",
                  "axi_gpio_3/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M06_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_4",
                  "axi_gpio_4/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M10_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_6",
                  "axi_gpio_6/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M11_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_7",
                  "axi_gpio_7/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M12_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_8",
                  "axi_gpio_8/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M13_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_9",
                  "axi_gpio_9/S_AXI"
                ]
              },
              "ps8_0_axi_periph_M14_AXI": {
                "interface_ports": [
                  "S_AXI_gpio_10",
                  "axi_gpio_10/S_AXI"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "axi_gpio_4/gpio_io_o",
                  "xlslice_beat_we0/Din",
                  "xlslice_beat_we1/Din",
                  "xlslice_beat_we2/Din",
                  "xlslice_beat_we3/Din",
                  "xlslice_beat_dphi/Din",
                  "xlslice_beat_addr/Din"
                ]
              },
              "Net1": {
                "ports": [
                  "axi_gpio_9/gpio_io_o",
                  "xlslice_bin_sel_addr/Din",
                  "xlslice_bin_sel_data0/Din"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "axi_gpio_0/gpio_io_o",
                  "start/Din",
                  "reset/Din"
                ]
              },
              "axi_gpio_10_gpio_io_o": {
                "ports": [
                  "axi_gpio_10/gpio_io_o",
                  "xlslice_mix_dp/Din"
                ]
              },
              "axi_gpio_1_gpio2_io_o": {
                "ports": [
                  "axi_gpio_1/gpio2_io_o",
                  "xlslice_3/Din",
                  "xlslice_4/Din"
                ]
              },
              "axi_gpio_1_gpio_io_o": {
                "ports": [
                  "axi_gpio_1/gpio_io_o",
                  "we_even_1/Din",
                  "we_even_2/Din",
                  "we_even_3/Din",
                  "we_even_4/Din",
                  "we_odd_1/Din",
                  "we_odd_2/Din",
                  "we_odd_3/Din",
                  "we_odd_4/Din"
                ]
              },
              "axi_gpio_2_gpio2_io_o": {
                "ports": [
                  "axi_gpio_2/gpio2_io_o",
                  "xlslice_1/Din"
                ]
              },
              "axi_gpio_2_gpio_io_o": {
                "ports": [
                  "axi_gpio_2/gpio_io_o",
                  "xlslice_0/Din"
                ]
              },
              "axi_gpio_3_gpio2_io_o": {
                "ports": [
                  "axi_gpio_3/gpio2_io_o",
                  "xlslice_bramx32v2_start/Din",
                  "xlslice_getAccum_rst/Din"
                ]
              },
              "axi_gpio_3_gpio_io_o": {
                "ports": [
                  "axi_gpio_3/gpio_io_o",
                  "xlslice_acc_length/Din",
                  "xlslice_getAccumChan/Din"
                ]
              },
              "axi_gpio_4_gpio2_io_o": {
                "ports": [
                  "axi_gpio_4/gpio2_io_o",
                  "xlslice_fft_scale/Din"
                ]
              },
              "axi_gpio_5_gpio_io_o": {
                "ports": [
                  "axi_gpio_5/gpio_io_o",
                  "xlslice_PSBscaleC/Din"
                ]
              },
              "axi_gpio_6_gpio2_io_o": {
                "ports": [
                  "axi_gpio_6/gpio2_io_o",
                  "we_odd_6/Din"
                ]
              },
              "axi_gpio_6_gpio_io_o": {
                "ports": [
                  "axi_gpio_6/gpio_io_o",
                  "we_odd_5/Din"
                ]
              },
              "axi_gpio_7_gpio2_io_o": {
                "ports": [
                  "axi_gpio_7/gpio2_io_o",
                  "we_odd_9/Din",
                  "we_odd_10/Din"
                ]
              },
              "axi_gpio_7_gpio_io_o": {
                "ports": [
                  "axi_gpio_7/gpio_io_o",
                  "we_odd_7/Din",
                  "we_odd_8/Din"
                ]
              },
              "axi_gpio_8_gpio2_io_o": {
                "ports": [
                  "axi_gpio_8/gpio2_io_o",
                  "we_odd_13/Din",
                  "we_odd_14/Din"
                ]
              },
              "axi_gpio_8_gpio_io_o": {
                "ports": [
                  "axi_gpio_8/gpio_io_o",
                  "we_odd_11/Din",
                  "we_odd_12/Din"
                ]
              },
              "axi_gpio_9_gpio2_io_o": {
                "ports": [
                  "axi_gpio_9/gpio2_io_o",
                  "xlslice_bin_sel_data1/Din",
                  "xlslice_bin_sel_we/Din"
                ]
              },
              "gpio2_io_i_1": {
                "ports": [
                  "dsp_ov_flag",
                  "axi_gpio_5/gpio2_io_i"
                ]
              },
              "reset_Dout": {
                "ports": [
                  "reset/Dout",
                  "psb_rst"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_gpio_0/s_axi_aresetn",
                  "axi_gpio_1/s_axi_aresetn",
                  "axi_gpio_2/s_axi_aresetn",
                  "axi_gpio_3/s_axi_aresetn",
                  "axi_gpio_4/s_axi_aresetn",
                  "axi_gpio_7/s_axi_aresetn",
                  "axi_gpio_8/s_axi_aresetn",
                  "axi_gpio_9/s_axi_aresetn",
                  "axi_gpio_10/s_axi_aresetn",
                  "axi_gpio_6/s_axi_aresetn",
                  "axi_gpio_5/s_axi_aresetn"
                ]
              },
              "start_Dout": {
                "ports": [
                  "start/Dout",
                  "psb_start"
                ]
              },
              "we_even_1_Dout": {
                "ports": [
                  "we_even_1/Dout",
                  "psb_tone_we_even1"
                ]
              },
              "we_even_2_Dout": {
                "ports": [
                  "we_even_2/Dout",
                  "psb_tone_we_even2"
                ]
              },
              "we_even_3_Dout": {
                "ports": [
                  "we_even_3/Dout",
                  "psb_tone_we_even3"
                ]
              },
              "we_even_4_Dout": {
                "ports": [
                  "we_even_4/Dout",
                  "psb_tone_we_even4"
                ]
              },
              "we_odd_10_Dout": {
                "ports": [
                  "we_odd_10/Dout",
                  "psb_toneSelect_w_D3"
                ]
              },
              "we_odd_11_Dout": {
                "ports": [
                  "we_odd_11/Dout",
                  "psb_toneSelect_w_D4"
                ]
              },
              "we_odd_12_Dout": {
                "ports": [
                  "we_odd_12/Dout",
                  "psb_toneSelect_w_D5"
                ]
              },
              "we_odd_13_Dout": {
                "ports": [
                  "we_odd_13/Dout",
                  "psb_toneSelect_w_D6"
                ]
              },
              "we_odd_14_Dout": {
                "ports": [
                  "we_odd_14/Dout",
                  "psb_toneSelect_w_D7"
                ]
              },
              "we_odd_1_Dout": {
                "ports": [
                  "we_odd_1/Dout",
                  "psb_tone_we_odd1"
                ]
              },
              "we_odd_2_Dout": {
                "ports": [
                  "we_odd_2/Dout",
                  "psb_tone_we_odd2"
                ]
              },
              "we_odd_3_Dout": {
                "ports": [
                  "we_odd_3/Dout",
                  "psb_tone_we_odd3"
                ]
              },
              "we_odd_4_Dout": {
                "ports": [
                  "we_odd_4/Dout",
                  "psb_tone_we_odd4"
                ]
              },
              "we_odd_5_Dout": {
                "ports": [
                  "we_odd_5/Dout",
                  "psb_toneSelect_we"
                ]
              },
              "we_odd_6_Dout": {
                "ports": [
                  "we_odd_6/Dout",
                  "psb_toneSelect_w_addr"
                ]
              },
              "we_odd_7_Dout": {
                "ports": [
                  "we_odd_7/Dout",
                  "psb_toneSelect_w_D0"
                ]
              },
              "we_odd_8_Dout": {
                "ports": [
                  "we_odd_8/Dout",
                  "psb_toneSelect_w_D1"
                ]
              },
              "we_odd_9_Dout": {
                "ports": [
                  "we_odd_9/Dout",
                  "psb_toneSelect_w_D2"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "psb_tone_w_init_re"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "psb_tone_w_init_im"
                ]
              },
              "xlslice_3_Dout": {
                "ports": [
                  "xlslice_3/Dout",
                  "psb_tone_w_addr"
                ]
              },
              "xlslice_4_Dout": {
                "ports": [
                  "xlslice_4/Dout",
                  "psb_tone_w_dphi"
                ]
              },
              "xlslice_5_Dout": {
                "ports": [
                  "xlslice_acc_length/Dout",
                  "rec_acc_length"
                ]
              },
              "xlslice_PSBscaleC_Dout": {
                "ports": [
                  "xlslice_PSBscaleC/Dout",
                  "psb_postScale"
                ]
              },
              "xlslice_beat_addr_Dout": {
                "ports": [
                  "xlslice_beat_addr/Dout",
                  "rec_beatDphi_w_addr"
                ]
              },
              "xlslice_beat_dphi_Dout": {
                "ports": [
                  "xlslice_beat_dphi/Dout",
                  "rec_beatDphi_w_D"
                ]
              },
              "xlslice_beat_we0_Dout": {
                "ports": [
                  "xlslice_beat_we0/Dout",
                  "rec_beatDphi_we0"
                ]
              },
              "xlslice_beat_we1_Dout": {
                "ports": [
                  "xlslice_beat_we1/Dout",
                  "rec_beatDphi_we1"
                ]
              },
              "xlslice_beat_we2_Dout": {
                "ports": [
                  "xlslice_beat_we2/Dout",
                  "rec_beatDphi_we2"
                ]
              },
              "xlslice_beat_we3_Dout": {
                "ports": [
                  "xlslice_beat_we3/Dout",
                  "rec_beatDphi_we3"
                ]
              },
              "xlslice_bin_sel_addr_Dout": {
                "ports": [
                  "xlslice_bin_sel_addr/Dout",
                  "rec_binSelect_w_addr"
                ]
              },
              "xlslice_bin_sel_data1_Dout": {
                "ports": [
                  "xlslice_bin_sel_data1/Dout",
                  "rec_binSelect_w_D1"
                ]
              },
              "xlslice_bin_sel_data_Dout": {
                "ports": [
                  "xlslice_bin_sel_data0/Dout",
                  "rec_binSelect_w_D0"
                ]
              },
              "xlslice_bin_sel_we_Dout": {
                "ports": [
                  "xlslice_bin_sel_we/Dout",
                  "rec_binSelect_we"
                ]
              },
              "xlslice_bram_rst_Dout": {
                "ports": [
                  "xlslice_getAccum_rst/Dout",
                  "getAccumCtrl_rst"
                ]
              },
              "xlslice_bramx32v2_start_Dout": {
                "ports": [
                  "xlslice_bramx32v2_start/Dout",
                  "axibramx32v2_start"
                ]
              },
              "xlslice_dacmix_dp_Dout": {
                "ports": [
                  "xlslice_mix_dp/Dout",
                  "fineNCO_dphi"
                ]
              },
              "xlslice_fft_scale_Dout": {
                "ports": [
                  "xlslice_fft_scale/Dout",
                  "rec_fft_scale"
                ]
              },
              "xlslice_getAccumChan_Dout": {
                "ports": [
                  "xlslice_getAccumChan/Dout",
                  "getAccum_channel_count"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_gpio_0/s_axi_aclk",
                  "axi_gpio_1/s_axi_aclk",
                  "axi_gpio_2/s_axi_aclk",
                  "axi_gpio_3/s_axi_aclk",
                  "axi_gpio_4/s_axi_aclk",
                  "axi_gpio_7/s_axi_aclk",
                  "axi_gpio_8/s_axi_aclk",
                  "axi_gpio_9/s_axi_aclk",
                  "axi_gpio_10/s_axi_aclk",
                  "axi_gpio_6/s_axi_aclk",
                  "axi_gpio_5/s_axi_aclk"
                ]
              }
            }
          },
          "psb_out_post": {
            "ports": {
              "psb_im0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_im3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "psb_re3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "scale_const16": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "psb_dac_im0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_im3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "psb_dac_re3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ov": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlslice_10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_10_3",
                "xci_path": "ip\\design_1_xlslice_10_3\\design_1_xlslice_10_3.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_10",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_4",
                "xci_path": "ip\\design_1_xlconstant_0_4\\design_1_xlconstant_0_4.xci",
                "inst_hier_path": "chan4/psb_out_post/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlslice_11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_11_3",
                "xci_path": "ip\\design_1_xlslice_11_3\\design_1_xlslice_11_3.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_11",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_7",
                "xci_path": "ip\\design_1_xlslice_2_7\\design_1_xlslice_2_7.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_12_2",
                "xci_path": "ip\\design_1_xlslice_12_2\\design_1_xlslice_12_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_12",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlslice_13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_13_2",
                "xci_path": "ip\\design_1_xlslice_13_2\\design_1_xlslice_13_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_14_2",
                "xci_path": "ip\\design_1_xlslice_14_2\\design_1_xlslice_14_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_14",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_psbim0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim0_2",
                "xci_path": "ip\\design_1_xlconcat_psbim0_2\\design_1_xlconcat_psbim0_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlconcat_psbim0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbim1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim1_2",
                "xci_path": "ip\\design_1_xlconcat_psbim1_2\\design_1_xlconcat_psbim1_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlconcat_psbim1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbre0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre0_2",
                "xci_path": "ip\\design_1_xlconcat_psbre0_2\\design_1_xlconcat_psbre0_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlconcat_psbre0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_15": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_15_2",
                "xci_path": "ip\\design_1_xlslice_15_2\\design_1_xlslice_15_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_15",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_5_8",
                "xci_path": "ip\\design_1_xlslice_5_8\\design_1_xlslice_5_8.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconcat_psbim2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim2_2",
                "xci_path": "ip\\design_1_xlconcat_psbim2_2\\design_1_xlconcat_psbim2_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlconcat_psbim2",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_16": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_16_2",
                "xci_path": "ip\\design_1_xlslice_16_2\\design_1_xlslice_16_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_16",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_6_3",
                "xci_path": "ip\\design_1_xlslice_6_3\\design_1_xlslice_6_3.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_6",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbre1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre1_2",
                "xci_path": "ip\\design_1_xlconcat_psbre1_2\\design_1_xlconcat_psbre1_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlconcat_psbre1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconcat_psbre2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre2_2",
                "xci_path": "ip\\design_1_xlconcat_psbre2_2\\design_1_xlconcat_psbre2_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlconcat_psbre2",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_17": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_17_3",
                "xci_path": "ip\\design_1_xlslice_17_3\\design_1_xlslice_17_3.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_17",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_7_3",
                "xci_path": "ip\\design_1_xlslice_7_3\\design_1_xlslice_7_3.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbim3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbim3_2",
                "xci_path": "ip\\design_1_xlconcat_psbim3_2\\design_1_xlconcat_psbim3_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlconcat_psbim3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_18": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_18_2",
                "xci_path": "ip\\design_1_xlslice_18_2\\design_1_xlslice_18_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_18",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_8_3",
                "xci_path": "ip\\design_1_xlslice_8_3\\design_1_xlslice_8_3.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_8",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "xlconcat_psbre3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_psbre3_2",
                "xci_path": "ip\\design_1_xlconcat_psbre3_2\\design_1_xlconcat_psbre3_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlconcat_psbre3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "14"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlslice_19": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_19_2",
                "xci_path": "ip\\design_1_xlslice_19_2\\design_1_xlslice_19_2.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_19",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_9": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_9_3",
                "xci_path": "ip\\design_1_xlslice_9_3\\design_1_xlslice_9_3.xci",
                "inst_hier_path": "chan4/psb_out_post/xlslice_9",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "14"
                  }
                }
              },
              "scaler_16bits_1": {
                "vlnv": "xilinx.com:user:scaler_16bits:1.1",
                "xci_name": "design_1_scaler_16bits_1_3",
                "xci_path": "ip\\design_1_scaler_16bits_1_3\\design_1_scaler_16bits_1_3.xci",
                "inst_hier_path": "chan4/psb_out_post/scaler_16bits_1"
              }
            },
            "nets": {
              "Net4": {
                "ports": [
                  "psb_im0",
                  "xlslice_5/Din",
                  "xlslice_2/Din"
                ]
              },
              "Net5": {
                "ports": [
                  "psb_im1",
                  "xlslice_6/Din",
                  "xlslice_13/Din"
                ]
              },
              "Net6": {
                "ports": [
                  "psb_im2",
                  "xlslice_7/Din",
                  "xlslice_14/Din"
                ]
              },
              "Net7": {
                "ports": [
                  "psb_im3",
                  "xlslice_8/Din",
                  "xlslice_15/Din"
                ]
              },
              "Net8": {
                "ports": [
                  "psb_re0",
                  "xlslice_9/Din",
                  "xlslice_16/Din"
                ]
              },
              "Net9": {
                "ports": [
                  "psb_re1",
                  "xlslice_18/Din",
                  "xlslice_10/Din"
                ]
              },
              "Net10": {
                "ports": [
                  "psb_re2",
                  "xlslice_17/Din",
                  "xlslice_11/Din"
                ]
              },
              "Net11": {
                "ports": [
                  "psb_re3",
                  "xlslice_19/Din",
                  "xlslice_12/Din"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk",
                  "scaler_16bits_1/clk"
                ]
              },
              "scaler_16bits_1_ov": {
                "ports": [
                  "scaler_16bits_1/ov",
                  "ov"
                ]
              },
              "scaler_16bits_1_psb_dac_im0": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im0",
                  "psb_dac_im0"
                ]
              },
              "scaler_16bits_1_psb_dac_im1": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im1",
                  "psb_dac_im1"
                ]
              },
              "scaler_16bits_1_psb_dac_im2": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im2",
                  "psb_dac_im2"
                ]
              },
              "scaler_16bits_1_psb_dac_im3": {
                "ports": [
                  "scaler_16bits_1/psb_dac_im3",
                  "psb_dac_im3"
                ]
              },
              "scaler_16bits_1_psb_dac_re0": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re0",
                  "psb_dac_re0"
                ]
              },
              "scaler_16bits_1_psb_dac_re1": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re1",
                  "psb_dac_re1"
                ]
              },
              "scaler_16bits_1_psb_dac_re2": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re2",
                  "psb_dac_re2"
                ]
              },
              "scaler_16bits_1_psb_dac_re3": {
                "ports": [
                  "scaler_16bits_1/psb_dac_re3",
                  "psb_dac_re3"
                ]
              },
              "xlconcat_psbim0_dout": {
                "ports": [
                  "xlconcat_psbim0/dout",
                  "scaler_16bits_1/psb_im0"
                ]
              },
              "xlconcat_psbim1_dout": {
                "ports": [
                  "xlconcat_psbim1/dout",
                  "scaler_16bits_1/psb_im1"
                ]
              },
              "xlconcat_psbim2_dout": {
                "ports": [
                  "xlconcat_psbim2/dout",
                  "scaler_16bits_1/psb_im2"
                ]
              },
              "xlconcat_psbim3_dout": {
                "ports": [
                  "xlconcat_psbim3/dout",
                  "scaler_16bits_1/psb_im3"
                ]
              },
              "xlconcat_psbre0_dout": {
                "ports": [
                  "xlconcat_psbre0/dout",
                  "scaler_16bits_1/psb_re0"
                ]
              },
              "xlconcat_psbre1_dout": {
                "ports": [
                  "xlconcat_psbre1/dout",
                  "scaler_16bits_1/psb_re1"
                ]
              },
              "xlconcat_psbre2_dout": {
                "ports": [
                  "xlconcat_psbre2/dout",
                  "scaler_16bits_1/psb_re2"
                ]
              },
              "xlconcat_psbre3_dout": {
                "ports": [
                  "xlconcat_psbre3/dout",
                  "scaler_16bits_1/psb_re3"
                ]
              },
              "xlconstant_0_dout1": {
                "ports": [
                  "xlconstant_0/dout",
                  "xlconcat_psbim0/In0",
                  "xlconcat_psbim1/In0",
                  "xlconcat_psbim2/In0",
                  "xlconcat_psbim3/In0",
                  "xlconcat_psbre0/In0",
                  "xlconcat_psbre1/In0",
                  "xlconcat_psbre2/In0",
                  "xlconcat_psbre3/In0"
                ]
              },
              "xlslice_10_Dout": {
                "ports": [
                  "xlslice_10/Dout",
                  "xlconcat_psbre1/In1"
                ]
              },
              "xlslice_11_Dout": {
                "ports": [
                  "xlslice_11/Dout",
                  "xlconcat_psbre2/In1"
                ]
              },
              "xlslice_12_Dout": {
                "ports": [
                  "xlslice_12/Dout",
                  "xlconcat_psbre3/In1"
                ]
              },
              "xlslice_13_Dout": {
                "ports": [
                  "xlslice_13/Dout",
                  "xlconcat_psbim1/In2"
                ]
              },
              "xlslice_14_Dout": {
                "ports": [
                  "xlslice_14/Dout",
                  "xlconcat_psbim2/In2"
                ]
              },
              "xlslice_15_Dout": {
                "ports": [
                  "xlslice_15/Dout",
                  "xlconcat_psbim3/In2"
                ]
              },
              "xlslice_16_Dout": {
                "ports": [
                  "xlslice_16/Dout",
                  "xlconcat_psbre0/In2"
                ]
              },
              "xlslice_17_Dout": {
                "ports": [
                  "xlslice_17/Dout",
                  "xlconcat_psbre2/In2"
                ]
              },
              "xlslice_18_Dout": {
                "ports": [
                  "xlslice_18/Dout",
                  "xlconcat_psbre1/In2"
                ]
              },
              "xlslice_19_Dout": {
                "ports": [
                  "xlslice_19/Dout",
                  "xlconcat_psbre3/In2"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "xlslice_2/Dout",
                  "xlconcat_psbim0/In1"
                ]
              },
              "xlslice_5_Dout1": {
                "ports": [
                  "xlslice_5/Dout",
                  "xlconcat_psbim0/In2"
                ]
              },
              "xlslice_6_Dout": {
                "ports": [
                  "xlslice_6/Dout",
                  "xlconcat_psbim1/In1"
                ]
              },
              "xlslice_7_Dout": {
                "ports": [
                  "xlslice_7/Dout",
                  "xlconcat_psbim2/In1"
                ]
              },
              "xlslice_8_Dout": {
                "ports": [
                  "xlslice_8/Dout",
                  "xlconcat_psbim3/In1"
                ]
              },
              "xlslice_9_Dout": {
                "ports": [
                  "xlslice_9/Dout",
                  "xlconcat_psbre0/In1"
                ]
              },
              "xlslice_PSBscaleC_Dout": {
                "ports": [
                  "scale_const16",
                  "scaler_16bits_1/scale_const16"
                ]
              }
            }
          },
          "fine_nco": {
            "ports": {
              "ADC_data_im": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "to_DAC": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "ADC_data_re": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "dphi": {
                "direction": "I",
                "left": "21",
                "right": "0"
              },
              "sync_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "clk_256M": {
                "type": "clk",
                "direction": "I"
              },
              "out_im_0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_im_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "out_re_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DAC_im_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_im_3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DAC_re_3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "xlslice_im0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im0_2",
                "xci_path": "ip\\design_1_xlslice_im0_2\\design_1_xlslice_im0_2.xci",
                "inst_hier_path": "chan4/fine_nco/xlslice_im0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im1_2",
                "xci_path": "ip\\design_1_xlslice_im1_2\\design_1_xlslice_im1_2.xci",
                "inst_hier_path": "chan4/fine_nco/xlslice_im1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im2_2",
                "xci_path": "ip\\design_1_xlslice_im2_2\\design_1_xlslice_im2_2.xci",
                "inst_hier_path": "chan4/fine_nco/xlslice_im2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "47"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_0_8",
                "xci_path": "ip\\design_1_xlconcat_0_8\\design_1_xlconcat_0_8.xci",
                "inst_hier_path": "chan4/fine_nco/xlconcat_0",
                "parameters": {
                  "IN2_WIDTH": {
                    "value": "16"
                  },
                  "IN3_WIDTH": {
                    "value": "16"
                  },
                  "IN4_WIDTH": {
                    "value": "16"
                  },
                  "IN5_WIDTH": {
                    "value": "16"
                  },
                  "IN6_WIDTH": {
                    "value": "16"
                  },
                  "IN7_WIDTH": {
                    "value": "16"
                  },
                  "NUM_PORTS": {
                    "value": "8"
                  }
                }
              },
              "xlslice_re0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re0_5",
                "xci_path": "ip\\design_1_xlslice_re0_5\\design_1_xlslice_re0_5.xci",
                "inst_hier_path": "chan4/fine_nco/xlslice_re0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_im3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_im3_2",
                "xci_path": "ip\\design_1_xlslice_im3_2\\design_1_xlslice_im3_2.xci",
                "inst_hier_path": "chan4/fine_nco/xlslice_im3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_re1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re1_4",
                "xci_path": "ip\\design_1_xlslice_re1_4\\design_1_xlslice_re1_4.xci",
                "inst_hier_path": "chan4/fine_nco/xlslice_re1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_re2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re2_3",
                "xci_path": "ip\\design_1_xlslice_re2_3\\design_1_xlslice_re2_3.xci",
                "inst_hier_path": "chan4/fine_nco/xlslice_re2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "47"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "cordic_mix_v2_ADC": {
                "vlnv": "xilinx.com:user:cordic_mix_v2:1.0",
                "xci_name": "design_1_cordic_mix_v2_ADC_2",
                "xci_path": "ip\\design_1_cordic_mix_v2_ADC_2\\design_1_cordic_mix_v2_ADC_2.xci",
                "inst_hier_path": "chan4/fine_nco/cordic_mix_v2_ADC"
              },
              "cordic_mix_v2_DAC": {
                "vlnv": "xilinx.com:user:cordic_mix_v2:1.0",
                "xci_name": "design_1_cordic_mix_v2_DAC_2",
                "xci_path": "ip\\design_1_cordic_mix_v2_DAC_2\\design_1_cordic_mix_v2_DAC_2.xci",
                "inst_hier_path": "chan4/fine_nco/cordic_mix_v2_DAC"
              },
              "xlslice_re3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_re3_3",
                "xci_path": "ip\\design_1_xlslice_re3_3\\design_1_xlslice_re3_3.xci",
                "inst_hier_path": "chan4/fine_nco/xlslice_re3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "Net2": {
                "ports": [
                  "ADC_data_im",
                  "xlslice_im3/Din",
                  "xlslice_im2/Din",
                  "xlslice_im1/Din",
                  "xlslice_im0/Din"
                ]
              },
              "Net3": {
                "ports": [
                  "ADC_data_re",
                  "xlslice_re3/Din",
                  "xlslice_re2/Din",
                  "xlslice_re1/Din",
                  "xlslice_re0/Din"
                ]
              },
              "clk_wiz_0_clk_out1": {
                "ports": [
                  "clk_256M",
                  "cordic_mix_v2_DAC/clk",
                  "cordic_mix_v2_ADC/clk"
                ]
              },
              "cordic_mix_v2_2_out_im_0": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_0",
                  "xlconcat_0/In1"
                ]
              },
              "cordic_mix_v2_2_out_im_1": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_1",
                  "xlconcat_0/In3"
                ]
              },
              "cordic_mix_v2_2_out_im_2": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_2",
                  "xlconcat_0/In5"
                ]
              },
              "cordic_mix_v2_2_out_im_3": {
                "ports": [
                  "cordic_mix_v2_DAC/out_im_3",
                  "xlconcat_0/In7"
                ]
              },
              "cordic_mix_v2_2_out_re_0": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_0",
                  "xlconcat_0/In0"
                ]
              },
              "cordic_mix_v2_2_out_re_1": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_1",
                  "xlconcat_0/In2"
                ]
              },
              "cordic_mix_v2_2_out_re_2": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_2",
                  "xlconcat_0/In4"
                ]
              },
              "cordic_mix_v2_2_out_re_3": {
                "ports": [
                  "cordic_mix_v2_DAC/out_re_3",
                  "xlconcat_0/In6"
                ]
              },
              "cordic_mix_v2_ADC_out_im_0": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_0",
                  "out_im_0"
                ]
              },
              "cordic_mix_v2_ADC_out_im_1": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_1",
                  "out_im_1"
                ]
              },
              "cordic_mix_v2_ADC_out_im_2": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_2",
                  "out_im_2"
                ]
              },
              "cordic_mix_v2_ADC_out_im_3": {
                "ports": [
                  "cordic_mix_v2_ADC/out_im_3",
                  "out_im_3"
                ]
              },
              "cordic_mix_v2_ADC_out_re_0": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_0",
                  "out_re_0"
                ]
              },
              "cordic_mix_v2_ADC_out_re_1": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_1",
                  "out_re_1"
                ]
              },
              "cordic_mix_v2_ADC_out_re_2": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_2",
                  "out_re_2"
                ]
              },
              "cordic_mix_v2_ADC_out_re_3": {
                "ports": [
                  "cordic_mix_v2_ADC/out_re_3",
                  "out_re_3"
                ]
              },
              "scaler_16bits_1_psb_dac_im0": {
                "ports": [
                  "DAC_im_0",
                  "cordic_mix_v2_DAC/im_0"
                ]
              },
              "scaler_16bits_1_psb_dac_im1": {
                "ports": [
                  "DAC_im_1",
                  "cordic_mix_v2_DAC/im_1"
                ]
              },
              "scaler_16bits_1_psb_dac_im2": {
                "ports": [
                  "DAC_im_2",
                  "cordic_mix_v2_DAC/im_2"
                ]
              },
              "scaler_16bits_1_psb_dac_im3": {
                "ports": [
                  "DAC_im_3",
                  "cordic_mix_v2_DAC/im_3"
                ]
              },
              "scaler_16bits_1_psb_dac_re0": {
                "ports": [
                  "DAC_re_0",
                  "cordic_mix_v2_DAC/re_0"
                ]
              },
              "scaler_16bits_1_psb_dac_re1": {
                "ports": [
                  "DAC_re_1",
                  "cordic_mix_v2_DAC/re_1"
                ]
              },
              "scaler_16bits_1_psb_dac_re2": {
                "ports": [
                  "DAC_re_2",
                  "cordic_mix_v2_DAC/re_2"
                ]
              },
              "scaler_16bits_1_psb_dac_re3": {
                "ports": [
                  "DAC_re_3",
                  "cordic_mix_v2_DAC/re_3"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "to_DAC"
                ]
              },
              "xlconstant_7_dout": {
                "ports": [
                  "sync_in",
                  "cordic_mix_v2_DAC/sync_in",
                  "cordic_mix_v2_ADC/sync_in"
                ]
              },
              "xlslice_dacmix_dp_Dout": {
                "ports": [
                  "dphi",
                  "cordic_mix_v2_DAC/dphi",
                  "cordic_mix_v2_ADC/dphi"
                ]
              },
              "xlslice_im0_Dout": {
                "ports": [
                  "xlslice_im0/Dout",
                  "cordic_mix_v2_ADC/re_0"
                ]
              },
              "xlslice_im1_Dout": {
                "ports": [
                  "xlslice_im1/Dout",
                  "cordic_mix_v2_ADC/re_1"
                ]
              },
              "xlslice_im2_Dout": {
                "ports": [
                  "xlslice_im2/Dout",
                  "cordic_mix_v2_ADC/re_2"
                ]
              },
              "xlslice_im3_Dout": {
                "ports": [
                  "xlslice_im3/Dout",
                  "cordic_mix_v2_ADC/re_3"
                ]
              },
              "xlslice_re0_Dout": {
                "ports": [
                  "xlslice_re0/Dout",
                  "cordic_mix_v2_ADC/im_0"
                ]
              },
              "xlslice_re1_Dout": {
                "ports": [
                  "xlslice_re1/Dout",
                  "cordic_mix_v2_ADC/im_1"
                ]
              },
              "xlslice_re2_Dout": {
                "ports": [
                  "xlslice_re2/Dout",
                  "cordic_mix_v2_ADC/im_2"
                ]
              },
              "xlslice_re3_Dout": {
                "ports": [
                  "xlslice_re3/Dout",
                  "cordic_mix_v2_ADC/im_3"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI_bram_ctrl_0",
              "snap_data_capture/S_AXI_bram_ctrl_0"
            ]
          },
          "ps8_0_axi_periph1_M01_AXI": {
            "interface_ports": [
              "S_AXI_bram_ctrl_1",
              "snap_data_capture/S_AXI_bram_ctrl_1"
            ]
          },
          "ps8_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_gpio_0",
              "GPIO/S_AXI_gpio_0"
            ]
          },
          "ps8_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI_gpio_1",
              "GPIO/S_AXI_gpio_1"
            ]
          },
          "ps8_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI_gpio_2",
              "GPIO/S_AXI_gpio_2"
            ]
          },
          "ps8_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "S_AXI_gpio_3",
              "GPIO/S_AXI_gpio_3"
            ]
          },
          "ps8_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S_AXI_gpio_4",
              "GPIO/S_AXI_gpio_4"
            ]
          },
          "ps8_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "S_AXI_gpio_5",
              "GPIO/S_AXI_gpio_5"
            ]
          },
          "ps8_0_axi_periph_M10_AXI": {
            "interface_ports": [
              "S_AXI_gpio_6",
              "GPIO/S_AXI_gpio_6"
            ]
          },
          "ps8_0_axi_periph_M11_AXI": {
            "interface_ports": [
              "S_AXI_gpio_7",
              "GPIO/S_AXI_gpio_7"
            ]
          },
          "ps8_0_axi_periph_M12_AXI": {
            "interface_ports": [
              "S_AXI_gpio_8",
              "GPIO/S_AXI_gpio_8"
            ]
          },
          "ps8_0_axi_periph_M13_AXI": {
            "interface_ports": [
              "S_AXI_gpio_9",
              "GPIO/S_AXI_gpio_9"
            ]
          },
          "ps8_0_axi_periph_M14_AXI": {
            "interface_ports": [
              "S_AXI_gpio_10",
              "GPIO/S_AXI_gpio_10"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "ADC_data_im",
              "fine_nco/ADC_data_im",
              "snap_data_capture/ADC_data_im"
            ]
          },
          "Net3": {
            "ports": [
              "ADC_data_re",
              "fine_nco/ADC_data_re",
              "snap_data_capture/ADC_data_re"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "CLK",
              "c_shift_ram_4/CLK",
              "psb3_0_0/clk",
              "psb_out_post/clk",
              "fine_nco/clk_256M",
              "snap_data_capture/clk_256M",
              "receive1_3_0/clk"
            ]
          },
          "const_zero31_dout": {
            "ports": [
              "const_zero31/dout",
              "xlconcat_6/In3"
            ]
          },
          "cordic_mix_v2_ADC_out_im_0": {
            "ports": [
              "fine_nco/out_im_0",
              "receive1_3_0/in_re_0"
            ]
          },
          "cordic_mix_v2_ADC_out_im_1": {
            "ports": [
              "fine_nco/out_im_1",
              "receive1_3_0/in_re_1"
            ]
          },
          "cordic_mix_v2_ADC_out_im_2": {
            "ports": [
              "fine_nco/out_im_2",
              "receive1_3_0/in_re_2"
            ]
          },
          "cordic_mix_v2_ADC_out_im_3": {
            "ports": [
              "fine_nco/out_im_3",
              "receive1_3_0/in_re_3"
            ]
          },
          "cordic_mix_v2_ADC_out_re_0": {
            "ports": [
              "fine_nco/out_re_0",
              "receive1_3_0/in_im_0"
            ]
          },
          "cordic_mix_v2_ADC_out_re_1": {
            "ports": [
              "fine_nco/out_re_1",
              "receive1_3_0/in_im_1"
            ]
          },
          "cordic_mix_v2_ADC_out_re_2": {
            "ports": [
              "fine_nco/out_re_2",
              "receive1_3_0/in_im_2"
            ]
          },
          "cordic_mix_v2_ADC_out_re_3": {
            "ports": [
              "fine_nco/out_re_3",
              "receive1_3_0/in_im_3"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn256",
              "snap_data_capture/s_axi_aresetn256"
            ]
          },
          "psb2_0_0_gout_psb_tvalid": {
            "ports": [
              "c_shift_ram_4/Q",
              "receive1_3_0/in_tvalid"
            ]
          },
          "psb3_0_0_gout_ov_add": {
            "ports": [
              "psb3_0_0/gout_ov_add",
              "xlconcat_6/In2"
            ]
          },
          "psb3_0_0_gout_ov_ifft": {
            "ports": [
              "psb3_0_0/gout_ov_ifft",
              "xlconcat_6/In1"
            ]
          },
          "psb3_0_0_gout_psb_tvalid": {
            "ports": [
              "psb3_0_0/gout_psb_tvalid",
              "c_shift_ram_4/D"
            ]
          },
          "psb_im0_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_0",
              "psb_out_post/psb_im0"
            ]
          },
          "psb_im1_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_1",
              "psb_out_post/psb_im1"
            ]
          },
          "psb_im2_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_2",
              "psb_out_post/psb_im2"
            ]
          },
          "psb_im3_1": {
            "ports": [
              "psb3_0_0/gout_psb_im_3",
              "psb_out_post/psb_im3"
            ]
          },
          "psb_re0_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_0",
              "psb_out_post/psb_re0"
            ]
          },
          "psb_re1_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_1",
              "psb_out_post/psb_re1"
            ]
          },
          "psb_re2_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_2",
              "psb_out_post/psb_re2"
            ]
          },
          "psb_re3_1": {
            "ports": [
              "psb3_0_0/gout_psb_re_3",
              "psb_out_post/psb_re3"
            ]
          },
          "receive1_3_0_acc_tvalid": {
            "ports": [
              "receive1_3_0/acc_tvalid",
              "snap_data_capture/tvalid"
            ]
          },
          "receive1_3_0_acc_tvalid_eth": {
            "ports": [
              "receive1_3_0/acc_tvalid_eth",
              "acc_tvalid_eth"
            ]
          },
          "receive1_3_0_snap_i0": {
            "ports": [
              "receive1_3_0/snap_i0",
              "xlconcat_1/In0"
            ]
          },
          "receive1_3_0_snap_i1": {
            "ports": [
              "receive1_3_0/snap_i1",
              "xlconcat_1/In2"
            ]
          },
          "receive1_3_0_snap_i2": {
            "ports": [
              "receive1_3_0/snap_i2",
              "xlconcat_1/In4"
            ]
          },
          "receive1_3_0_snap_i3": {
            "ports": [
              "receive1_3_0/snap_i3",
              "xlconcat_1/In6"
            ]
          },
          "receive1_3_0_snap_q0": {
            "ports": [
              "receive1_3_0/snap_q0",
              "xlconcat_1/In1"
            ]
          },
          "receive1_3_0_snap_q1": {
            "ports": [
              "receive1_3_0/snap_q1",
              "xlconcat_1/In3"
            ]
          },
          "receive1_3_0_snap_q2": {
            "ports": [
              "receive1_3_0/snap_q2",
              "xlconcat_1/In5"
            ]
          },
          "receive1_3_0_snap_q3": {
            "ports": [
              "receive1_3_0/snap_q3",
              "xlconcat_1/In7"
            ]
          },
          "reset_Dout": {
            "ports": [
              "GPIO/psb_rst",
              "psb3_0_0/gin_tl_reset"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn99",
              "GPIO/s_axi_aresetn"
            ]
          },
          "scale_const16_1": {
            "ports": [
              "GPIO/psb_postScale",
              "psb_out_post/scale_const16"
            ]
          },
          "scaler_16bits_1_ov": {
            "ports": [
              "psb_out_post/ov",
              "xlconcat_6/In0"
            ]
          },
          "scaler_16bits_1_psb_dac_im0": {
            "ports": [
              "psb_out_post/psb_dac_im0",
              "fine_nco/DAC_im_0"
            ]
          },
          "scaler_16bits_1_psb_dac_im1": {
            "ports": [
              "psb_out_post/psb_dac_im1",
              "fine_nco/DAC_im_1"
            ]
          },
          "scaler_16bits_1_psb_dac_im2": {
            "ports": [
              "psb_out_post/psb_dac_im2",
              "fine_nco/DAC_im_2"
            ]
          },
          "scaler_16bits_1_psb_dac_im3": {
            "ports": [
              "psb_out_post/psb_dac_im3",
              "fine_nco/DAC_im_3"
            ]
          },
          "scaler_16bits_1_psb_dac_re0": {
            "ports": [
              "psb_out_post/psb_dac_re0",
              "fine_nco/DAC_re_0"
            ]
          },
          "scaler_16bits_1_psb_dac_re1": {
            "ports": [
              "psb_out_post/psb_dac_re1",
              "fine_nco/DAC_re_1"
            ]
          },
          "scaler_16bits_1_psb_dac_re2": {
            "ports": [
              "psb_out_post/psb_dac_re2",
              "fine_nco/DAC_re_2"
            ]
          },
          "scaler_16bits_1_psb_dac_re3": {
            "ports": [
              "psb_out_post/psb_dac_re3",
              "fine_nco/DAC_re_3"
            ]
          },
          "start_chan4_1": {
            "ports": [
              "start_chan4",
              "psb3_0_0/gin_tl_start"
            ]
          },
          "we_even_1_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even1",
              "psb3_0_0/gin_we_even_1"
            ]
          },
          "we_even_2_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even2",
              "psb3_0_0/gin_we_even_2"
            ]
          },
          "we_even_3_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even3",
              "psb3_0_0/gin_we_even_3"
            ]
          },
          "we_even_4_Dout": {
            "ports": [
              "GPIO/psb_tone_we_even4",
              "psb3_0_0/gin_we_even_4"
            ]
          },
          "we_odd_10_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D3",
              "psb3_0_0/ts_3"
            ]
          },
          "we_odd_11_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D4",
              "psb3_0_0/ts_4"
            ]
          },
          "we_odd_12_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D5",
              "psb3_0_0/ts_5"
            ]
          },
          "we_odd_13_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D6",
              "psb3_0_0/ts_6"
            ]
          },
          "we_odd_14_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D7",
              "psb3_0_0/ts_7"
            ]
          },
          "we_odd_1_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd1",
              "psb3_0_0/gin_we_odd_1"
            ]
          },
          "we_odd_2_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd2",
              "psb3_0_0/gin_we_odd_2"
            ]
          },
          "we_odd_3_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd3",
              "psb3_0_0/gin_we_odd_3"
            ]
          },
          "we_odd_4_Dout": {
            "ports": [
              "GPIO/psb_tone_we_odd4",
              "psb3_0_0/gin_we_odd_4"
            ]
          },
          "we_odd_5_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_we",
              "psb3_0_0/ts_w"
            ]
          },
          "we_odd_6_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_addr",
              "psb3_0_0/ts_a"
            ]
          },
          "we_odd_7_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D0",
              "psb3_0_0/ts_0"
            ]
          },
          "we_odd_8_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D1",
              "psb3_0_0/ts_1"
            ]
          },
          "we_odd_9_Dout": {
            "ports": [
              "GPIO/psb_toneSelect_w_D2",
              "psb3_0_0/ts_2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "fine_nco/to_DAC",
              "to_DAC",
              "snap_data_capture/DAC_data"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "timestream_out",
              "snap_data_capture/rec_output"
            ]
          },
          "xlconcat_6_dout": {
            "ports": [
              "xlconcat_6/dout",
              "GPIO/dsp_ov_flag"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "fine_nco/sync_in"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "GPIO/psb_tone_w_init_re",
              "psb3_0_0/gin_init_re"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "GPIO/psb_tone_w_init_im",
              "psb3_0_0/gin_init_im"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "GPIO/psb_tone_w_addr",
              "psb3_0_0/gin_addr"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "GPIO/psb_tone_w_dphi",
              "psb3_0_0/gin_dphi"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "GPIO/rec_acc_length",
              "receive1_3_0/acc_length"
            ]
          },
          "xlslice_beat_addr_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_w_addr",
              "receive1_3_0/w_beat_addr"
            ]
          },
          "xlslice_beat_dphi_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_w_D",
              "receive1_3_0/w_beat_dphi"
            ]
          },
          "xlslice_beat_we0_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we0",
              "receive1_3_0/beat_we0"
            ]
          },
          "xlslice_beat_we1_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we1",
              "receive1_3_0/beat_we1"
            ]
          },
          "xlslice_beat_we2_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we2",
              "receive1_3_0/beat_we2"
            ]
          },
          "xlslice_beat_we3_Dout": {
            "ports": [
              "GPIO/rec_beatDphi_we3",
              "receive1_3_0/beat_we3"
            ]
          },
          "xlslice_bin_sel_addr_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_addr",
              "receive1_3_0/w_binsel_addr"
            ]
          },
          "xlslice_bin_sel_data1_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_D1",
              "receive1_3_0/w_binsel_data1"
            ]
          },
          "xlslice_bin_sel_data_Dout": {
            "ports": [
              "GPIO/rec_binSelect_w_D0",
              "receive1_3_0/w_binsel_data0"
            ]
          },
          "xlslice_bin_sel_we_Dout": {
            "ports": [
              "GPIO/rec_binSelect_we",
              "receive1_3_0/binsel_we"
            ]
          },
          "xlslice_bram_rst_Dout": {
            "ports": [
              "GPIO/getAccumCtrl_rst",
              "snap_data_capture/getAccumCtrl_rst"
            ]
          },
          "xlslice_bramx32v2_start_Dout": {
            "ports": [
              "GPIO/axibramx32v2_start",
              "snap_data_capture/axibramx32v2_start"
            ]
          },
          "xlslice_dacmix_dp_Dout": {
            "ports": [
              "GPIO/fineNCO_dphi",
              "fine_nco/dphi"
            ]
          },
          "xlslice_fft_scale_Dout": {
            "ports": [
              "GPIO/rec_fft_scale",
              "receive1_3_0/fft_scale"
            ]
          },
          "xlslice_getAccumChan_Dout": {
            "ports": [
              "GPIO/getAccum_channel_count",
              "snap_data_capture/max_chan_minus_three"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk99",
              "GPIO/s_axi_aclk"
            ]
          }
        }
      },
      "ethWrapPort1": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "start": {
            "direction": "I"
          },
          "clk_256": {
            "type": "clk",
            "direction": "I"
          },
          "clk_125": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn99": {
            "type": "rst",
            "direction": "I"
          },
          "eth_start_trig": {
            "direction": "O"
          },
          "src_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "src_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "dst_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dst_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "Q_data_byte": {
            "type": "data",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Q_packet_count": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "s_axi_aclk99": {
            "direction": "I"
          },
          "dina": {
            "direction": "I",
            "left": "255",
            "right": "0"
          }
        },
        "components": {
          "w_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_w_max_count_1",
            "xci_path": "ip\\design_1_w_max_count_1\\design_1_w_max_count_1.xci",
            "inst_hier_path": "ethWrapPort1/w_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "512"
              },
              "CONST_WIDTH": {
                "value": "10"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_6",
            "xci_path": "ip\\design_1_blk_mem_gen_0_6\\design_1_blk_mem_gen_0_6.xci",
            "inst_hier_path": "ethWrapPort1/blk_mem_gen_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "256"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "256"
              },
              "Write_Width_B": {
                "value": "256"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "r_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_r_max_count_1",
            "xci_path": "ip\\design_1_r_max_count_1\\design_1_r_max_count_1.xci",
            "inst_hier_path": "ethWrapPort1/r_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "16383"
              },
              "CONST_WIDTH": {
                "value": "15"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_c_shift_ram_0_10",
            "xci_path": "ip\\design_1_c_shift_ram_0_10\\design_1_c_shift_ram_0_10.xci",
            "inst_hier_path": "ethWrapPort1/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000"
              },
              "DefaultData": {
                "value": "00000000"
              },
              "Depth": {
                "value": "42"
              },
              "Width": {
                "value": "8"
              }
            }
          },
          "c_accum_0": {
            "vlnv": "xilinx.com:ip:c_accum:12.0",
            "xci_name": "design_1_c_accum_0_1",
            "xci_path": "ip\\design_1_c_accum_0_1\\design_1_c_accum_0_1.xci",
            "inst_hier_path": "ethWrapPort1/c_accum_0",
            "parameters": {
              "Bypass": {
                "value": "false"
              },
              "Input_Type": {
                "value": "Unsigned"
              },
              "Input_Width": {
                "value": "1"
              },
              "Output_Width": {
                "value": "32"
              }
            }
          },
          "eth_regs_0": {
            "vlnv": "user.org:user:eth_regs:1.0",
            "xci_name": "design_1_eth_regs_0_1",
            "xci_path": "ip\\design_1_eth_regs_0_1\\design_1_eth_regs_0_1.xci",
            "inst_hier_path": "ethWrapPort1/eth_regs_0"
          },
          "eth_buffer_0": {
            "vlnv": "xilinx.com:module_ref:eth_buffer:1.0",
            "xci_name": "design_1_eth_buffer_0_1",
            "xci_path": "ip\\design_1_eth_buffer_0_1\\design_1_eth_buffer_0_1.xci",
            "inst_hier_path": "ethWrapPort1/eth_buffer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "eth_buffer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "start": {
                "direction": "I"
              },
              "clk_fab": {
                "direction": "I"
              },
              "clk_eth": {
                "direction": "I"
              },
              "r_data": {
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "w_max_count": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "r_max_count": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "w_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "w_data_en": {
                "direction": "O"
              },
              "r_data_en": {
                "direction": "O"
              },
              "eth_start_trig": {
                "direction": "O"
              },
              "r_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "data_byte": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph2_M03_AXI": {
            "interface_ports": [
              "S00_AXI",
              "eth_regs_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "clk_125",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "c_accum_0/CLK",
              "eth_buffer_0/clk_eth"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "eth_buffer_0/r_data"
            ]
          },
          "c_accum_0_Q": {
            "ports": [
              "c_accum_0/Q",
              "Q_packet_count"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "Q_data_byte"
            ]
          },
          "chan1_accum_snap_sync": {
            "ports": [
              "start",
              "eth_buffer_0/start"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_256",
              "blk_mem_gen_0/clka",
              "eth_buffer_0/clk_fab"
            ]
          },
          "dina_1": {
            "ports": [
              "dina",
              "blk_mem_gen_0/dina"
            ]
          },
          "eth_buffer_0_data_byte": {
            "ports": [
              "eth_buffer_0/data_byte",
              "c_shift_ram_0/D"
            ]
          },
          "eth_buffer_0_eth_start_trig": {
            "ports": [
              "eth_buffer_0/eth_start_trig",
              "c_accum_0/B",
              "eth_start_trig"
            ]
          },
          "eth_buffer_0_r_data_addr": {
            "ports": [
              "eth_buffer_0/r_data_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "eth_buffer_0_r_data_en": {
            "ports": [
              "eth_buffer_0/r_data_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "eth_buffer_0_w_data_addr": {
            "ports": [
              "eth_buffer_0/w_data_addr",
              "blk_mem_gen_0/addra"
            ]
          },
          "eth_buffer_0_w_data_en": {
            "ports": [
              "eth_buffer_0/w_data_en",
              "blk_mem_gen_0/ena",
              "blk_mem_gen_0/wea"
            ]
          },
          "eth_regs_0_dst_ip": {
            "ports": [
              "eth_regs_0/dst_ip",
              "dst_ip"
            ]
          },
          "eth_regs_0_dst_mac": {
            "ports": [
              "eth_regs_0/dst_mac",
              "dst_mac"
            ]
          },
          "eth_regs_0_src_ip": {
            "ports": [
              "eth_regs_0/src_ip",
              "src_ip"
            ]
          },
          "eth_regs_0_src_mac": {
            "ports": [
              "eth_regs_0/src_mac",
              "src_mac"
            ]
          },
          "r_max_count_dout": {
            "ports": [
              "r_max_count/dout",
              "eth_buffer_0/r_max_count"
            ]
          },
          "rst_ps8_0_99M1_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn99",
              "eth_regs_0/s00_axi_aresetn"
            ]
          },
          "s00_axi_aclk_1": {
            "ports": [
              "s_axi_aclk99",
              "eth_regs_0/s00_axi_aclk"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "w_max_count/dout",
              "eth_buffer_0/w_max_count"
            ]
          }
        }
      },
      "ethWrapPort2": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "start": {
            "direction": "I"
          },
          "clk_256": {
            "type": "clk",
            "direction": "I"
          },
          "clk_125": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn99": {
            "type": "rst",
            "direction": "I"
          },
          "eth_start_trig": {
            "direction": "O"
          },
          "src_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "src_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "dst_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dst_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "Q_data_byte": {
            "type": "data",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Q_packet_count": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "s_axi_aclk99": {
            "direction": "I"
          },
          "dina": {
            "direction": "I",
            "left": "255",
            "right": "0"
          }
        },
        "components": {
          "w_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_w_max_count_2",
            "xci_path": "ip\\design_1_w_max_count_2\\design_1_w_max_count_2.xci",
            "inst_hier_path": "ethWrapPort2/w_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "512"
              },
              "CONST_WIDTH": {
                "value": "10"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_7",
            "xci_path": "ip\\design_1_blk_mem_gen_0_7\\design_1_blk_mem_gen_0_7.xci",
            "inst_hier_path": "ethWrapPort2/blk_mem_gen_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "256"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "256"
              },
              "Write_Width_B": {
                "value": "256"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "r_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_r_max_count_2",
            "xci_path": "ip\\design_1_r_max_count_2\\design_1_r_max_count_2.xci",
            "inst_hier_path": "ethWrapPort2/r_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "16383"
              },
              "CONST_WIDTH": {
                "value": "15"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_c_shift_ram_0_11",
            "xci_path": "ip\\design_1_c_shift_ram_0_11\\design_1_c_shift_ram_0_11.xci",
            "inst_hier_path": "ethWrapPort2/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000"
              },
              "DefaultData": {
                "value": "00000000"
              },
              "Depth": {
                "value": "42"
              },
              "Width": {
                "value": "8"
              }
            }
          },
          "c_accum_0": {
            "vlnv": "xilinx.com:ip:c_accum:12.0",
            "xci_name": "design_1_c_accum_0_2",
            "xci_path": "ip\\design_1_c_accum_0_2\\design_1_c_accum_0_2.xci",
            "inst_hier_path": "ethWrapPort2/c_accum_0",
            "parameters": {
              "Bypass": {
                "value": "false"
              },
              "Input_Type": {
                "value": "Unsigned"
              },
              "Input_Width": {
                "value": "1"
              },
              "Output_Width": {
                "value": "32"
              }
            }
          },
          "eth_regs_0": {
            "vlnv": "user.org:user:eth_regs:1.0",
            "xci_name": "design_1_eth_regs_0_2",
            "xci_path": "ip\\design_1_eth_regs_0_2\\design_1_eth_regs_0_2.xci",
            "inst_hier_path": "ethWrapPort2/eth_regs_0"
          },
          "eth_buffer_0": {
            "vlnv": "xilinx.com:module_ref:eth_buffer:1.0",
            "xci_name": "design_1_eth_buffer_0_2",
            "xci_path": "ip\\design_1_eth_buffer_0_2\\design_1_eth_buffer_0_2.xci",
            "inst_hier_path": "ethWrapPort2/eth_buffer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "eth_buffer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "start": {
                "direction": "I"
              },
              "clk_fab": {
                "direction": "I"
              },
              "clk_eth": {
                "direction": "I"
              },
              "r_data": {
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "w_max_count": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "r_max_count": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "w_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "w_data_en": {
                "direction": "O"
              },
              "r_data_en": {
                "direction": "O"
              },
              "eth_start_trig": {
                "direction": "O"
              },
              "r_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "data_byte": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph2_M03_AXI": {
            "interface_ports": [
              "S00_AXI",
              "eth_regs_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "clk_125",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "c_accum_0/CLK",
              "eth_buffer_0/clk_eth"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "eth_buffer_0/r_data"
            ]
          },
          "c_accum_0_Q": {
            "ports": [
              "c_accum_0/Q",
              "Q_packet_count"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "Q_data_byte"
            ]
          },
          "chan1_accum_snap_sync": {
            "ports": [
              "start",
              "eth_buffer_0/start"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_256",
              "blk_mem_gen_0/clka",
              "eth_buffer_0/clk_fab"
            ]
          },
          "dina_1": {
            "ports": [
              "dina",
              "blk_mem_gen_0/dina"
            ]
          },
          "eth_buffer_0_data_byte": {
            "ports": [
              "eth_buffer_0/data_byte",
              "c_shift_ram_0/D"
            ]
          },
          "eth_buffer_0_eth_start_trig": {
            "ports": [
              "eth_buffer_0/eth_start_trig",
              "c_accum_0/B",
              "eth_start_trig"
            ]
          },
          "eth_buffer_0_r_data_addr": {
            "ports": [
              "eth_buffer_0/r_data_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "eth_buffer_0_r_data_en": {
            "ports": [
              "eth_buffer_0/r_data_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "eth_buffer_0_w_data_addr": {
            "ports": [
              "eth_buffer_0/w_data_addr",
              "blk_mem_gen_0/addra"
            ]
          },
          "eth_buffer_0_w_data_en": {
            "ports": [
              "eth_buffer_0/w_data_en",
              "blk_mem_gen_0/ena",
              "blk_mem_gen_0/wea"
            ]
          },
          "eth_regs_0_dst_ip": {
            "ports": [
              "eth_regs_0/dst_ip",
              "dst_ip"
            ]
          },
          "eth_regs_0_dst_mac": {
            "ports": [
              "eth_regs_0/dst_mac",
              "dst_mac"
            ]
          },
          "eth_regs_0_src_ip": {
            "ports": [
              "eth_regs_0/src_ip",
              "src_ip"
            ]
          },
          "eth_regs_0_src_mac": {
            "ports": [
              "eth_regs_0/src_mac",
              "src_mac"
            ]
          },
          "r_max_count_dout": {
            "ports": [
              "r_max_count/dout",
              "eth_buffer_0/r_max_count"
            ]
          },
          "rst_ps8_0_99M1_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn99",
              "eth_regs_0/s00_axi_aresetn"
            ]
          },
          "s00_axi_aclk_1": {
            "ports": [
              "s_axi_aclk99",
              "eth_regs_0/s00_axi_aclk"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "w_max_count/dout",
              "eth_buffer_0/w_max_count"
            ]
          }
        }
      },
      "ethWrapPort3": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "start": {
            "direction": "I"
          },
          "clk_256": {
            "type": "clk",
            "direction": "I"
          },
          "clk_125": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn99": {
            "type": "rst",
            "direction": "I"
          },
          "eth_start_trig": {
            "direction": "O"
          },
          "src_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "src_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "dst_ip": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dst_mac": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "Q_data_byte": {
            "type": "data",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Q_packet_count": {
            "type": "data",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "s_axi_aclk99": {
            "direction": "I"
          },
          "dina": {
            "direction": "I",
            "left": "255",
            "right": "0"
          }
        },
        "components": {
          "w_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_w_max_count_3",
            "xci_path": "ip\\design_1_w_max_count_3\\design_1_w_max_count_3.xci",
            "inst_hier_path": "ethWrapPort3/w_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "512"
              },
              "CONST_WIDTH": {
                "value": "10"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_8",
            "xci_path": "ip\\design_1_blk_mem_gen_0_8\\design_1_blk_mem_gen_0_8.xci",
            "inst_hier_path": "ethWrapPort3/blk_mem_gen_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "256"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "256"
              },
              "Write_Width_B": {
                "value": "256"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "r_max_count": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_r_max_count_3",
            "xci_path": "ip\\design_1_r_max_count_3\\design_1_r_max_count_3.xci",
            "inst_hier_path": "ethWrapPort3/r_max_count",
            "parameters": {
              "CONST_VAL": {
                "value": "16383"
              },
              "CONST_WIDTH": {
                "value": "15"
              }
            }
          },
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_c_shift_ram_0_12",
            "xci_path": "ip\\design_1_c_shift_ram_0_12\\design_1_c_shift_ram_0_12.xci",
            "inst_hier_path": "ethWrapPort3/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000"
              },
              "DefaultData": {
                "value": "00000000"
              },
              "Depth": {
                "value": "42"
              },
              "Width": {
                "value": "8"
              }
            }
          },
          "c_accum_0": {
            "vlnv": "xilinx.com:ip:c_accum:12.0",
            "xci_name": "design_1_c_accum_0_3",
            "xci_path": "ip\\design_1_c_accum_0_3\\design_1_c_accum_0_3.xci",
            "inst_hier_path": "ethWrapPort3/c_accum_0",
            "parameters": {
              "Bypass": {
                "value": "false"
              },
              "Input_Type": {
                "value": "Unsigned"
              },
              "Input_Width": {
                "value": "1"
              },
              "Output_Width": {
                "value": "32"
              }
            }
          },
          "eth_regs_0": {
            "vlnv": "user.org:user:eth_regs:1.0",
            "xci_name": "design_1_eth_regs_0_3",
            "xci_path": "ip\\design_1_eth_regs_0_3\\design_1_eth_regs_0_3.xci",
            "inst_hier_path": "ethWrapPort3/eth_regs_0"
          },
          "eth_buffer_0": {
            "vlnv": "xilinx.com:module_ref:eth_buffer:1.0",
            "xci_name": "design_1_eth_buffer_0_3",
            "xci_path": "ip\\design_1_eth_buffer_0_3\\design_1_eth_buffer_0_3.xci",
            "inst_hier_path": "ethWrapPort3/eth_buffer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "eth_buffer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "start": {
                "direction": "I"
              },
              "clk_fab": {
                "direction": "I"
              },
              "clk_eth": {
                "direction": "I"
              },
              "r_data": {
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "w_max_count": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "r_max_count": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "w_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "w_data_en": {
                "direction": "O"
              },
              "r_data_en": {
                "direction": "O"
              },
              "eth_start_trig": {
                "direction": "O"
              },
              "r_data_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "data_byte": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph2_M03_AXI": {
            "interface_ports": [
              "S00_AXI",
              "eth_regs_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "clk_125",
              "blk_mem_gen_0/clkb",
              "c_shift_ram_0/CLK",
              "c_accum_0/CLK",
              "eth_buffer_0/clk_eth"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "eth_buffer_0/r_data"
            ]
          },
          "c_accum_0_Q": {
            "ports": [
              "c_accum_0/Q",
              "Q_packet_count"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "Q_data_byte"
            ]
          },
          "chan1_accum_snap_sync": {
            "ports": [
              "start",
              "eth_buffer_0/start"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_256",
              "blk_mem_gen_0/clka",
              "eth_buffer_0/clk_fab"
            ]
          },
          "dina_1": {
            "ports": [
              "dina",
              "blk_mem_gen_0/dina"
            ]
          },
          "eth_buffer_0_data_byte": {
            "ports": [
              "eth_buffer_0/data_byte",
              "c_shift_ram_0/D"
            ]
          },
          "eth_buffer_0_eth_start_trig": {
            "ports": [
              "eth_buffer_0/eth_start_trig",
              "c_accum_0/B",
              "eth_start_trig"
            ]
          },
          "eth_buffer_0_r_data_addr": {
            "ports": [
              "eth_buffer_0/r_data_addr",
              "blk_mem_gen_0/addrb"
            ]
          },
          "eth_buffer_0_r_data_en": {
            "ports": [
              "eth_buffer_0/r_data_en",
              "blk_mem_gen_0/enb"
            ]
          },
          "eth_buffer_0_w_data_addr": {
            "ports": [
              "eth_buffer_0/w_data_addr",
              "blk_mem_gen_0/addra"
            ]
          },
          "eth_buffer_0_w_data_en": {
            "ports": [
              "eth_buffer_0/w_data_en",
              "blk_mem_gen_0/ena",
              "blk_mem_gen_0/wea"
            ]
          },
          "eth_regs_0_dst_ip": {
            "ports": [
              "eth_regs_0/dst_ip",
              "dst_ip"
            ]
          },
          "eth_regs_0_dst_mac": {
            "ports": [
              "eth_regs_0/dst_mac",
              "dst_mac"
            ]
          },
          "eth_regs_0_src_ip": {
            "ports": [
              "eth_regs_0/src_ip",
              "src_ip"
            ]
          },
          "eth_regs_0_src_mac": {
            "ports": [
              "eth_regs_0/src_mac",
              "src_mac"
            ]
          },
          "r_max_count_dout": {
            "ports": [
              "r_max_count/dout",
              "eth_buffer_0/r_max_count"
            ]
          },
          "rst_ps8_0_99M1_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn99",
              "eth_regs_0/s00_axi_aresetn"
            ]
          },
          "s00_axi_aclk_1": {
            "ports": [
              "s_axi_aclk99",
              "eth_regs_0/s00_axi_aclk"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "w_max_count/dout",
              "eth_buffer_0/w_max_count"
            ]
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip\\design_1_util_vector_logic_0_0\\design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "delay_1_eth_start": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_delay_1_eth_start_0",
        "xci_path": "ip\\design_1_delay_1_eth_start_0\\design_1_delay_1_eth_start_0.xci",
        "inst_hier_path": "delay_1_eth_start",
        "parameters": {
          "AsyncInitVal": {
            "value": "0"
          },
          "DefaultData": {
            "value": "0"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_1",
        "xci_path": "ip\\design_1_util_vector_logic_0_1\\design_1_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "xci_path": "ip\\design_1_util_vector_logic_1_0\\design_1_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "timestamp": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_timestamp_0",
        "xci_path": "ip\\design_1_timestamp_0\\design_1_timestamp_0.xci",
        "inst_hier_path": "timestamp",
        "parameters": {
          "AsyncInitVal": {
            "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
          },
          "DefaultData": {
            "value": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "94"
          }
        }
      },
      "udp_control": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk_256M": {
            "type": "clk",
            "direction": "I"
          },
          "packet_info": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "eth_start_chan1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "out_eth_start_chan1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "eth_start_chan2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "out_eth_start_chan2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "eth_start_chan3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "out_eth_start_chan3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aresetn256": {
            "type": "rst",
            "direction": "I"
          },
          "eth_start_chan4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "out_eth_start_chan4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "eth_sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk_125M": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "en_chan7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_en_chan7_1",
            "xci_path": "ip\\design_1_en_chan7_1\\design_1_en_chan7_1.xci",
            "inst_hier_path": "udp_control/en_chan7",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "we1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_we1_1",
            "xci_path": "ip\\design_1_we1_1\\design_1_we1_1.xci",
            "inst_hier_path": "udp_control/we1",
            "parameters": {
              "DIN_FROM": {
                "value": "17"
              },
              "DIN_TO": {
                "value": "17"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "we2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_we2_1",
            "xci_path": "ip\\design_1_we2_1\\design_1_we2_1.xci",
            "inst_hier_path": "udp_control/we2",
            "parameters": {
              "DIN_FROM": {
                "value": "18"
              },
              "DIN_TO": {
                "value": "18"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "we3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_we3_1",
            "xci_path": "ip\\design_1_we3_1\\design_1_we3_1.xci",
            "inst_hier_path": "udp_control/we3",
            "parameters": {
              "DIN_FROM": {
                "value": "19"
              },
              "DIN_TO": {
                "value": "19"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_1_8",
            "xci_path": "ip\\design_1_xlconcat_1_8\\design_1_xlconcat_1_8.xci",
            "inst_hier_path": "udp_control/xlconcat_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_2_9",
            "xci_path": "ip\\design_1_xlslice_2_9\\design_1_xlslice_2_9.xci",
            "inst_hier_path": "udp_control/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_1",
            "xci_path": "ip\\design_1_util_vector_logic_3_1\\design_1_util_vector_logic_3_1.xci",
            "inst_hier_path": "udp_control/util_vector_logic_3",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "en_chan0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_en_chan0_1",
            "xci_path": "ip\\design_1_en_chan0_1\\design_1_en_chan0_1.xci",
            "inst_hier_path": "udp_control/en_chan0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "en_chan1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_en_chan1_1",
            "xci_path": "ip\\design_1_en_chan1_1\\design_1_en_chan1_1.xci",
            "inst_hier_path": "udp_control/en_chan1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_4": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_4_1",
            "xci_path": "ip\\design_1_util_vector_logic_4_1\\design_1_util_vector_logic_4_1.xci",
            "inst_hier_path": "udp_control/util_vector_logic_4",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_5": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_5_1",
            "xci_path": "ip\\design_1_util_vector_logic_5_1\\design_1_util_vector_logic_5_1.xci",
            "inst_hier_path": "udp_control/util_vector_logic_5",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "en_chan2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_en_chan2_1",
            "xci_path": "ip\\design_1_en_chan2_1\\design_1_en_chan2_1.xci",
            "inst_hier_path": "udp_control/en_chan2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "en_chan3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_en_chan3_1",
            "xci_path": "ip\\design_1_en_chan3_1\\design_1_en_chan3_1.xci",
            "inst_hier_path": "udp_control/en_chan3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_7": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_7_1",
            "xci_path": "ip\\design_1_util_vector_logic_7_1\\design_1_util_vector_logic_7_1.xci",
            "inst_hier_path": "udp_control/util_vector_logic_7",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "en_chan4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_en_chan4_1",
            "xci_path": "ip\\design_1_en_chan4_1\\design_1_en_chan4_1.xci",
            "inst_hier_path": "udp_control/en_chan4",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_6_2",
            "xci_path": "ip\\design_1_xlconstant_6_2\\design_1_xlconstant_6_2.xci",
            "inst_hier_path": "udp_control/xlconstant_6"
          },
          "en_chan5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_en_chan5_1",
            "xci_path": "ip\\design_1_en_chan5_1\\design_1_en_chan5_1.xci",
            "inst_hier_path": "udp_control/en_chan5",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_8": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_8_9",
            "xci_path": "ip\\design_1_util_vector_logic_8_9\\design_1_util_vector_logic_8_9.xci",
            "inst_hier_path": "udp_control/util_vector_logic_8",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_9": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_9_1",
            "xci_path": "ip\\design_1_util_vector_logic_9_1\\design_1_util_vector_logic_9_1.xci",
            "inst_hier_path": "udp_control/util_vector_logic_9",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "gpio_udp_info_control": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_gpio_udp_info_control_1",
            "xci_path": "ip\\design_1_gpio_udp_info_control_1\\design_1_gpio_udp_info_control_1.xci",
            "inst_hier_path": "udp_control/gpio_udp_info_control",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "en_chan6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_en_chan6_1",
            "xci_path": "ip\\design_1_en_chan6_1\\design_1_en_chan6_1.xci",
            "inst_hier_path": "udp_control/en_chan6",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_6": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_6_1",
            "xci_path": "ip\\design_1_util_vector_logic_6_1\\design_1_util_vector_logic_6_1.xci",
            "inst_hier_path": "udp_control/util_vector_logic_6",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "chan_count_logic": {
            "ports": {
              "D": {
                "type": "data",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "q": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "Op1": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Op2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Op3": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk_125M": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "packet_info_chan1": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_packet_info_chan1_2",
                "xci_path": "ip\\design_1_packet_info_chan1_2\\design_1_packet_info_chan1_2.xci",
                "inst_hier_path": "udp_control/chan_count_logic/packet_info_chan1",
                "parameters": {
                  "CE": {
                    "value": "true"
                  },
                  "Depth": {
                    "value": "1"
                  }
                }
              },
              "packet_info_chan2": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_packet_info_chan2_2",
                "xci_path": "ip\\design_1_packet_info_chan2_2\\design_1_packet_info_chan2_2.xci",
                "inst_hier_path": "udp_control/chan_count_logic/packet_info_chan2",
                "parameters": {
                  "CE": {
                    "value": "true"
                  },
                  "Depth": {
                    "value": "1"
                  }
                }
              },
              "packet_info_chan3": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_packet_info_chan3_2",
                "xci_path": "ip\\design_1_packet_info_chan3_2\\design_1_packet_info_chan3_2.xci",
                "inst_hier_path": "udp_control/chan_count_logic/packet_info_chan3",
                "parameters": {
                  "CE": {
                    "value": "true"
                  },
                  "Depth": {
                    "value": "1"
                  }
                }
              },
              "packet_info_chan4": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_packet_info_chan4_2",
                "xci_path": "ip\\design_1_packet_info_chan4_2\\design_1_packet_info_chan4_2.xci",
                "inst_hier_path": "udp_control/chan_count_logic/packet_info_chan4",
                "parameters": {
                  "CE": {
                    "value": "true"
                  },
                  "Depth": {
                    "value": "1"
                  }
                }
              },
              "ce_info_1": {
                "ports": {
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_13": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_13_8",
                    "xci_path": "ip\\design_1_util_vector_logic_13_8\\design_1_util_vector_logic_13_8.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_1/util_vector_logic_13",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_8": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_8_10",
                    "xci_path": "ip\\design_1_util_vector_logic_8_10\\design_1_util_vector_logic_8_10.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_1/util_vector_logic_8",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_10": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_10_6",
                    "xci_path": "ip\\design_1_util_vector_logic_10_6\\design_1_util_vector_logic_10_6.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_1/util_vector_logic_10",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_11": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_11_2",
                    "xci_path": "ip\\design_1_util_vector_logic_11_2\\design_1_util_vector_logic_11_2.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_1/util_vector_logic_11",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "Op1_1": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_11/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_10/Op1"
                    ]
                  },
                  "Op3_1": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_8/Op2"
                    ]
                  },
                  "util_vector_logic_10_Res": {
                    "ports": [
                      "util_vector_logic_10/Res",
                      "util_vector_logic_13/Op1"
                    ]
                  },
                  "util_vector_logic_11_Res": {
                    "ports": [
                      "util_vector_logic_11/Res",
                      "util_vector_logic_13/Op2"
                    ]
                  },
                  "util_vector_logic_13_Res": {
                    "ports": [
                      "util_vector_logic_13/Res",
                      "util_vector_logic_8/Op1"
                    ]
                  },
                  "util_vector_logic_8_Res": {
                    "ports": [
                      "util_vector_logic_8/Res",
                      "Res"
                    ]
                  }
                }
              },
              "ce_info_2": {
                "ports": {
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_13": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_13_9",
                    "xci_path": "ip\\design_1_util_vector_logic_13_9\\design_1_util_vector_logic_13_9.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_2/util_vector_logic_13",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_8": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_8_11",
                    "xci_path": "ip\\design_1_util_vector_logic_8_11\\design_1_util_vector_logic_8_11.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_2/util_vector_logic_8",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_10": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_10_7",
                    "xci_path": "ip\\design_1_util_vector_logic_10_7\\design_1_util_vector_logic_10_7.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_2/util_vector_logic_10",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "Op1_1": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_13/Op2"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_10/Op1"
                    ]
                  },
                  "Op3_1": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_8/Op2"
                    ]
                  },
                  "util_vector_logic_10_Res": {
                    "ports": [
                      "util_vector_logic_10/Res",
                      "util_vector_logic_13/Op1"
                    ]
                  },
                  "util_vector_logic_13_Res": {
                    "ports": [
                      "util_vector_logic_13/Res",
                      "util_vector_logic_8/Op1"
                    ]
                  },
                  "util_vector_logic_8_Res": {
                    "ports": [
                      "util_vector_logic_8/Res",
                      "Res"
                    ]
                  }
                }
              },
              "ce_info_3": {
                "ports": {
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_13": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_13_10",
                    "xci_path": "ip\\design_1_util_vector_logic_13_10\\design_1_util_vector_logic_13_10.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_3/util_vector_logic_13",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_8": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_8_12",
                    "xci_path": "ip\\design_1_util_vector_logic_8_12\\design_1_util_vector_logic_8_12.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_3/util_vector_logic_8",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_10": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_10_8",
                    "xci_path": "ip\\design_1_util_vector_logic_10_8\\design_1_util_vector_logic_10_8.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_3/util_vector_logic_10",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "Op1_1": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_10/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_13/Op2"
                    ]
                  },
                  "Op3_1": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_8/Op2"
                    ]
                  },
                  "util_vector_logic_10_Res": {
                    "ports": [
                      "util_vector_logic_10/Res",
                      "util_vector_logic_13/Op1"
                    ]
                  },
                  "util_vector_logic_13_Res": {
                    "ports": [
                      "util_vector_logic_13/Res",
                      "util_vector_logic_8/Op1"
                    ]
                  },
                  "util_vector_logic_8_Res": {
                    "ports": [
                      "util_vector_logic_8/Res",
                      "Res"
                    ]
                  }
                }
              },
              "ce_info_4": {
                "ports": {
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_13": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_13_11",
                    "xci_path": "ip\\design_1_util_vector_logic_13_11\\design_1_util_vector_logic_13_11.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_4/util_vector_logic_13",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_8": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_8_13",
                    "xci_path": "ip\\design_1_util_vector_logic_8_13\\design_1_util_vector_logic_8_13.xci",
                    "inst_hier_path": "udp_control/chan_count_logic/ce_info_4/util_vector_logic_8",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "Op1_1": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_13/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_13/Op2"
                    ]
                  },
                  "Op3_1": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_8/Op2"
                    ]
                  },
                  "util_vector_logic_13_Res": {
                    "ports": [
                      "util_vector_logic_13/Res",
                      "util_vector_logic_8/Op1"
                    ]
                  },
                  "util_vector_logic_8_Res": {
                    "ports": [
                      "util_vector_logic_8/Res",
                      "Res"
                    ]
                  }
                }
              },
              "mux4_7": {
                "vlnv": "xilinx.com:module_ref:mux4:1.0",
                "xci_name": "design_1_mux4_7_2",
                "xci_path": "ip\\design_1_mux4_7_2\\design_1_mux4_7_2.xci",
                "inst_hier_path": "udp_control/chan_count_logic/mux4_7",
                "parameters": {
                  "width": {
                    "value": "16"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux4",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "d1": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "d2": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "d3": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "q": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              }
            },
            "nets": {
              "Net1": {
                "ports": [
                  "clk_125M",
                  "packet_info_chan3/CLK",
                  "packet_info_chan2/CLK",
                  "packet_info_chan1/CLK",
                  "packet_info_chan4/CLK",
                  "mux4_7/clk"
                ]
              },
              "ce_info_1_Res": {
                "ports": [
                  "ce_info_1/Res",
                  "packet_info_chan1/CE"
                ]
              },
              "ce_info_2_Res": {
                "ports": [
                  "ce_info_2/Res",
                  "packet_info_chan2/CE"
                ]
              },
              "ce_info_3_Res": {
                "ports": [
                  "ce_info_3/Res",
                  "packet_info_chan3/CE"
                ]
              },
              "mux4_7_q": {
                "ports": [
                  "mux4_7/q",
                  "q"
                ]
              },
              "packet_info_chan1_Q": {
                "ports": [
                  "packet_info_chan1/Q",
                  "mux4_7/d0"
                ]
              },
              "packet_info_chan2_Q": {
                "ports": [
                  "packet_info_chan2/Q",
                  "mux4_7/d1"
                ]
              },
              "packet_info_chan3_Q": {
                "ports": [
                  "packet_info_chan3/Q",
                  "mux4_7/d2"
                ]
              },
              "packet_info_chan4_Q": {
                "ports": [
                  "packet_info_chan4/Q",
                  "mux4_7/d3"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "mux4_7/sel"
                ]
              },
              "util_vector_logic_8_Res": {
                "ports": [
                  "ce_info_4/Res",
                  "packet_info_chan4/CE"
                ]
              },
              "we0_Dout": {
                "ports": [
                  "Op1",
                  "ce_info_4/Op1",
                  "ce_info_3/Op1",
                  "ce_info_2/Op1",
                  "ce_info_1/Op1"
                ]
              },
              "we1_Dout": {
                "ports": [
                  "Op2",
                  "ce_info_4/Op2",
                  "ce_info_3/Op2",
                  "ce_info_2/Op2",
                  "ce_info_1/Op2"
                ]
              },
              "we2_Dout": {
                "ports": [
                  "Op3",
                  "ce_info_4/Op3",
                  "ce_info_3/Op3",
                  "ce_info_2/Op3",
                  "ce_info_1/Op3"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "D",
                  "packet_info_chan2/D",
                  "packet_info_chan3/D",
                  "packet_info_chan4/D",
                  "packet_info_chan1/D"
                ]
              }
            }
          },
          "packet_info_logic": {
            "ports": {
              "D": {
                "type": "data",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "q": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "Op1": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Op2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "Op3": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk_125M": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "packet_info_chan1": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_packet_info_chan1_3",
                "xci_path": "ip\\design_1_packet_info_chan1_3\\design_1_packet_info_chan1_3.xci",
                "inst_hier_path": "udp_control/packet_info_logic/packet_info_chan1",
                "parameters": {
                  "CE": {
                    "value": "true"
                  },
                  "Depth": {
                    "value": "1"
                  }
                }
              },
              "packet_info_chan2": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_packet_info_chan2_3",
                "xci_path": "ip\\design_1_packet_info_chan2_3\\design_1_packet_info_chan2_3.xci",
                "inst_hier_path": "udp_control/packet_info_logic/packet_info_chan2",
                "parameters": {
                  "CE": {
                    "value": "true"
                  },
                  "Depth": {
                    "value": "1"
                  }
                }
              },
              "packet_info_chan3": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_packet_info_chan3_3",
                "xci_path": "ip\\design_1_packet_info_chan3_3\\design_1_packet_info_chan3_3.xci",
                "inst_hier_path": "udp_control/packet_info_logic/packet_info_chan3",
                "parameters": {
                  "CE": {
                    "value": "true"
                  },
                  "Depth": {
                    "value": "1"
                  }
                }
              },
              "packet_info_chan4": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "design_1_packet_info_chan4_3",
                "xci_path": "ip\\design_1_packet_info_chan4_3\\design_1_packet_info_chan4_3.xci",
                "inst_hier_path": "udp_control/packet_info_logic/packet_info_chan4",
                "parameters": {
                  "CE": {
                    "value": "true"
                  },
                  "Depth": {
                    "value": "1"
                  }
                }
              },
              "ce_info_1": {
                "ports": {
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_13": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_13_12",
                    "xci_path": "ip\\design_1_util_vector_logic_13_12\\design_1_util_vector_logic_13_12.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_1/util_vector_logic_13",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_8": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_8_14",
                    "xci_path": "ip\\design_1_util_vector_logic_8_14\\design_1_util_vector_logic_8_14.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_1/util_vector_logic_8",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_10": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_10_9",
                    "xci_path": "ip\\design_1_util_vector_logic_10_9\\design_1_util_vector_logic_10_9.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_1/util_vector_logic_10",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_11": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_11_3",
                    "xci_path": "ip\\design_1_util_vector_logic_11_3\\design_1_util_vector_logic_11_3.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_1/util_vector_logic_11",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "Op1_1": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_11/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_10/Op1"
                    ]
                  },
                  "Op3_1": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_8/Op2"
                    ]
                  },
                  "util_vector_logic_10_Res": {
                    "ports": [
                      "util_vector_logic_10/Res",
                      "util_vector_logic_13/Op1"
                    ]
                  },
                  "util_vector_logic_11_Res": {
                    "ports": [
                      "util_vector_logic_11/Res",
                      "util_vector_logic_13/Op2"
                    ]
                  },
                  "util_vector_logic_13_Res": {
                    "ports": [
                      "util_vector_logic_13/Res",
                      "util_vector_logic_8/Op1"
                    ]
                  },
                  "util_vector_logic_8_Res": {
                    "ports": [
                      "util_vector_logic_8/Res",
                      "Res"
                    ]
                  }
                }
              },
              "ce_info_2": {
                "ports": {
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_13": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_13_13",
                    "xci_path": "ip\\design_1_util_vector_logic_13_13\\design_1_util_vector_logic_13_13.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_2/util_vector_logic_13",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_8": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_8_15",
                    "xci_path": "ip\\design_1_util_vector_logic_8_15\\design_1_util_vector_logic_8_15.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_2/util_vector_logic_8",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_10": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_10_10",
                    "xci_path": "ip\\design_1_util_vector_logic_10_10\\design_1_util_vector_logic_10_10.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_2/util_vector_logic_10",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "Op1_1": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_13/Op2"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_10/Op1"
                    ]
                  },
                  "Op3_1": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_8/Op2"
                    ]
                  },
                  "util_vector_logic_10_Res": {
                    "ports": [
                      "util_vector_logic_10/Res",
                      "util_vector_logic_13/Op1"
                    ]
                  },
                  "util_vector_logic_13_Res": {
                    "ports": [
                      "util_vector_logic_13/Res",
                      "util_vector_logic_8/Op1"
                    ]
                  },
                  "util_vector_logic_8_Res": {
                    "ports": [
                      "util_vector_logic_8/Res",
                      "Res"
                    ]
                  }
                }
              },
              "ce_info_3": {
                "ports": {
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_13": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_13_14",
                    "xci_path": "ip\\design_1_util_vector_logic_13_14\\design_1_util_vector_logic_13_14.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_3/util_vector_logic_13",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_8": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_8_16",
                    "xci_path": "ip\\design_1_util_vector_logic_8_16\\design_1_util_vector_logic_8_16.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_3/util_vector_logic_8",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_10": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_10_11",
                    "xci_path": "ip\\design_1_util_vector_logic_10_11\\design_1_util_vector_logic_10_11.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_3/util_vector_logic_10",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "Op1_1": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_10/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_13/Op2"
                    ]
                  },
                  "Op3_1": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_8/Op2"
                    ]
                  },
                  "util_vector_logic_10_Res": {
                    "ports": [
                      "util_vector_logic_10/Res",
                      "util_vector_logic_13/Op1"
                    ]
                  },
                  "util_vector_logic_13_Res": {
                    "ports": [
                      "util_vector_logic_13/Res",
                      "util_vector_logic_8/Op1"
                    ]
                  },
                  "util_vector_logic_8_Res": {
                    "ports": [
                      "util_vector_logic_8/Res",
                      "Res"
                    ]
                  }
                }
              },
              "ce_info_4": {
                "ports": {
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_13": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_13_15",
                    "xci_path": "ip\\design_1_util_vector_logic_13_15\\design_1_util_vector_logic_13_15.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_4/util_vector_logic_13",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_8": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "design_1_util_vector_logic_8_17",
                    "xci_path": "ip\\design_1_util_vector_logic_8_17\\design_1_util_vector_logic_8_17.xci",
                    "inst_hier_path": "udp_control/packet_info_logic/ce_info_4/util_vector_logic_8",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "and"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "Op1_1": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_13/Op1"
                    ]
                  },
                  "Op2_1": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_13/Op2"
                    ]
                  },
                  "Op3_1": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_8/Op2"
                    ]
                  },
                  "util_vector_logic_13_Res": {
                    "ports": [
                      "util_vector_logic_13/Res",
                      "util_vector_logic_8/Op1"
                    ]
                  },
                  "util_vector_logic_8_Res": {
                    "ports": [
                      "util_vector_logic_8/Res",
                      "Res"
                    ]
                  }
                }
              },
              "mux4_7": {
                "vlnv": "xilinx.com:module_ref:mux4:1.0",
                "xci_name": "design_1_mux4_7_3",
                "xci_path": "ip\\design_1_mux4_7_3\\design_1_mux4_7_3.xci",
                "inst_hier_path": "udp_control/packet_info_logic/mux4_7",
                "parameters": {
                  "width": {
                    "value": "16"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux4",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "d0": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "d1": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "d2": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "d3": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "sel": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "q": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              }
            },
            "nets": {
              "Net1": {
                "ports": [
                  "clk_125M",
                  "packet_info_chan3/CLK",
                  "packet_info_chan2/CLK",
                  "packet_info_chan1/CLK",
                  "packet_info_chan4/CLK",
                  "mux4_7/clk"
                ]
              },
              "ce_info_1_Res": {
                "ports": [
                  "ce_info_1/Res",
                  "packet_info_chan1/CE"
                ]
              },
              "ce_info_2_Res": {
                "ports": [
                  "ce_info_2/Res",
                  "packet_info_chan2/CE"
                ]
              },
              "ce_info_3_Res": {
                "ports": [
                  "ce_info_3/Res",
                  "packet_info_chan3/CE"
                ]
              },
              "mux4_7_q": {
                "ports": [
                  "mux4_7/q",
                  "q"
                ]
              },
              "packet_info_chan1_Q": {
                "ports": [
                  "packet_info_chan1/Q",
                  "mux4_7/d0"
                ]
              },
              "packet_info_chan2_Q": {
                "ports": [
                  "packet_info_chan2/Q",
                  "mux4_7/d1"
                ]
              },
              "packet_info_chan3_Q": {
                "ports": [
                  "packet_info_chan3/Q",
                  "mux4_7/d2"
                ]
              },
              "packet_info_chan4_Q": {
                "ports": [
                  "packet_info_chan4/Q",
                  "mux4_7/d3"
                ]
              },
              "sel_1": {
                "ports": [
                  "sel",
                  "mux4_7/sel"
                ]
              },
              "util_vector_logic_8_Res": {
                "ports": [
                  "ce_info_4/Res",
                  "packet_info_chan4/CE"
                ]
              },
              "we0_Dout": {
                "ports": [
                  "Op1",
                  "ce_info_4/Op1",
                  "ce_info_3/Op1",
                  "ce_info_2/Op1",
                  "ce_info_1/Op1"
                ]
              },
              "we1_Dout": {
                "ports": [
                  "Op2",
                  "ce_info_4/Op2",
                  "ce_info_3/Op2",
                  "ce_info_2/Op2",
                  "ce_info_1/Op2"
                ]
              },
              "we2_Dout": {
                "ports": [
                  "Op3",
                  "ce_info_4/Op3",
                  "ce_info_3/Op3",
                  "ce_info_2/Op3",
                  "ce_info_1/Op3"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "D",
                  "packet_info_chan2/D",
                  "packet_info_chan3/D",
                  "packet_info_chan4/D",
                  "packet_info_chan1/D"
                ]
              }
            }
          },
          "we0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_we0_1",
            "xci_path": "ip\\design_1_we0_1\\design_1_we0_1.xci",
            "inst_hier_path": "udp_control/we0",
            "parameters": {
              "DIN_FROM": {
                "value": "16"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "d_flip_0": {
            "vlnv": "xilinx.com:module_ref:d_flip:1.0",
            "xci_name": "design_1_d_flip_0_1",
            "xci_path": "ip\\design_1_d_flip_0_1\\design_1_d_flip_0_1.xci",
            "inst_hier_path": "udp_control/d_flip_0",
            "parameters": {
              "width": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "d_flip",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "en": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "data_out": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "d_flip_1": {
            "vlnv": "xilinx.com:module_ref:d_flip:1.0",
            "xci_name": "design_1_d_flip_1_1",
            "xci_path": "ip\\design_1_d_flip_1_1\\design_1_d_flip_1_1.xci",
            "inst_hier_path": "udp_control/d_flip_1",
            "parameters": {
              "width": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "d_flip",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "en": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "data_out": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "d_flip_2": {
            "vlnv": "xilinx.com:module_ref:d_flip:1.0",
            "xci_name": "design_1_d_flip_2_1",
            "xci_path": "ip\\design_1_d_flip_2_1\\design_1_d_flip_2_1.xci",
            "inst_hier_path": "udp_control/d_flip_2",
            "parameters": {
              "width": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "d_flip",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "en": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "data_out": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "d_flip_3": {
            "vlnv": "xilinx.com:module_ref:d_flip:1.0",
            "xci_name": "design_1_d_flip_3_1",
            "xci_path": "ip\\design_1_d_flip_3_1\\design_1_d_flip_3_1.xci",
            "inst_hier_path": "udp_control/d_flip_3",
            "parameters": {
              "width": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "d_flip",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "en": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "data_out": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph2_M09_AXI": {
            "interface_ports": [
              "S_AXI",
              "gpio_udp_info_control/S_AXI"
            ]
          }
        },
        "nets": {
          "M04_ARESETN_1": {
            "ports": [
              "s_axi_aresetn256",
              "gpio_udp_info_control/s_axi_aresetn"
            ]
          },
          "Net2": {
            "ports": [
              "clk_125M",
              "packet_info_logic/clk_125M",
              "chan_count_logic/clk_125M"
            ]
          },
          "chan1_accum_snap_sync": {
            "ports": [
              "eth_start_chan1",
              "util_vector_logic_3/Op1"
            ]
          },
          "chan_count_logic_q": {
            "ports": [
              "chan_count_logic/q",
              "xlconcat_1/In0"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_256M",
              "gpio_udp_info_control/s_axi_aclk",
              "d_flip_0/clk",
              "d_flip_1/clk",
              "d_flip_2/clk",
              "d_flip_3/clk"
            ]
          },
          "d_flip_0_data_out": {
            "ports": [
              "d_flip_0/data_out",
              "util_vector_logic_3/Op2"
            ]
          },
          "d_flip_1_data_out": {
            "ports": [
              "d_flip_1/data_out",
              "util_vector_logic_4/Op2"
            ]
          },
          "d_flip_2_data_out": {
            "ports": [
              "d_flip_2/data_out",
              "util_vector_logic_5/Op2"
            ]
          },
          "d_flip_3_data_out": {
            "ports": [
              "d_flip_3/data_out",
              "util_vector_logic_6/Op2"
            ]
          },
          "en_chan0_Dout": {
            "ports": [
              "en_chan0/Dout",
              "d_flip_0/en"
            ]
          },
          "en_chan1_Dout": {
            "ports": [
              "en_chan1/Dout",
              "d_flip_0/rst"
            ]
          },
          "en_chan2_Dout": {
            "ports": [
              "en_chan2/Dout",
              "d_flip_1/en"
            ]
          },
          "en_chan3_Dout": {
            "ports": [
              "en_chan3/Dout",
              "d_flip_1/rst"
            ]
          },
          "en_chan4_Dout": {
            "ports": [
              "en_chan4/Dout",
              "d_flip_3/rst"
            ]
          },
          "en_chan5_Dout": {
            "ports": [
              "en_chan5/Dout",
              "d_flip_2/en"
            ]
          },
          "en_chan6_Dout": {
            "ports": [
              "en_chan6/Dout",
              "d_flip_2/rst"
            ]
          },
          "en_chan7_Dout": {
            "ports": [
              "en_chan7/Dout",
              "d_flip_3/en"
            ]
          },
          "eth_mux_sel_0_sel": {
            "ports": [
              "eth_sel",
              "packet_info_logic/sel",
              "chan_count_logic/sel"
            ]
          },
          "gpio_udp_info_control_gpio2_io_o": {
            "ports": [
              "gpio_udp_info_control/gpio2_io_o",
              "xlslice_2/Din",
              "we1/Din",
              "we2/Din",
              "we3/Din",
              "we0/Din"
            ]
          },
          "gpio_udp_info_control_gpio_io_o": {
            "ports": [
              "gpio_udp_info_control/gpio_io_o",
              "en_chan0/Din",
              "en_chan1/Din",
              "en_chan2/Din",
              "en_chan3/Din",
              "en_chan5/Din",
              "en_chan6/Din",
              "en_chan7/Din",
              "en_chan4/Din"
            ]
          },
          "mux4_7_q": {
            "ports": [
              "packet_info_logic/q",
              "xlconcat_1/In1"
            ]
          },
          "start_1": {
            "ports": [
              "eth_start_chan2",
              "util_vector_logic_4/Op1"
            ]
          },
          "start_2": {
            "ports": [
              "eth_start_chan3",
              "util_vector_logic_5/Op1"
            ]
          },
          "start_3": {
            "ports": [
              "eth_start_chan4",
              "util_vector_logic_6/Op1"
            ]
          },
          "start_4": {
            "ports": [
              "util_vector_logic_4/Res",
              "out_eth_start_chan2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "out_eth_start_chan1"
            ]
          },
          "util_vector_logic_5_Res": {
            "ports": [
              "util_vector_logic_5/Res",
              "out_eth_start_chan3"
            ]
          },
          "util_vector_logic_6_Res": {
            "ports": [
              "util_vector_logic_6/Res",
              "out_eth_start_chan4"
            ]
          },
          "util_vector_logic_7_Res": {
            "ports": [
              "util_vector_logic_7/Res",
              "packet_info_logic/Op3"
            ]
          },
          "util_vector_logic_8_Res": {
            "ports": [
              "util_vector_logic_8/Res",
              "chan_count_logic/Op3"
            ]
          },
          "util_vector_logic_9_Res": {
            "ports": [
              "util_vector_logic_9/Res",
              "util_vector_logic_7/Op1"
            ]
          },
          "we0_Dout": {
            "ports": [
              "we0/Dout",
              "packet_info_logic/Op1",
              "chan_count_logic/Op1"
            ]
          },
          "we1_Dout": {
            "ports": [
              "we1/Dout",
              "packet_info_logic/Op2",
              "chan_count_logic/Op2"
            ]
          },
          "we2_Dout": {
            "ports": [
              "we2/Dout",
              "util_vector_logic_9/Op1",
              "util_vector_logic_8/Op1"
            ]
          },
          "we3_Dout": {
            "ports": [
              "we3/Dout",
              "util_vector_logic_7/Op2",
              "util_vector_logic_8/Op2"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "packet_info"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "d_flip_0/data_in",
              "d_flip_1/data_in",
              "d_flip_2/data_in",
              "d_flip_3/data_in"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "packet_info_logic/D",
              "chan_count_logic/D"
            ]
          }
        }
      },
      "receive_timing_0": {
        "vlnv": "xilinx.com:user:receive_timing:1.0",
        "xci_name": "design_1_receive_timing_0_0",
        "xci_path": "ip\\design_1_receive_timing_0_0\\design_1_receive_timing_0_0.xci",
        "inst_hier_path": "receive_timing_0"
      },
      "eth_timing_ctrl": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_4",
        "xci_path": "ip\\design_1_axi_gpio_0_4\\design_1_axi_gpio_0_4.xci",
        "inst_hier_path": "eth_timing_ctrl",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "mapping_ADC_to_chan": {
        "ports": {
          "d0_Q": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d1_Q": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d2_Q": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d3_Q": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "q1": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "d0_I": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d1_I": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d2_I": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d3_I": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "q2": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "q3": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "q4": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "q5": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "gpio": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "q6": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "q7": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        },
        "components": {
          "slice_ADC_to_chan1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_slice_DAC229_T1_CH0_3",
            "xci_path": "ip\\design_1_slice_DAC229_T1_CH0_3\\design_1_slice_DAC229_T1_CH0_3.xci",
            "inst_hier_path": "mapping_ADC_to_chan/slice_ADC_to_chan1",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "slice_ADC_to_chan2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_slice_ADC224_T0_CH0_0",
            "xci_path": "ip\\design_1_slice_ADC224_T0_CH0_0\\design_1_slice_ADC224_T0_CH0_0.xci",
            "inst_hier_path": "mapping_ADC_to_chan/slice_ADC_to_chan2",
            "parameters": {
              "DIN_FROM": {
                "value": "11"
              },
              "DIN_TO": {
                "value": "10"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "slice_ADC_to_chan3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_slice_ADC224_T0_CH0_1",
            "xci_path": "ip\\design_1_slice_ADC224_T0_CH0_1\\design_1_slice_ADC224_T0_CH0_1.xci",
            "inst_hier_path": "mapping_ADC_to_chan/slice_ADC_to_chan3",
            "parameters": {
              "DIN_FROM": {
                "value": "13"
              },
              "DIN_TO": {
                "value": "12"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "slice_ADC_to_chan4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_slice_ADC225_T1_CH0_0",
            "xci_path": "ip\\design_1_slice_ADC225_T1_CH0_0\\design_1_slice_ADC225_T1_CH0_0.xci",
            "inst_hier_path": "mapping_ADC_to_chan/slice_ADC_to_chan4",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "14"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "mux4_ADC_to_chan4_Q": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_ADC224_T0_CH0_I_0",
            "xci_path": "ip\\design_1_mux4_ADC224_T0_CH0_I_0\\design_1_mux4_ADC224_T0_CH0_I_0.xci",
            "inst_hier_path": "mapping_ADC_to_chan/mux4_ADC_to_chan4_Q",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "mux4_ADC_to_chan3_I": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_ADC224_T0_CH0_Q_0",
            "xci_path": "ip\\design_1_mux4_ADC224_T0_CH0_Q_0\\design_1_mux4_ADC224_T0_CH0_Q_0.xci",
            "inst_hier_path": "mapping_ADC_to_chan/mux4_ADC_to_chan3_I",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "mux4_ADC_to_chan3_Q": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_ADC224_T0_CH1_I_0",
            "xci_path": "ip\\design_1_mux4_ADC224_T0_CH1_I_0\\design_1_mux4_ADC224_T0_CH1_I_0.xci",
            "inst_hier_path": "mapping_ADC_to_chan/mux4_ADC_to_chan3_Q",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "mux4_ADC_to_chan4_I": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_ADC224_T0_CH1_Q_0",
            "xci_path": "ip\\design_1_mux4_ADC224_T0_CH1_Q_0\\design_1_mux4_ADC224_T0_CH1_Q_0.xci",
            "inst_hier_path": "mapping_ADC_to_chan/mux4_ADC_to_chan4_I",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "mux4_ADC_to_chan1_I": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_DAC229_T1_CH0_2",
            "xci_path": "ip\\design_1_mux4_DAC229_T1_CH0_2\\design_1_mux4_DAC229_T1_CH0_2.xci",
            "inst_hier_path": "mapping_ADC_to_chan/mux4_ADC_to_chan1_I",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "mux4_ADC_to_chan1_Q": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_DAC229_T1_CH1_1",
            "xci_path": "ip\\design_1_mux4_DAC229_T1_CH1_1\\design_1_mux4_DAC229_T1_CH1_1.xci",
            "inst_hier_path": "mapping_ADC_to_chan/mux4_ADC_to_chan1_Q",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "mux4_ADC_to_chan2_I": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_DAC229_T1_CH2_0",
            "xci_path": "ip\\design_1_mux4_DAC229_T1_CH2_0\\design_1_mux4_DAC229_T1_CH2_0.xci",
            "inst_hier_path": "mapping_ADC_to_chan/mux4_ADC_to_chan2_I",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "mux4_ADC_to_chan2_Q": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_DAC229_T1_CH3_0",
            "xci_path": "ip\\design_1_mux4_DAC229_T1_CH3_0\\design_1_mux4_DAC229_T1_CH3_0.xci",
            "inst_hier_path": "mapping_ADC_to_chan/mux4_ADC_to_chan2_Q",
            "parameters": {
              "width": {
                "value": "64"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "ADC_data_im_1": {
            "ports": [
              "mux4_ADC_to_chan1_Q/q",
              "q"
            ]
          },
          "ADC_data_im_2": {
            "ports": [
              "mux4_ADC_to_chan2_Q/q",
              "q3"
            ]
          },
          "ADC_data_im_3": {
            "ports": [
              "mux4_ADC_to_chan3_Q/q",
              "q1"
            ]
          },
          "ADC_data_im_4": {
            "ports": [
              "mux4_ADC_to_chan4_Q/q",
              "q7"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk",
              "mux4_ADC_to_chan4_Q/clk",
              "mux4_ADC_to_chan3_I/clk",
              "mux4_ADC_to_chan3_Q/clk",
              "mux4_ADC_to_chan4_I/clk",
              "mux4_ADC_to_chan1_I/clk",
              "mux4_ADC_to_chan1_Q/clk",
              "mux4_ADC_to_chan2_I/clk",
              "mux4_ADC_to_chan2_Q/clk"
            ]
          },
          "eth_timing_ctrl_gpio2_io_o": {
            "ports": [
              "gpio",
              "slice_ADC_to_chan2/Din",
              "slice_ADC_to_chan3/Din",
              "slice_ADC_to_chan4/Din",
              "slice_ADC_to_chan1/Din"
            ]
          },
          "mux4_ADC_to_chan1_I_q": {
            "ports": [
              "mux4_ADC_to_chan1_I/q",
              "q2"
            ]
          },
          "mux4_ADC_to_chan2_I_q": {
            "ports": [
              "mux4_ADC_to_chan2_I/q",
              "q6"
            ]
          },
          "mux4_ADC_to_chan3_I_q": {
            "ports": [
              "mux4_ADC_to_chan3_I/q",
              "q5"
            ]
          },
          "mux4_ADC_to_chan4_I_q": {
            "ports": [
              "mux4_ADC_to_chan4_I/q",
              "q4"
            ]
          },
          "slice_ADC224_T0_CH0_Dout": {
            "ports": [
              "slice_ADC_to_chan1/Dout",
              "mux4_ADC_to_chan1_I/sel",
              "mux4_ADC_to_chan1_Q/sel"
            ]
          },
          "slice_ADC224_T0_CH1_Dout": {
            "ports": [
              "slice_ADC_to_chan2/Dout",
              "mux4_ADC_to_chan2_I/sel",
              "mux4_ADC_to_chan2_Q/sel"
            ]
          },
          "slice_ADC225_T1_CH0_Dout": {
            "ports": [
              "slice_ADC_to_chan3/Dout",
              "mux4_ADC_to_chan3_I/sel",
              "mux4_ADC_to_chan3_Q/sel"
            ]
          },
          "slice_ADC225_T1_CH1_Dout": {
            "ports": [
              "slice_ADC_to_chan4/Dout",
              "mux4_ADC_to_chan4_Q/sel",
              "mux4_ADC_to_chan4_I/sel"
            ]
          },
          "usp_rf_data_converter_0_m00_axis_tdata": {
            "ports": [
              "d0_I",
              "mux4_ADC_to_chan3_I/d0",
              "mux4_ADC_to_chan4_I/d0",
              "mux4_ADC_to_chan1_I/d0",
              "mux4_ADC_to_chan2_I/d0"
            ]
          },
          "usp_rf_data_converter_0_m01_axis_tdata": {
            "ports": [
              "d0_Q",
              "mux4_ADC_to_chan4_Q/d0",
              "mux4_ADC_to_chan3_Q/d0",
              "mux4_ADC_to_chan1_Q/d0",
              "mux4_ADC_to_chan2_Q/d0"
            ]
          },
          "usp_rf_data_converter_0_m02_axis_tdata": {
            "ports": [
              "d1_I",
              "mux4_ADC_to_chan3_I/d1",
              "mux4_ADC_to_chan4_I/d1",
              "mux4_ADC_to_chan1_I/d1",
              "mux4_ADC_to_chan2_I/d1"
            ]
          },
          "usp_rf_data_converter_0_m03_axis_tdata": {
            "ports": [
              "d1_Q",
              "mux4_ADC_to_chan4_Q/d1",
              "mux4_ADC_to_chan3_Q/d1",
              "mux4_ADC_to_chan1_Q/d1",
              "mux4_ADC_to_chan2_Q/d1"
            ]
          },
          "usp_rf_data_converter_0_m10_axis_tdata": {
            "ports": [
              "d2_I",
              "mux4_ADC_to_chan3_I/d2",
              "mux4_ADC_to_chan4_I/d2",
              "mux4_ADC_to_chan1_I/d2",
              "mux4_ADC_to_chan2_I/d2"
            ]
          },
          "usp_rf_data_converter_0_m11_axis_tdata": {
            "ports": [
              "d2_Q",
              "mux4_ADC_to_chan4_Q/d2",
              "mux4_ADC_to_chan3_Q/d2",
              "mux4_ADC_to_chan1_Q/d2",
              "mux4_ADC_to_chan2_Q/d2"
            ]
          },
          "usp_rf_data_converter_0_m12_axis_tdata": {
            "ports": [
              "d3_I",
              "mux4_ADC_to_chan3_I/d3",
              "mux4_ADC_to_chan4_I/d3",
              "mux4_ADC_to_chan1_I/d3",
              "mux4_ADC_to_chan2_I/d3"
            ]
          },
          "usp_rf_data_converter_0_m13_axis_tdata": {
            "ports": [
              "d3_Q",
              "mux4_ADC_to_chan4_Q/d3",
              "mux4_ADC_to_chan3_Q/d3",
              "mux4_ADC_to_chan1_Q/d3",
              "mux4_ADC_to_chan2_Q/d3"
            ]
          }
        }
      },
      "mapping_chan_to_DAC": {
        "ports": {
          "d0": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "gpio": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "q1": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "q2": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "q3": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        },
        "components": {
          "slice_chan_to_DAC1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_we_even_1_7",
            "xci_path": "ip\\design_1_we_even_1_7\\design_1_we_even_1_7.xci",
            "inst_hier_path": "mapping_chan_to_DAC/slice_chan_to_DAC1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "slice_chan_to_DAC2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_slice_DAC229_T1_CH0_0",
            "xci_path": "ip\\design_1_slice_DAC229_T1_CH0_0\\design_1_slice_DAC229_T1_CH0_0.xci",
            "inst_hier_path": "mapping_chan_to_DAC/slice_chan_to_DAC2",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "slice_chan_to_DAC3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_slice_DAC229_T1_CH0_2",
            "xci_path": "ip\\design_1_slice_DAC229_T1_CH0_2\\design_1_slice_DAC229_T1_CH0_2.xci",
            "inst_hier_path": "mapping_chan_to_DAC/slice_chan_to_DAC3",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "slice_chan_to_DAC4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_slice_DAC229_T1_CH0_1",
            "xci_path": "ip\\design_1_slice_DAC229_T1_CH0_1\\design_1_slice_DAC229_T1_CH0_1.xci",
            "inst_hier_path": "mapping_chan_to_DAC/slice_chan_to_DAC4",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "mux4_chan_to_DAC2": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_DAC229_T1_CH0_0",
            "xci_path": "ip\\design_1_mux4_DAC229_T1_CH0_0\\design_1_mux4_DAC229_T1_CH0_0.xci",
            "inst_hier_path": "mapping_chan_to_DAC/mux4_chan_to_DAC2",
            "parameters": {
              "width": {
                "value": "128"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "127",
                "right": "0"
              }
            }
          },
          "mux4_chan_to_DAC3": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_DAC229_T1_CH0_1",
            "xci_path": "ip\\design_1_mux4_DAC229_T1_CH0_1\\design_1_mux4_DAC229_T1_CH0_1.xci",
            "inst_hier_path": "mapping_chan_to_DAC/mux4_chan_to_DAC3",
            "parameters": {
              "width": {
                "value": "128"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "127",
                "right": "0"
              }
            }
          },
          "mux4_chan_to_DAC4": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_DAC229_T1_CH1_0",
            "xci_path": "ip\\design_1_mux4_DAC229_T1_CH1_0\\design_1_mux4_DAC229_T1_CH1_0.xci",
            "inst_hier_path": "mapping_chan_to_DAC/mux4_chan_to_DAC4",
            "parameters": {
              "width": {
                "value": "128"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "127",
                "right": "0"
              }
            }
          },
          "mux4_chan_to_DAC1": {
            "vlnv": "xilinx.com:module_ref:mux4:1.0",
            "xci_name": "design_1_mux4_src_ip_0",
            "xci_path": "ip\\design_1_mux4_src_ip_0\\design_1_mux4_src_ip_0.xci",
            "inst_hier_path": "mapping_chan_to_DAC/mux4_chan_to_DAC1",
            "parameters": {
              "width": {
                "value": "128"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d0": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d1": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d2": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "d3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "q": {
                "direction": "O",
                "left": "127",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "chan1_to_DAC": {
            "ports": [
              "d0",
              "mux4_chan_to_DAC2/d0",
              "mux4_chan_to_DAC3/d0",
              "mux4_chan_to_DAC4/d0",
              "mux4_chan_to_DAC1/d0"
            ]
          },
          "chan2_to_DAC": {
            "ports": [
              "d1",
              "mux4_chan_to_DAC2/d1",
              "mux4_chan_to_DAC3/d1",
              "mux4_chan_to_DAC4/d1",
              "mux4_chan_to_DAC1/d1"
            ]
          },
          "chan3_to_DAC": {
            "ports": [
              "d2",
              "mux4_chan_to_DAC2/d2",
              "mux4_chan_to_DAC3/d2",
              "mux4_chan_to_DAC4/d2",
              "mux4_chan_to_DAC1/d2"
            ]
          },
          "chan4_to_DAC": {
            "ports": [
              "d3",
              "mux4_chan_to_DAC2/d3",
              "mux4_chan_to_DAC3/d3",
              "mux4_chan_to_DAC4/d3",
              "mux4_chan_to_DAC1/d3"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk",
              "mux4_chan_to_DAC2/clk",
              "mux4_chan_to_DAC3/clk",
              "mux4_chan_to_DAC4/clk",
              "mux4_chan_to_DAC1/clk"
            ]
          },
          "eth_timing_ctrl_gpio2_io_o": {
            "ports": [
              "gpio",
              "slice_chan_to_DAC2/Din",
              "slice_chan_to_DAC3/Din",
              "slice_chan_to_DAC4/Din",
              "slice_chan_to_DAC1/Din"
            ]
          },
          "mux4_DAC229_T1_CH0_q": {
            "ports": [
              "mux4_chan_to_DAC1/q",
              "q"
            ]
          },
          "mux4_DAC229_T1_CH1_q": {
            "ports": [
              "mux4_chan_to_DAC2/q",
              "q1"
            ]
          },
          "mux4_DAC229_T1_CH2_q": {
            "ports": [
              "mux4_chan_to_DAC3/q",
              "q2"
            ]
          },
          "mux4_DAC229_T1_CH3_q": {
            "ports": [
              "mux4_chan_to_DAC4/q",
              "q3"
            ]
          },
          "slice_DAC229_T1_CH0_Dout": {
            "ports": [
              "slice_chan_to_DAC1/Dout",
              "mux4_chan_to_DAC1/sel"
            ]
          },
          "slice_DAC229_T1_CH1_Dout": {
            "ports": [
              "slice_chan_to_DAC2/Dout",
              "mux4_chan_to_DAC2/sel"
            ]
          },
          "slice_DAC229_T1_CH2_Dout": {
            "ports": [
              "slice_chan_to_DAC4/Dout",
              "mux4_chan_to_DAC4/sel"
            ]
          },
          "slice_DAC229_T1_CH3_Dout": {
            "ports": [
              "slice_chan_to_DAC3/Dout",
              "mux4_chan_to_DAC3/sel"
            ]
          }
        }
      },
      "ethernet_top_0": {
        "vlnv": "xilinx.com:module_ref:ethernet_top_2:1.0",
        "xci_name": "design_1_ethernet_top_port_3_0",
        "xci_path": "ip\\design_1_ethernet_top_port_3_0\\design_1_ethernet_top_port_3_0.xci",
        "inst_hier_path": "ethernet_top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ethernet_top_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk125MHz": {
            "direction": "I"
          },
          "switches": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "leds": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "user_start_eth": {
            "direction": "I"
          },
          "i_raw_data_user": {
            "direction": "O"
          },
          "i_raw_data_valid": {
            "direction": "O"
          },
          "i_raw_data_enable": {
            "direction": "O"
          },
          "i_busy": {
            "direction": "O"
          },
          "eth_src_mac": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "eth_dst_mac": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "ip_src_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ip_dst_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "eth_rst_b": {
            "direction": "O"
          },
          "eth_mdc": {
            "direction": "O"
          },
          "eth_mdio": {
            "direction": "IO"
          },
          "eth_rxck": {
            "direction": "I"
          },
          "eth_rxctl": {
            "direction": "I"
          },
          "eth_rxd": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "eth_txck": {
            "direction": "O"
          },
          "eth_txctl": {
            "direction": "O"
          },
          "eth_txd": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "data_0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "timing_data": {
            "direction": "I",
            "left": "95",
            "right": "0"
          },
          "packet_info": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "packet_count": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "eth_mux_sel_0": {
        "vlnv": "xilinx.com:module_ref:eth_mux_sel:1.0",
        "xci_name": "design_1_eth_mux_sel_0_0",
        "xci_path": "ip\\design_1_eth_mux_sel_0_0\\design_1_eth_mux_sel_0_0.xci",
        "inst_hier_path": "eth_mux_sel_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "eth_mux_sel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c": {
            "direction": "I"
          },
          "d": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "sel": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "e": {
            "direction": "O"
          }
        }
      },
      "mux4_src_ip": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "design_1_mux4_0_0",
        "xci_path": "ip\\design_1_mux4_0_0\\design_1_mux4_0_0.xci",
        "inst_hier_path": "mux4_src_ip",
        "parameters": {
          "width": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux4_src_mac": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "design_1_mux4_0_1",
        "xci_path": "ip\\design_1_mux4_0_1\\design_1_mux4_0_1.xci",
        "inst_hier_path": "mux4_src_mac",
        "parameters": {
          "width": {
            "value": "48"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "47",
            "right": "0"
          }
        }
      },
      "mux4_dst_ip": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "design_1_mux4_0_2",
        "xci_path": "ip\\design_1_mux4_0_2\\design_1_mux4_0_2.xci",
        "inst_hier_path": "mux4_dst_ip",
        "parameters": {
          "width": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux4_databyte": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "design_1_mux4_0_3",
        "xci_path": "ip\\design_1_mux4_0_3\\design_1_mux4_0_3.xci",
        "inst_hier_path": "mux4_databyte",
        "parameters": {
          "width": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "mux4_dst_mac": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "design_1_mux4_1_0",
        "xci_path": "ip\\design_1_mux4_1_0\\design_1_mux4_1_0.xci",
        "inst_hier_path": "mux4_dst_mac",
        "parameters": {
          "width": {
            "value": "48"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "47",
            "right": "0"
          }
        }
      },
      "mux4_packet_count": {
        "vlnv": "xilinx.com:module_ref:mux4:1.0",
        "xci_name": "design_1_mux4_1_1",
        "xci_path": "ip\\design_1_mux4_1_1\\design_1_mux4_1_1.xci",
        "inst_hier_path": "mux4_packet_count",
        "parameters": {
          "width": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "d3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN1_D_0_1": {
        "interface_ports": [
          "ref_clk",
          "clk_wiz_2/CLK_IN1_D"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "ethWrapPort2/S00_AXI",
          "ps8_0_axi_periph99M/M47_AXI"
        ]
      },
      "S_AXI_1": {
        "interface_ports": [
          "chan1/S_AXI_bram_ctrl_0",
          "ps8_0_axi_periph256M/M00_AXI"
        ]
      },
      "S_AXI_bram_ctrl_1_1": {
        "interface_ports": [
          "chan2/S_AXI_bram_ctrl_1",
          "ps8_0_axi_periph256M/M04_AXI"
        ]
      },
      "S_AXI_bram_ctrl_1_2": {
        "interface_ports": [
          "chan3/S_AXI_bram_ctrl_1",
          "ps8_0_axi_periph256M/M06_AXI"
        ]
      },
      "S_AXI_gpio_10_1": {
        "interface_ports": [
          "chan1/S_AXI_gpio_10",
          "ps8_0_axi_periph99M/M07_AXI"
        ]
      },
      "S_AXI_gpio_7_1": {
        "interface_ports": [
          "chan2/S_AXI_gpio_7",
          "ps8_0_axi_periph99M/M14_AXI"
        ]
      },
      "S_AXI_gpio_9_1": {
        "interface_ports": [
          "chan1/S_AXI_gpio_9",
          "ps8_0_axi_periph99M/M04_AXI"
        ]
      },
      "adc0_clk_1": {
        "interface_ports": [
          "adc0_clk",
          "usp_rf_data_converter_0/adc0_clk"
        ]
      },
      "adc1_clk_1": {
        "interface_ports": [
          "adc1_clk",
          "usp_rf_data_converter_0/adc1_clk"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_rtl",
          "axi_iic_0/IIC"
        ]
      },
      "dac1_clk_1": {
        "interface_ports": [
          "dac1_clk",
          "usp_rf_data_converter_0/dac1_clk"
        ]
      },
      "default_sysclk2_125mhz_1": {
        "interface_ports": [
          "default_sysclk2_125mhz",
          "clk_wiz_125MHz/CLK_IN1_D"
        ]
      },
      "gmii_to_rgmii_0_MDIO_PHY": {
        "interface_ports": [
          "mdio_io_port_0",
          "gmii_to_rgmii_0/MDIO_PHY"
        ]
      },
      "gmii_to_rgmii_0_RGMII": {
        "interface_ports": [
          "rgmii_port_0",
          "gmii_to_rgmii_0/RGMII"
        ]
      },
      "ps8_0_axi_periph1_M01_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph256M/M01_AXI",
          "chan1/S_AXI_bram_ctrl_1"
        ]
      },
      "ps8_0_axi_periph256M_M02_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph256M/M02_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "ps8_0_axi_periph256M_M03_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph256M/M03_AXI",
          "chan2/S_AXI_bram_ctrl_0"
        ]
      },
      "ps8_0_axi_periph256M_M05_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph256M/M05_AXI",
          "chan3/S_AXI_bram_ctrl_0"
        ]
      },
      "ps8_0_axi_periph256M_M07_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph256M/M07_AXI",
          "chan4/S_AXI_bram_ctrl_0"
        ]
      },
      "ps8_0_axi_periph256M_M08_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph256M/M08_AXI",
          "chan4/S_AXI_bram_ctrl_1"
        ]
      },
      "ps8_0_axi_periph256M_M09_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph256M/M09_AXI",
          "udp_control/S_AXI"
        ]
      },
      "ps8_0_axi_periph99M_M13_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M13_AXI",
          "chan2/S_AXI_gpio_6"
        ]
      },
      "ps8_0_axi_periph99M_M15_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M15_AXI",
          "chan2/S_AXI_gpio_8"
        ]
      },
      "ps8_0_axi_periph99M_M16_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M16_AXI",
          "chan2/S_AXI_gpio_9"
        ]
      },
      "ps8_0_axi_periph99M_M17_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M17_AXI",
          "chan2/S_AXI_gpio_0"
        ]
      },
      "ps8_0_axi_periph99M_M18_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M18_AXI",
          "chan2/S_AXI_gpio_1"
        ]
      },
      "ps8_0_axi_periph99M_M19_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M19_AXI",
          "chan2/S_AXI_gpio_2"
        ]
      },
      "ps8_0_axi_periph99M_M20_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M20_AXI",
          "chan2/S_AXI_gpio_3"
        ]
      },
      "ps8_0_axi_periph99M_M21_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M21_AXI",
          "chan2/S_AXI_gpio_4"
        ]
      },
      "ps8_0_axi_periph99M_M22_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M22_AXI",
          "chan2/S_AXI_gpio_10"
        ]
      },
      "ps8_0_axi_periph99M_M23_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M23_AXI",
          "chan2/S_AXI_gpio_5"
        ]
      },
      "ps8_0_axi_periph99M_M24_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M24_AXI",
          "chan3/S_AXI_gpio_6"
        ]
      },
      "ps8_0_axi_periph99M_M25_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M25_AXI",
          "chan3/S_AXI_gpio_7"
        ]
      },
      "ps8_0_axi_periph99M_M26_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M26_AXI",
          "chan3/S_AXI_gpio_8"
        ]
      },
      "ps8_0_axi_periph99M_M27_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M27_AXI",
          "chan3/S_AXI_gpio_9"
        ]
      },
      "ps8_0_axi_periph99M_M28_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M28_AXI",
          "chan3/S_AXI_gpio_0"
        ]
      },
      "ps8_0_axi_periph99M_M29_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M29_AXI",
          "chan3/S_AXI_gpio_1"
        ]
      },
      "ps8_0_axi_periph99M_M30_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M30_AXI",
          "chan3/S_AXI_gpio_2"
        ]
      },
      "ps8_0_axi_periph99M_M31_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M31_AXI",
          "chan3/S_AXI_gpio_3"
        ]
      },
      "ps8_0_axi_periph99M_M32_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M32_AXI",
          "chan3/S_AXI_gpio_4"
        ]
      },
      "ps8_0_axi_periph99M_M33_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M33_AXI",
          "chan3/S_AXI_gpio_10"
        ]
      },
      "ps8_0_axi_periph99M_M34_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M34_AXI",
          "chan3/S_AXI_gpio_5"
        ]
      },
      "ps8_0_axi_periph99M_M35_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M35_AXI",
          "chan4/S_AXI_gpio_6"
        ]
      },
      "ps8_0_axi_periph99M_M36_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M36_AXI",
          "chan4/S_AXI_gpio_7"
        ]
      },
      "ps8_0_axi_periph99M_M37_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M37_AXI",
          "chan4/S_AXI_gpio_8"
        ]
      },
      "ps8_0_axi_periph99M_M38_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M38_AXI",
          "chan4/S_AXI_gpio_9"
        ]
      },
      "ps8_0_axi_periph99M_M39_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M39_AXI",
          "chan4/S_AXI_gpio_0"
        ]
      },
      "ps8_0_axi_periph99M_M40_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M40_AXI",
          "chan4/S_AXI_gpio_1"
        ]
      },
      "ps8_0_axi_periph99M_M41_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M41_AXI",
          "chan4/S_AXI_gpio_2"
        ]
      },
      "ps8_0_axi_periph99M_M42_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M42_AXI",
          "chan4/S_AXI_gpio_3"
        ]
      },
      "ps8_0_axi_periph99M_M43_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M43_AXI",
          "chan4/S_AXI_gpio_4"
        ]
      },
      "ps8_0_axi_periph99M_M44_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M44_AXI",
          "chan4/S_AXI_gpio_10"
        ]
      },
      "ps8_0_axi_periph99M_M45_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M45_AXI",
          "chan4/S_AXI_gpio_5"
        ]
      },
      "ps8_0_axi_periph99M_M46_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M46_AXI",
          "ethWrapPort1/S00_AXI"
        ]
      },
      "ps8_0_axi_periph99M_M48_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M48_AXI",
          "ethWrapPort3/S00_AXI"
        ]
      },
      "ps8_0_axi_periph99M_M49_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M49_AXI",
          "eth_timing_ctrl/S_AXI"
        ]
      },
      "ps8_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M00_AXI",
          "chan1/S_AXI_gpio_0"
        ]
      },
      "ps8_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M01_AXI",
          "usp_rf_data_converter_0/s_axi"
        ]
      },
      "ps8_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M02_AXI",
          "chan1/S_AXI_gpio_1"
        ]
      },
      "ps8_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M03_AXI",
          "chan1/S_AXI_gpio_2"
        ]
      },
      "ps8_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M05_AXI",
          "chan1/S_AXI_gpio_3"
        ]
      },
      "ps8_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M06_AXI",
          "chan1/S_AXI_gpio_4"
        ]
      },
      "ps8_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M08_AXI",
          "chan1/S_AXI_gpio_5"
        ]
      },
      "ps8_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M09_AXI",
          "ethWrapPort0/S00_AXI"
        ]
      },
      "ps8_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M10_AXI",
          "chan1/S_AXI_gpio_6"
        ]
      },
      "ps8_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M11_AXI",
          "chan1/S_AXI_gpio_7"
        ]
      },
      "ps8_0_axi_periph_M12_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph99M/M12_AXI",
          "chan1/S_AXI_gpio_8"
        ]
      },
      "sysref_in_1": {
        "interface_ports": [
          "sysref_in",
          "usp_rf_data_converter_0/sysref_in"
        ]
      },
      "usp_rf_data_converter_0_vout10": {
        "interface_ports": [
          "vout10",
          "usp_rf_data_converter_0/vout10"
        ]
      },
      "usp_rf_data_converter_0_vout11": {
        "interface_ports": [
          "vout11",
          "usp_rf_data_converter_0/vout11"
        ]
      },
      "usp_rf_data_converter_0_vout12": {
        "interface_ports": [
          "vout12",
          "usp_rf_data_converter_0/vout12"
        ]
      },
      "usp_rf_data_converter_0_vout13": {
        "interface_ports": [
          "vout13",
          "usp_rf_data_converter_0/vout13"
        ]
      },
      "vin0_01_1": {
        "interface_ports": [
          "vin0_01",
          "usp_rf_data_converter_0/vin0_01"
        ]
      },
      "vin0_23_1": {
        "interface_ports": [
          "vin0_23",
          "usp_rf_data_converter_0/vin0_23"
        ]
      },
      "vin1_01_1": {
        "interface_ports": [
          "vin1_01",
          "usp_rf_data_converter_0/vin1_01"
        ]
      },
      "vin1_23_1": {
        "interface_ports": [
          "vin1_23",
          "usp_rf_data_converter_0/vin1_23"
        ]
      },
      "zynq_ultra_ps_e_0_GMII_ENET0": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/GMII_ENET0",
          "gmii_to_rgmii_0/GMII"
        ]
      },
      "zynq_ultra_ps_e_0_MDIO_ENET0": {
        "interface_ports": [
          "gmii_to_rgmii_0/MDIO_GEM",
          "zynq_ultra_ps_e_0/MDIO_ENET0"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
          "ps8_0_axi_periph256M/S00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD",
          "ps8_0_axi_periph99M/S00_AXI"
        ]
      }
    },
    "nets": {
      "ADC_data_im_1": {
        "ports": [
          "mapping_ADC_to_chan/q",
          "chan1/ADC_data_im"
        ]
      },
      "ADC_data_im_2": {
        "ports": [
          "mapping_ADC_to_chan/q3",
          "chan2/ADC_data_im"
        ]
      },
      "ADC_data_im_3": {
        "ports": [
          "mapping_ADC_to_chan/q1",
          "chan3/ADC_data_im"
        ]
      },
      "ADC_data_im_4": {
        "ports": [
          "mapping_ADC_to_chan/q7",
          "chan4/ADC_data_im"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "rst_ps8_0_99M/interconnect_aresetn",
          "ps8_0_axi_periph256M/ARESETN",
          "ps8_0_axi_periph99M/ARESETN"
        ]
      },
      "Net12": {
        "ports": [
          "eth_mdio_3",
          "ethernet_top_0/eth_mdio"
        ]
      },
      "chan1_start_chan1": {
        "ports": [
          "chan1/start_chan1",
          "receive_timing_0/start"
        ]
      },
      "chan1_to_DAC": {
        "ports": [
          "chan1/to_DAC",
          "mapping_chan_to_DAC/d0"
        ]
      },
      "chan2_acc_tvalid_eth": {
        "ports": [
          "chan2/acc_tvalid_eth",
          "ethWrapPort1/start"
        ]
      },
      "chan2_to_DAC": {
        "ports": [
          "chan2/to_DAC",
          "mapping_chan_to_DAC/d1"
        ]
      },
      "chan3_acc_tvalid_eth": {
        "ports": [
          "chan3/acc_tvalid_eth",
          "ethWrapPort2/start"
        ]
      },
      "chan3_to_DAC": {
        "ports": [
          "chan3/to_DAC",
          "mapping_chan_to_DAC/d2"
        ]
      },
      "chan4_acc_tvalid_eth": {
        "ports": [
          "chan4/acc_tvalid_eth",
          "ethWrapPort3/start"
        ]
      },
      "chan4_to_DAC": {
        "ports": [
          "chan4/to_DAC",
          "mapping_chan_to_DAC/d3"
        ]
      },
      "clk_125_1": {
        "ports": [
          "clk_wiz_125MHz/clk_out1",
          "ethWrapPort0/clk_125",
          "ethWrapPort1/clk_125",
          "ethWrapPort2/clk_125",
          "ethWrapPort3/clk_125",
          "delay_1_eth_start/CLK",
          "timestamp/CLK",
          "udp_control/clk_125M",
          "ethernet_top_0/clk125MHz",
          "eth_mux_sel_0/clk",
          "mux4_src_ip/clk",
          "mux4_src_mac/clk",
          "mux4_dst_ip/clk",
          "mux4_databyte/clk",
          "mux4_dst_mac/clk",
          "mux4_packet_count/clk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_256MHz/clk_out1",
          "usp_rf_data_converter_0/m0_axis_aclk",
          "usp_rf_data_converter_0/s1_axis_aclk",
          "proc_sys_reset_256MHz/slowest_sync_clk",
          "ethWrapPort0/clk_256",
          "usp_rf_data_converter_0/m1_axis_aclk",
          "ps8_0_axi_periph256M/M00_ACLK",
          "ps8_0_axi_periph256M/M01_ACLK",
          "axi_iic_0/s_axi_aclk",
          "ps8_0_axi_periph256M/M02_ACLK",
          "chan1/CLK",
          "chan2/CLK",
          "ps8_0_axi_periph256M/M03_ACLK",
          "ps8_0_axi_periph256M/M04_ACLK",
          "chan3/CLK",
          "ps8_0_axi_periph256M/M05_ACLK",
          "ps8_0_axi_periph256M/M06_ACLK",
          "chan4/CLK",
          "ps8_0_axi_periph256M/M07_ACLK",
          "ps8_0_axi_periph256M/M08_ACLK",
          "ethWrapPort1/clk_256",
          "ethWrapPort2/clk_256",
          "ethWrapPort3/clk_256",
          "udp_control/clk_256M",
          "ps8_0_axi_periph256M/M09_ACLK",
          "receive_timing_0/clk",
          "mapping_ADC_to_chan/clk",
          "mapping_chan_to_DAC/clk"
        ]
      },
      "clk_wiz_2_clk_out1": {
        "ports": [
          "clk_wiz_2/clk_out1",
          "gmii_to_rgmii_0/clkin"
        ]
      },
      "delay_1_eth_start_Q": {
        "ports": [
          "delay_1_eth_start/Q",
          "ethernet_top_0/user_start_eth"
        ]
      },
      "dina_1": {
        "ports": [
          "chan2/timestream_out",
          "ethWrapPort1/dina"
        ]
      },
      "dina_2": {
        "ports": [
          "chan3/timestream_out",
          "ethWrapPort2/dina"
        ]
      },
      "dina_3": {
        "ports": [
          "chan4/timestream_out",
          "ethWrapPort3/dina"
        ]
      },
      "ethWrapPort0_Q_data_byte": {
        "ports": [
          "ethWrapPort0/Q_data_byte",
          "mux4_databyte/d0"
        ]
      },
      "ethWrapPort0_Q_packet_count": {
        "ports": [
          "ethWrapPort0/Q_packet_count",
          "mux4_packet_count/d0"
        ]
      },
      "ethWrapPort0_dst_ip": {
        "ports": [
          "ethWrapPort0/dst_ip",
          "mux4_dst_ip/d0"
        ]
      },
      "ethWrapPort0_dst_mac": {
        "ports": [
          "ethWrapPort0/dst_mac",
          "mux4_dst_mac/d0"
        ]
      },
      "ethWrapPort0_eth_start_trig": {
        "ports": [
          "ethWrapPort0/eth_start_trig",
          "udp_control/eth_start_chan1",
          "eth_mux_sel_0/a"
        ]
      },
      "ethWrapPort0_src_ip": {
        "ports": [
          "ethWrapPort0/src_ip",
          "mux4_src_ip/d0"
        ]
      },
      "ethWrapPort0_src_mac": {
        "ports": [
          "ethWrapPort0/src_mac",
          "mux4_src_mac/d0"
        ]
      },
      "ethWrapPort1_Q_data_byte": {
        "ports": [
          "ethWrapPort1/Q_data_byte",
          "mux4_databyte/d1"
        ]
      },
      "ethWrapPort1_Q_packet_count": {
        "ports": [
          "ethWrapPort1/Q_packet_count",
          "mux4_packet_count/d1"
        ]
      },
      "ethWrapPort1_dst_ip": {
        "ports": [
          "ethWrapPort1/dst_ip",
          "mux4_dst_ip/d1"
        ]
      },
      "ethWrapPort1_dst_mac": {
        "ports": [
          "ethWrapPort1/dst_mac",
          "mux4_dst_mac/d1"
        ]
      },
      "ethWrapPort1_eth_start_trig": {
        "ports": [
          "ethWrapPort1/eth_start_trig",
          "udp_control/eth_start_chan2",
          "eth_mux_sel_0/b"
        ]
      },
      "ethWrapPort1_src_ip": {
        "ports": [
          "ethWrapPort1/src_ip",
          "mux4_src_ip/d1"
        ]
      },
      "ethWrapPort1_src_mac": {
        "ports": [
          "ethWrapPort1/src_mac",
          "mux4_src_mac/d1"
        ]
      },
      "ethWrapPort2_Q_data_byte": {
        "ports": [
          "ethWrapPort2/Q_data_byte",
          "mux4_databyte/d2"
        ]
      },
      "ethWrapPort2_Q_packet_count": {
        "ports": [
          "ethWrapPort2/Q_packet_count",
          "mux4_packet_count/d2"
        ]
      },
      "ethWrapPort2_dst_ip": {
        "ports": [
          "ethWrapPort2/dst_ip",
          "mux4_dst_ip/d2"
        ]
      },
      "ethWrapPort2_dst_mac": {
        "ports": [
          "ethWrapPort2/dst_mac",
          "mux4_dst_mac/d2"
        ]
      },
      "ethWrapPort2_eth_start_trig": {
        "ports": [
          "ethWrapPort2/eth_start_trig",
          "udp_control/eth_start_chan3",
          "eth_mux_sel_0/c"
        ]
      },
      "ethWrapPort2_src_ip": {
        "ports": [
          "ethWrapPort2/src_ip",
          "mux4_src_ip/d2"
        ]
      },
      "ethWrapPort2_src_mac": {
        "ports": [
          "ethWrapPort2/src_mac",
          "mux4_src_mac/d2"
        ]
      },
      "ethWrapPort3_Q_data_byte": {
        "ports": [
          "ethWrapPort3/Q_data_byte",
          "mux4_databyte/d3"
        ]
      },
      "ethWrapPort3_Q_packet_count": {
        "ports": [
          "ethWrapPort3/Q_packet_count",
          "mux4_packet_count/d3"
        ]
      },
      "ethWrapPort3_dst_ip": {
        "ports": [
          "ethWrapPort3/dst_ip",
          "mux4_dst_ip/d3"
        ]
      },
      "ethWrapPort3_dst_mac": {
        "ports": [
          "ethWrapPort3/dst_mac",
          "mux4_dst_mac/d3"
        ]
      },
      "ethWrapPort3_eth_start_trig": {
        "ports": [
          "ethWrapPort3/eth_start_trig",
          "udp_control/eth_start_chan4",
          "eth_mux_sel_0/d"
        ]
      },
      "ethWrapPort3_src_ip": {
        "ports": [
          "ethWrapPort3/src_ip",
          "mux4_src_ip/d3"
        ]
      },
      "ethWrapPort3_src_mac": {
        "ports": [
          "ethWrapPort3/src_mac",
          "mux4_src_mac/d3"
        ]
      },
      "eth_mux_sel_0_sel": {
        "ports": [
          "eth_mux_sel_0/sel",
          "udp_control/eth_sel",
          "mux4_src_ip/sel",
          "mux4_src_mac/sel",
          "mux4_dst_ip/sel",
          "mux4_databyte/sel",
          "mux4_dst_mac/sel",
          "mux4_packet_count/sel"
        ]
      },
      "eth_rxclk_3_1": {
        "ports": [
          "eth_rxclk_3",
          "ethernet_top_0/eth_rxck"
        ]
      },
      "eth_rxctl_3_1": {
        "ports": [
          "eth_rxctl_3",
          "ethernet_top_0/eth_rxctl"
        ]
      },
      "eth_rxd_3_1": {
        "ports": [
          "eth_rxd_3",
          "ethernet_top_0/eth_rxd"
        ]
      },
      "eth_timing_ctrl_gpio2_io_o": {
        "ports": [
          "eth_timing_ctrl/gpio2_io_o",
          "mapping_ADC_to_chan/gpio",
          "mapping_chan_to_DAC/gpio"
        ]
      },
      "eth_timing_ctrl_gpio_io_o": {
        "ports": [
          "eth_timing_ctrl/gpio_io_o",
          "receive_timing_0/delay_minus4_1",
          "receive_timing_0/delay_minus4_2",
          "receive_timing_0/delay_minus4_3"
        ]
      },
      "ethernet_top_2_0_eth_mdc": {
        "ports": [
          "ethernet_top_0/eth_mdc",
          "eth_mdc_3"
        ]
      },
      "ethernet_top_2_0_eth_rst_b": {
        "ports": [
          "ethernet_top_0/eth_rst_b",
          "eth_rst_b_3"
        ]
      },
      "ethernet_top_2_0_eth_txck": {
        "ports": [
          "ethernet_top_0/eth_txck",
          "eth_txclk_3"
        ]
      },
      "ethernet_top_2_0_eth_txctl": {
        "ports": [
          "ethernet_top_0/eth_txctl",
          "eth_txctl_3"
        ]
      },
      "ethernet_top_2_0_eth_txd": {
        "ports": [
          "ethernet_top_0/eth_txd",
          "eth_txd_3"
        ]
      },
      "mux4_ADC_to_chan1_I_q": {
        "ports": [
          "mapping_ADC_to_chan/q2",
          "chan1/ADC_data_re"
        ]
      },
      "mux4_ADC_to_chan2_I_q": {
        "ports": [
          "mapping_ADC_to_chan/q6",
          "chan2/ADC_data_re"
        ]
      },
      "mux4_ADC_to_chan3_I_q": {
        "ports": [
          "mapping_ADC_to_chan/q5",
          "chan3/ADC_data_re"
        ]
      },
      "mux4_ADC_to_chan4_I_q": {
        "ports": [
          "mapping_ADC_to_chan/q4",
          "chan4/ADC_data_re"
        ]
      },
      "mux4_DAC229_T1_CH0_q": {
        "ports": [
          "mapping_chan_to_DAC/q",
          "usp_rf_data_converter_0/s10_axis_tdata"
        ]
      },
      "mux4_DAC229_T1_CH1_q": {
        "ports": [
          "mapping_chan_to_DAC/q1",
          "usp_rf_data_converter_0/s11_axis_tdata"
        ]
      },
      "mux4_DAC229_T1_CH2_q": {
        "ports": [
          "mapping_chan_to_DAC/q2",
          "usp_rf_data_converter_0/s12_axis_tdata"
        ]
      },
      "mux4_DAC229_T1_CH3_q": {
        "ports": [
          "mapping_chan_to_DAC/q3",
          "usp_rf_data_converter_0/s13_axis_tdata"
        ]
      },
      "mux4_databyte_q": {
        "ports": [
          "mux4_databyte/q",
          "ethernet_top_0/data_0"
        ]
      },
      "mux4_dst_ip_q": {
        "ports": [
          "mux4_dst_ip/q",
          "ethernet_top_0/ip_dst_addr"
        ]
      },
      "mux4_dst_mac_q": {
        "ports": [
          "mux4_dst_mac/q",
          "ethernet_top_0/eth_dst_mac"
        ]
      },
      "mux4_packet_count_q": {
        "ports": [
          "mux4_packet_count/q",
          "ethernet_top_0/packet_count"
        ]
      },
      "mux4_src_ip_q": {
        "ports": [
          "mux4_src_ip/q",
          "ethernet_top_0/ip_src_addr"
        ]
      },
      "mux4_src_mac_q": {
        "ports": [
          "mux4_src_mac/q",
          "ethernet_top_0/eth_src_mac"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_256MHz/peripheral_aresetn",
          "usp_rf_data_converter_0/m0_axis_aresetn",
          "usp_rf_data_converter_0/s1_axis_aresetn",
          "usp_rf_data_converter_0/m1_axis_aresetn",
          "ps8_0_axi_periph256M/M00_ARESETN",
          "ps8_0_axi_periph256M/M01_ARESETN",
          "axi_iic_0/s_axi_aresetn",
          "ps8_0_axi_periph256M/M02_ARESETN",
          "chan1/s_axi_aresetn256",
          "ps8_0_axi_periph256M/M03_ARESETN",
          "ps8_0_axi_periph256M/M04_ARESETN",
          "chan2/s_axi_aresetn256",
          "chan3/s_axi_aresetn256",
          "ps8_0_axi_periph256M/M05_ARESETN",
          "ps8_0_axi_periph256M/M06_ARESETN",
          "chan4/s_axi_aresetn256",
          "ps8_0_axi_periph256M/M07_ARESETN",
          "ps8_0_axi_periph256M/M08_ARESETN",
          "ps8_0_axi_periph256M/M09_ARESETN",
          "udp_control/s_axi_aresetn256"
        ]
      },
      "receive1_3_0_acc_tvalid_eth": {
        "ports": [
          "chan1/acc_tvalid_eth",
          "ethWrapPort0/start"
        ]
      },
      "receive_timing_0_chan4_start": {
        "ports": [
          "receive_timing_0/chan4_start",
          "chan4/start_chan4"
        ]
      },
      "rst_ps8_0_99M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_99M/peripheral_aresetn",
          "ps8_0_axi_periph99M/S00_ARESETN",
          "ps8_0_axi_periph99M/M00_ARESETN",
          "usp_rf_data_converter_0/s_axi_aresetn",
          "ps8_0_axi_periph99M/M01_ARESETN",
          "ps8_0_axi_periph99M/M02_ARESETN",
          "ps8_0_axi_periph99M/M03_ARESETN",
          "ps8_0_axi_periph99M/M05_ARESETN",
          "ps8_0_axi_periph99M/M06_ARESETN",
          "ps8_0_axi_periph99M/M08_ARESETN",
          "ethWrapPort0/s_axi_aresetn99",
          "ps8_0_axi_periph99M/M09_ARESETN",
          "ps8_0_axi_periph99M/M10_ARESETN",
          "ps8_0_axi_periph99M/M11_ARESETN",
          "ps8_0_axi_periph99M/M12_ARESETN",
          "ps8_0_axi_periph256M/S00_ARESETN",
          "chan1/s_axi_aresetn99",
          "ps8_0_axi_periph99M/M04_ARESETN",
          "ps8_0_axi_periph99M/M07_ARESETN",
          "ps8_0_axi_periph99M/M13_ARESETN",
          "ps8_0_axi_periph99M/M14_ARESETN",
          "ps8_0_axi_periph99M/M15_ARESETN",
          "ps8_0_axi_periph99M/M16_ARESETN",
          "ps8_0_axi_periph99M/M17_ARESETN",
          "ps8_0_axi_periph99M/M18_ARESETN",
          "ps8_0_axi_periph99M/M19_ARESETN",
          "ps8_0_axi_periph99M/M20_ARESETN",
          "ps8_0_axi_periph99M/M21_ARESETN",
          "ps8_0_axi_periph99M/M22_ARESETN",
          "ps8_0_axi_periph99M/M23_ARESETN",
          "chan2/s_axi_aresetn99",
          "chan3/s_axi_aresetn99",
          "ps8_0_axi_periph99M/M24_ARESETN",
          "ps8_0_axi_periph99M/M25_ARESETN",
          "ps8_0_axi_periph99M/M26_ARESETN",
          "ps8_0_axi_periph99M/M27_ARESETN",
          "ps8_0_axi_periph99M/M28_ARESETN",
          "ps8_0_axi_periph99M/M29_ARESETN",
          "ps8_0_axi_periph99M/M30_ARESETN",
          "ps8_0_axi_periph99M/M31_ARESETN",
          "ps8_0_axi_periph99M/M32_ARESETN",
          "ps8_0_axi_periph99M/M33_ARESETN",
          "ps8_0_axi_periph99M/M34_ARESETN",
          "chan4/s_axi_aresetn99",
          "ps8_0_axi_periph99M/M35_ARESETN",
          "ps8_0_axi_periph99M/M36_ARESETN",
          "ps8_0_axi_periph99M/M37_ARESETN",
          "ps8_0_axi_periph99M/M38_ARESETN",
          "ps8_0_axi_periph99M/M39_ARESETN",
          "ps8_0_axi_periph99M/M40_ARESETN",
          "ps8_0_axi_periph99M/M41_ARESETN",
          "ps8_0_axi_periph99M/M42_ARESETN",
          "ps8_0_axi_periph99M/M43_ARESETN",
          "ps8_0_axi_periph99M/M44_ARESETN",
          "ps8_0_axi_periph99M/M45_ARESETN",
          "ethWrapPort1/s_axi_aresetn99",
          "ethWrapPort2/s_axi_aresetn99",
          "ethWrapPort3/s_axi_aresetn99",
          "ps8_0_axi_periph99M/M48_ARESETN",
          "ps8_0_axi_periph99M/M47_ARESETN",
          "ps8_0_axi_periph99M/M46_ARESETN",
          "ps8_0_axi_periph99M/M49_ARESETN",
          "eth_timing_ctrl/s_axi_aresetn"
        ]
      },
      "rst_ps8_0_99M_peripheral_reset": {
        "ports": [
          "rst_ps8_0_99M/peripheral_reset",
          "gmii_to_rgmii_0/tx_reset",
          "gmii_to_rgmii_0/rx_reset"
        ]
      },
      "start_chan2_1": {
        "ports": [
          "receive_timing_0/chan2_start",
          "chan2/start_chan2"
        ]
      },
      "start_chan3_1": {
        "ports": [
          "receive_timing_0/chan3_start",
          "chan3/start_chan3"
        ]
      },
      "timestamp_Q": {
        "ports": [
          "timestamp/Q",
          "xlconcat_2/In0"
        ]
      },
      "udp_control_out_eth_start_chan1": {
        "ports": [
          "udp_control/out_eth_start_chan1",
          "util_vector_logic_0/Op1"
        ]
      },
      "udp_control_out_eth_start_chan2": {
        "ports": [
          "udp_control/out_eth_start_chan2",
          "util_vector_logic_0/Op2"
        ]
      },
      "udp_control_out_eth_start_chan3": {
        "ports": [
          "udp_control/out_eth_start_chan3",
          "util_vector_logic_1/Op1"
        ]
      },
      "udp_control_out_eth_start_chan4": {
        "ports": [
          "udp_control/out_eth_start_chan4",
          "util_vector_logic_1/Op2"
        ]
      },
      "udp_control_packet_info": {
        "ports": [
          "udp_control/packet_info",
          "ethernet_top_0/packet_info"
        ]
      },
      "usp_rf_data_converter_0_clk_dac1": {
        "ports": [
          "usp_rf_data_converter_0/clk_dac1",
          "clk_wiz_256MHz/clk_in1"
        ]
      },
      "usp_rf_data_converter_0_m00_axis_tdata": {
        "ports": [
          "usp_rf_data_converter_0/m00_axis_tdata",
          "mapping_ADC_to_chan/d0_I"
        ]
      },
      "usp_rf_data_converter_0_m01_axis_tdata": {
        "ports": [
          "usp_rf_data_converter_0/m01_axis_tdata",
          "mapping_ADC_to_chan/d0_Q"
        ]
      },
      "usp_rf_data_converter_0_m02_axis_tdata": {
        "ports": [
          "usp_rf_data_converter_0/m02_axis_tdata",
          "mapping_ADC_to_chan/d1_I"
        ]
      },
      "usp_rf_data_converter_0_m03_axis_tdata": {
        "ports": [
          "usp_rf_data_converter_0/m03_axis_tdata",
          "mapping_ADC_to_chan/d1_Q"
        ]
      },
      "usp_rf_data_converter_0_m10_axis_tdata": {
        "ports": [
          "usp_rf_data_converter_0/m10_axis_tdata",
          "mapping_ADC_to_chan/d2_I"
        ]
      },
      "usp_rf_data_converter_0_m11_axis_tdata": {
        "ports": [
          "usp_rf_data_converter_0/m11_axis_tdata",
          "mapping_ADC_to_chan/d2_Q"
        ]
      },
      "usp_rf_data_converter_0_m12_axis_tdata": {
        "ports": [
          "usp_rf_data_converter_0/m12_axis_tdata",
          "mapping_ADC_to_chan/d3_I"
        ]
      },
      "usp_rf_data_converter_0_m13_axis_tdata": {
        "ports": [
          "usp_rf_data_converter_0/m13_axis_tdata",
          "mapping_ADC_to_chan/d3_Q"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_2/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_2/Op2"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "delay_1_eth_start/D"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "chan1/timestream_out",
          "ethWrapPort0/dina"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "ethernet_top_0/timing_data"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "bool_one_0/dout",
          "usp_rf_data_converter_0/s13_axis_tvalid",
          "usp_rf_data_converter_0/s12_axis_tvalid",
          "usp_rf_data_converter_0/m10_axis_tready",
          "usp_rf_data_converter_0/m11_axis_tready",
          "usp_rf_data_converter_0/s10_axis_tvalid",
          "usp_rf_data_converter_0/s11_axis_tvalid",
          "usp_rf_data_converter_0/m00_axis_tready",
          "usp_rf_data_converter_0/m01_axis_tready",
          "usp_rf_data_converter_0/m02_axis_tready",
          "usp_rf_data_converter_0/m03_axis_tready",
          "usp_rf_data_converter_0/m12_axis_tready",
          "usp_rf_data_converter_0/m13_axis_tready"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "zynq_ultra_ps_e_0/emio_enet0_tsu_inc_ctrl"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "ref_clk_oe"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "ref_clk_fsel"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "xlconcat_2/In1"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "xlconstant_5/dout",
          "ethernet_top_0/switches"
        ]
      },
      "zynq_ultra_ps_e_0_emio_enet0_enet_tsu_timer_cnt": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_enet0_enet_tsu_timer_cnt",
          "timestamp/D"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "ps8_0_axi_periph99M/S00_ACLK",
          "rst_ps8_0_99M/slowest_sync_clk",
          "ps8_0_axi_periph99M/M00_ACLK",
          "ps8_0_axi_periph99M/ACLK",
          "usp_rf_data_converter_0/s_axi_aclk",
          "ps8_0_axi_periph99M/M01_ACLK",
          "ps8_0_axi_periph99M/M02_ACLK",
          "ps8_0_axi_periph99M/M03_ACLK",
          "ps8_0_axi_periph99M/M05_ACLK",
          "ps8_0_axi_periph99M/M06_ACLK",
          "ps8_0_axi_periph99M/M08_ACLK",
          "ethWrapPort0/s_axi_aclk99",
          "ps8_0_axi_periph99M/M09_ACLK",
          "ps8_0_axi_periph99M/M10_ACLK",
          "ps8_0_axi_periph99M/M11_ACLK",
          "ps8_0_axi_periph99M/M12_ACLK",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "ps8_0_axi_periph256M/ACLK",
          "ps8_0_axi_periph256M/S00_ACLK",
          "chan1/s_axi_aclk99",
          "ps8_0_axi_periph99M/M04_ACLK",
          "ps8_0_axi_periph99M/M07_ACLK",
          "ps8_0_axi_periph99M/M13_ACLK",
          "ps8_0_axi_periph99M/M14_ACLK",
          "ps8_0_axi_periph99M/M15_ACLK",
          "ps8_0_axi_periph99M/M16_ACLK",
          "ps8_0_axi_periph99M/M17_ACLK",
          "ps8_0_axi_periph99M/M18_ACLK",
          "ps8_0_axi_periph99M/M19_ACLK",
          "ps8_0_axi_periph99M/M20_ACLK",
          "ps8_0_axi_periph99M/M21_ACLK",
          "ps8_0_axi_periph99M/M22_ACLK",
          "ps8_0_axi_periph99M/M23_ACLK",
          "chan2/s_axi_aclk99",
          "chan3/s_axi_aclk99",
          "ps8_0_axi_periph99M/M34_ACLK",
          "ps8_0_axi_periph99M/M33_ACLK",
          "ps8_0_axi_periph99M/M32_ACLK",
          "ps8_0_axi_periph99M/M31_ACLK",
          "ps8_0_axi_periph99M/M30_ACLK",
          "ps8_0_axi_periph99M/M29_ACLK",
          "ps8_0_axi_periph99M/M28_ACLK",
          "ps8_0_axi_periph99M/M27_ACLK",
          "ps8_0_axi_periph99M/M26_ACLK",
          "ps8_0_axi_periph99M/M25_ACLK",
          "ps8_0_axi_periph99M/M24_ACLK",
          "chan4/s_axi_aclk99",
          "ps8_0_axi_periph99M/M35_ACLK",
          "ps8_0_axi_periph99M/M36_ACLK",
          "ps8_0_axi_periph99M/M37_ACLK",
          "ps8_0_axi_periph99M/M38_ACLK",
          "ps8_0_axi_periph99M/M39_ACLK",
          "ps8_0_axi_periph99M/M40_ACLK",
          "ps8_0_axi_periph99M/M41_ACLK",
          "ps8_0_axi_periph99M/M42_ACLK",
          "ps8_0_axi_periph99M/M43_ACLK",
          "ps8_0_axi_periph99M/M44_ACLK",
          "ps8_0_axi_periph99M/M45_ACLK",
          "ethWrapPort1/s_axi_aclk99",
          "ethWrapPort2/s_axi_aclk99",
          "ethWrapPort3/s_axi_aclk99",
          "ps8_0_axi_periph99M/M46_ACLK",
          "ps8_0_axi_periph99M/M47_ACLK",
          "ps8_0_axi_periph99M/M48_ACLK",
          "ps8_0_axi_periph99M/M49_ACLK",
          "eth_timing_ctrl/s_axi_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "clk_wiz_256MHz/resetn",
          "rst_ps8_0_99M/ext_reset_in",
          "proc_sys_reset_256MHz/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/chan1/snap_data_capture/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_1": {
                "address_block": "/chan2/snap_data_capture/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0030000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_2": {
                "address_block": "/chan3/snap_data_capture/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0050000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_3": {
                "address_block": "/chan4/snap_data_capture/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0070000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/chan1/snap_data_capture/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x00A0020000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_1_Mem0_1": {
                "address_block": "/chan2/snap_data_capture/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x00A0040000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_1_Mem0_2": {
                "address_block": "/chan3/snap_data_capture/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x00A0060000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_1_Mem0_3": {
                "address_block": "/chan4/snap_data_capture/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x00A0080000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_0/S_AXI/Reg",
                "offset": "0x0080000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_0/S_AXI/Reg",
                "offset": "0x0080100000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00801B0000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_0/S_AXI/Reg",
                "offset": "0x0080260000",
                "range": "64K"
              },
              "SEG_axi_gpio_10_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_10/S_AXI/Reg",
                "offset": "0x00800F0000",
                "range": "64K"
              },
              "SEG_axi_gpio_10_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_10/S_AXI/Reg",
                "offset": "0x00801A0000",
                "range": "64K"
              },
              "SEG_axi_gpio_10_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_10/S_AXI/Reg",
                "offset": "0x0080250000",
                "range": "64K"
              },
              "SEG_axi_gpio_10_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_10/S_AXI/Reg",
                "offset": "0x0080300000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_1/S_AXI/Reg",
                "offset": "0x0080010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_1/S_AXI/Reg",
                "offset": "0x0080110000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_1/S_AXI/Reg",
                "offset": "0x00801C0000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_1/S_AXI/Reg",
                "offset": "0x0080270000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_2/S_AXI/Reg",
                "offset": "0x0080020000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_2/S_AXI/Reg",
                "offset": "0x0080120000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_2/S_AXI/Reg",
                "offset": "0x00801D0000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_2/S_AXI/Reg",
                "offset": "0x0080280000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_3/S_AXI/Reg",
                "offset": "0x0080030000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_3/S_AXI/Reg",
                "offset": "0x0080130000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_3/S_AXI/Reg",
                "offset": "0x00801E0000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_3/S_AXI/Reg",
                "offset": "0x0080290000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_4/S_AXI/Reg",
                "offset": "0x0080080000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_4/S_AXI/Reg",
                "offset": "0x0080140000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_4/S_AXI/Reg",
                "offset": "0x00801F0000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_4/S_AXI/Reg",
                "offset": "0x00802A0000",
                "range": "64K"
              },
              "SEG_axi_gpio_5_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_5/S_AXI/Reg",
                "offset": "0x0080090000",
                "range": "64K"
              },
              "SEG_axi_gpio_5_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_5/S_AXI/Reg",
                "offset": "0x0080150000",
                "range": "64K"
              },
              "SEG_axi_gpio_5_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_5/S_AXI/Reg",
                "offset": "0x0080200000",
                "range": "64K"
              },
              "SEG_axi_gpio_5_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_5/S_AXI/Reg",
                "offset": "0x00802B0000",
                "range": "64K"
              },
              "SEG_axi_gpio_6_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_6/S_AXI/Reg",
                "offset": "0x00800B0000",
                "range": "64K"
              },
              "SEG_axi_gpio_6_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_6/S_AXI/Reg",
                "offset": "0x0080160000",
                "range": "64K"
              },
              "SEG_axi_gpio_6_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_6/S_AXI/Reg",
                "offset": "0x0080210000",
                "range": "64K"
              },
              "SEG_axi_gpio_6_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_6/S_AXI/Reg",
                "offset": "0x00802C0000",
                "range": "64K"
              },
              "SEG_axi_gpio_7_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_7/S_AXI/Reg",
                "offset": "0x00800C0000",
                "range": "64K"
              },
              "SEG_axi_gpio_7_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_7/S_AXI/Reg",
                "offset": "0x0080170000",
                "range": "64K"
              },
              "SEG_axi_gpio_7_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_7/S_AXI/Reg",
                "offset": "0x0080220000",
                "range": "64K"
              },
              "SEG_axi_gpio_7_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_7/S_AXI/Reg",
                "offset": "0x00802D0000",
                "range": "64K"
              },
              "SEG_axi_gpio_8_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_8/S_AXI/Reg",
                "offset": "0x00800D0000",
                "range": "64K"
              },
              "SEG_axi_gpio_8_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_8/S_AXI/Reg",
                "offset": "0x0080180000",
                "range": "64K"
              },
              "SEG_axi_gpio_8_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_8/S_AXI/Reg",
                "offset": "0x0080230000",
                "range": "64K"
              },
              "SEG_axi_gpio_8_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_8/S_AXI/Reg",
                "offset": "0x00802E0000",
                "range": "64K"
              },
              "SEG_axi_gpio_9_Reg": {
                "address_block": "/chan1/GPIO/axi_gpio_9/S_AXI/Reg",
                "offset": "0x00800E0000",
                "range": "64K"
              },
              "SEG_axi_gpio_9_Reg_1": {
                "address_block": "/chan2/GPIO/axi_gpio_9/S_AXI/Reg",
                "offset": "0x0080190000",
                "range": "64K"
              },
              "SEG_axi_gpio_9_Reg_2": {
                "address_block": "/chan3/GPIO/axi_gpio_9/S_AXI/Reg",
                "offset": "0x0080240000",
                "range": "64K"
              },
              "SEG_axi_gpio_9_Reg_3": {
                "address_block": "/chan4/GPIO/axi_gpio_9/S_AXI/Reg",
                "offset": "0x00802F0000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              },
              "SEG_eth_regs_0_S00_AXI_reg": {
                "address_block": "/ethWrapPort0/eth_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00800A0000",
                "range": "64K"
              },
              "SEG_eth_regs_0_S00_AXI_reg_1": {
                "address_block": "/ethWrapPort1/eth_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080310000",
                "range": "64K"
              },
              "SEG_eth_regs_0_S00_AXI_reg_2": {
                "address_block": "/ethWrapPort2/eth_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080320000",
                "range": "64K"
              },
              "SEG_eth_regs_0_S00_AXI_reg_3": {
                "address_block": "/ethWrapPort3/eth_regs_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080330000",
                "range": "64K"
              },
              "SEG_eth_timing_ctrl_Reg": {
                "address_block": "/eth_timing_ctrl/S_AXI/Reg",
                "offset": "0x0080340000",
                "range": "64K"
              },
              "SEG_gpio_udp_info_control_Reg": {
                "address_block": "/udp_control/gpio_udp_info_control/S_AXI/Reg",
                "offset": "0x00A0090000",
                "range": "64K"
              },
              "SEG_usp_rf_data_converter_0_Reg": {
                "address_block": "/usp_rf_data_converter_0/s_axi/Reg",
                "offset": "0x0080040000",
                "range": "256K"
              }
            }
          }
        }
      }
    }
  }
}