// Seed: 623033405
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    output id_2,
    output id_3
);
  assign id_0 = {id_1{id_1}};
endmodule
`default_nettype wire
