# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment_3.srcs/sources_1/new/BFSM.vhd" \
"../../../../LFSR.vhd" \
"../../../../LFSRFF.vhd" \
"../../../../Assignment_3.srcs/sim_1/new/top.vhd" \

# Do not sort compile order
nosort
