
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v
# synth_design -part xc7z020clg484-3 -top f32m_sub -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f32m_sub -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1271 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.996 ; gain = 79.895 ; free physical = 245842 ; free virtual = 313710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f32m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v:19]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v:30]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v:36]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v:36]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v:30]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v:19]
INFO: [Synth 8-6155] done synthesizing module 'f32m_sub' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.762 ; gain = 124.660 ; free physical = 245803 ; free virtual = 313671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.762 ; gain = 124.660 ; free physical = 245810 ; free virtual = 313679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.762 ; gain = 132.660 ; free physical = 245810 ; free virtual = 313678
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.758 ; gain = 140.656 ; free physical = 245831 ; free virtual = 313697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1700.742 ; gain = 279.641 ; free physical = 246501 ; free virtual = 314369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1700.746 ; gain = 279.645 ; free physical = 246493 ; free virtual = 314362
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1708.750 ; gain = 287.648 ; free physical = 246457 ; free virtual = 314325
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.754 ; gain = 287.652 ; free physical = 246301 ; free virtual = 314169
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.754 ; gain = 287.652 ; free physical = 246297 ; free virtual = 314166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.754 ; gain = 287.652 ; free physical = 246272 ; free virtual = 314140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.754 ; gain = 287.652 ; free physical = 246279 ; free virtual = 314147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.754 ; gain = 287.652 ; free physical = 246283 ; free virtual = 314151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.754 ; gain = 287.652 ; free physical = 246281 ; free virtual = 314149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   388|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |   388|
|2     |  s1            |f3m_sub    |   194|
|3     |    \aa[0].aa   |f3_sub_193 |     2|
|4     |      m1        |f3_add_386 |     2|
|5     |    \aa[10].aa  |f3_sub_194 |     2|
|6     |      m1        |f3_add_385 |     2|
|7     |    \aa[11].aa  |f3_sub_195 |     2|
|8     |      m1        |f3_add_384 |     2|
|9     |    \aa[12].aa  |f3_sub_196 |     2|
|10    |      m1        |f3_add_383 |     2|
|11    |    \aa[13].aa  |f3_sub_197 |     2|
|12    |      m1        |f3_add_382 |     2|
|13    |    \aa[14].aa  |f3_sub_198 |     2|
|14    |      m1        |f3_add_381 |     2|
|15    |    \aa[15].aa  |f3_sub_199 |     2|
|16    |      m1        |f3_add_380 |     2|
|17    |    \aa[16].aa  |f3_sub_200 |     2|
|18    |      m1        |f3_add_379 |     2|
|19    |    \aa[17].aa  |f3_sub_201 |     2|
|20    |      m1        |f3_add_378 |     2|
|21    |    \aa[18].aa  |f3_sub_202 |     2|
|22    |      m1        |f3_add_377 |     2|
|23    |    \aa[19].aa  |f3_sub_203 |     2|
|24    |      m1        |f3_add_376 |     2|
|25    |    \aa[1].aa   |f3_sub_204 |     2|
|26    |      m1        |f3_add_375 |     2|
|27    |    \aa[20].aa  |f3_sub_205 |     2|
|28    |      m1        |f3_add_374 |     2|
|29    |    \aa[21].aa  |f3_sub_206 |     2|
|30    |      m1        |f3_add_373 |     2|
|31    |    \aa[22].aa  |f3_sub_207 |     2|
|32    |      m1        |f3_add_372 |     2|
|33    |    \aa[23].aa  |f3_sub_208 |     2|
|34    |      m1        |f3_add_371 |     2|
|35    |    \aa[24].aa  |f3_sub_209 |     2|
|36    |      m1        |f3_add_370 |     2|
|37    |    \aa[25].aa  |f3_sub_210 |     2|
|38    |      m1        |f3_add_369 |     2|
|39    |    \aa[26].aa  |f3_sub_211 |     2|
|40    |      m1        |f3_add_368 |     2|
|41    |    \aa[27].aa  |f3_sub_212 |     2|
|42    |      m1        |f3_add_367 |     2|
|43    |    \aa[28].aa  |f3_sub_213 |     2|
|44    |      m1        |f3_add_366 |     2|
|45    |    \aa[29].aa  |f3_sub_214 |     2|
|46    |      m1        |f3_add_365 |     2|
|47    |    \aa[2].aa   |f3_sub_215 |     2|
|48    |      m1        |f3_add_364 |     2|
|49    |    \aa[30].aa  |f3_sub_216 |     2|
|50    |      m1        |f3_add_363 |     2|
|51    |    \aa[31].aa  |f3_sub_217 |     2|
|52    |      m1        |f3_add_362 |     2|
|53    |    \aa[32].aa  |f3_sub_218 |     2|
|54    |      m1        |f3_add_361 |     2|
|55    |    \aa[33].aa  |f3_sub_219 |     2|
|56    |      m1        |f3_add_360 |     2|
|57    |    \aa[34].aa  |f3_sub_220 |     2|
|58    |      m1        |f3_add_359 |     2|
|59    |    \aa[35].aa  |f3_sub_221 |     2|
|60    |      m1        |f3_add_358 |     2|
|61    |    \aa[36].aa  |f3_sub_222 |     2|
|62    |      m1        |f3_add_357 |     2|
|63    |    \aa[37].aa  |f3_sub_223 |     2|
|64    |      m1        |f3_add_356 |     2|
|65    |    \aa[38].aa  |f3_sub_224 |     2|
|66    |      m1        |f3_add_355 |     2|
|67    |    \aa[39].aa  |f3_sub_225 |     2|
|68    |      m1        |f3_add_354 |     2|
|69    |    \aa[3].aa   |f3_sub_226 |     2|
|70    |      m1        |f3_add_353 |     2|
|71    |    \aa[40].aa  |f3_sub_227 |     2|
|72    |      m1        |f3_add_352 |     2|
|73    |    \aa[41].aa  |f3_sub_228 |     2|
|74    |      m1        |f3_add_351 |     2|
|75    |    \aa[42].aa  |f3_sub_229 |     2|
|76    |      m1        |f3_add_350 |     2|
|77    |    \aa[43].aa  |f3_sub_230 |     2|
|78    |      m1        |f3_add_349 |     2|
|79    |    \aa[44].aa  |f3_sub_231 |     2|
|80    |      m1        |f3_add_348 |     2|
|81    |    \aa[45].aa  |f3_sub_232 |     2|
|82    |      m1        |f3_add_347 |     2|
|83    |    \aa[46].aa  |f3_sub_233 |     2|
|84    |      m1        |f3_add_346 |     2|
|85    |    \aa[47].aa  |f3_sub_234 |     2|
|86    |      m1        |f3_add_345 |     2|
|87    |    \aa[48].aa  |f3_sub_235 |     2|
|88    |      m1        |f3_add_344 |     2|
|89    |    \aa[49].aa  |f3_sub_236 |     2|
|90    |      m1        |f3_add_343 |     2|
|91    |    \aa[4].aa   |f3_sub_237 |     2|
|92    |      m1        |f3_add_342 |     2|
|93    |    \aa[50].aa  |f3_sub_238 |     2|
|94    |      m1        |f3_add_341 |     2|
|95    |    \aa[51].aa  |f3_sub_239 |     2|
|96    |      m1        |f3_add_340 |     2|
|97    |    \aa[52].aa  |f3_sub_240 |     2|
|98    |      m1        |f3_add_339 |     2|
|99    |    \aa[53].aa  |f3_sub_241 |     2|
|100   |      m1        |f3_add_338 |     2|
|101   |    \aa[54].aa  |f3_sub_242 |     2|
|102   |      m1        |f3_add_337 |     2|
|103   |    \aa[55].aa  |f3_sub_243 |     2|
|104   |      m1        |f3_add_336 |     2|
|105   |    \aa[56].aa  |f3_sub_244 |     2|
|106   |      m1        |f3_add_335 |     2|
|107   |    \aa[57].aa  |f3_sub_245 |     2|
|108   |      m1        |f3_add_334 |     2|
|109   |    \aa[58].aa  |f3_sub_246 |     2|
|110   |      m1        |f3_add_333 |     2|
|111   |    \aa[59].aa  |f3_sub_247 |     2|
|112   |      m1        |f3_add_332 |     2|
|113   |    \aa[5].aa   |f3_sub_248 |     2|
|114   |      m1        |f3_add_331 |     2|
|115   |    \aa[60].aa  |f3_sub_249 |     2|
|116   |      m1        |f3_add_330 |     2|
|117   |    \aa[61].aa  |f3_sub_250 |     2|
|118   |      m1        |f3_add_329 |     2|
|119   |    \aa[62].aa  |f3_sub_251 |     2|
|120   |      m1        |f3_add_328 |     2|
|121   |    \aa[63].aa  |f3_sub_252 |     2|
|122   |      m1        |f3_add_327 |     2|
|123   |    \aa[64].aa  |f3_sub_253 |     2|
|124   |      m1        |f3_add_326 |     2|
|125   |    \aa[65].aa  |f3_sub_254 |     2|
|126   |      m1        |f3_add_325 |     2|
|127   |    \aa[66].aa  |f3_sub_255 |     2|
|128   |      m1        |f3_add_324 |     2|
|129   |    \aa[67].aa  |f3_sub_256 |     2|
|130   |      m1        |f3_add_323 |     2|
|131   |    \aa[68].aa  |f3_sub_257 |     2|
|132   |      m1        |f3_add_322 |     2|
|133   |    \aa[69].aa  |f3_sub_258 |     2|
|134   |      m1        |f3_add_321 |     2|
|135   |    \aa[6].aa   |f3_sub_259 |     2|
|136   |      m1        |f3_add_320 |     2|
|137   |    \aa[70].aa  |f3_sub_260 |     2|
|138   |      m1        |f3_add_319 |     2|
|139   |    \aa[71].aa  |f3_sub_261 |     2|
|140   |      m1        |f3_add_318 |     2|
|141   |    \aa[72].aa  |f3_sub_262 |     2|
|142   |      m1        |f3_add_317 |     2|
|143   |    \aa[73].aa  |f3_sub_263 |     2|
|144   |      m1        |f3_add_316 |     2|
|145   |    \aa[74].aa  |f3_sub_264 |     2|
|146   |      m1        |f3_add_315 |     2|
|147   |    \aa[75].aa  |f3_sub_265 |     2|
|148   |      m1        |f3_add_314 |     2|
|149   |    \aa[76].aa  |f3_sub_266 |     2|
|150   |      m1        |f3_add_313 |     2|
|151   |    \aa[77].aa  |f3_sub_267 |     2|
|152   |      m1        |f3_add_312 |     2|
|153   |    \aa[78].aa  |f3_sub_268 |     2|
|154   |      m1        |f3_add_311 |     2|
|155   |    \aa[79].aa  |f3_sub_269 |     2|
|156   |      m1        |f3_add_310 |     2|
|157   |    \aa[7].aa   |f3_sub_270 |     2|
|158   |      m1        |f3_add_309 |     2|
|159   |    \aa[80].aa  |f3_sub_271 |     2|
|160   |      m1        |f3_add_308 |     2|
|161   |    \aa[81].aa  |f3_sub_272 |     2|
|162   |      m1        |f3_add_307 |     2|
|163   |    \aa[82].aa  |f3_sub_273 |     2|
|164   |      m1        |f3_add_306 |     2|
|165   |    \aa[83].aa  |f3_sub_274 |     2|
|166   |      m1        |f3_add_305 |     2|
|167   |    \aa[84].aa  |f3_sub_275 |     2|
|168   |      m1        |f3_add_304 |     2|
|169   |    \aa[85].aa  |f3_sub_276 |     2|
|170   |      m1        |f3_add_303 |     2|
|171   |    \aa[86].aa  |f3_sub_277 |     2|
|172   |      m1        |f3_add_302 |     2|
|173   |    \aa[87].aa  |f3_sub_278 |     2|
|174   |      m1        |f3_add_301 |     2|
|175   |    \aa[88].aa  |f3_sub_279 |     2|
|176   |      m1        |f3_add_300 |     2|
|177   |    \aa[89].aa  |f3_sub_280 |     2|
|178   |      m1        |f3_add_299 |     2|
|179   |    \aa[8].aa   |f3_sub_281 |     2|
|180   |      m1        |f3_add_298 |     2|
|181   |    \aa[90].aa  |f3_sub_282 |     2|
|182   |      m1        |f3_add_297 |     2|
|183   |    \aa[91].aa  |f3_sub_283 |     2|
|184   |      m1        |f3_add_296 |     2|
|185   |    \aa[92].aa  |f3_sub_284 |     2|
|186   |      m1        |f3_add_295 |     2|
|187   |    \aa[93].aa  |f3_sub_285 |     2|
|188   |      m1        |f3_add_294 |     2|
|189   |    \aa[94].aa  |f3_sub_286 |     2|
|190   |      m1        |f3_add_293 |     2|
|191   |    \aa[95].aa  |f3_sub_287 |     2|
|192   |      m1        |f3_add_292 |     2|
|193   |    \aa[96].aa  |f3_sub_288 |     2|
|194   |      m1        |f3_add_291 |     2|
|195   |    \aa[9].aa   |f3_sub_289 |     2|
|196   |      m1        |f3_add_290 |     2|
|197   |  s2            |f3m_sub_0  |   194|
|198   |    \aa[0].aa   |f3_sub     |     2|
|199   |      m1        |f3_add_192 |     2|
|200   |    \aa[10].aa  |f3_sub_1   |     2|
|201   |      m1        |f3_add_191 |     2|
|202   |    \aa[11].aa  |f3_sub_2   |     2|
|203   |      m1        |f3_add_190 |     2|
|204   |    \aa[12].aa  |f3_sub_3   |     2|
|205   |      m1        |f3_add_189 |     2|
|206   |    \aa[13].aa  |f3_sub_4   |     2|
|207   |      m1        |f3_add_188 |     2|
|208   |    \aa[14].aa  |f3_sub_5   |     2|
|209   |      m1        |f3_add_187 |     2|
|210   |    \aa[15].aa  |f3_sub_6   |     2|
|211   |      m1        |f3_add_186 |     2|
|212   |    \aa[16].aa  |f3_sub_7   |     2|
|213   |      m1        |f3_add_185 |     2|
|214   |    \aa[17].aa  |f3_sub_8   |     2|
|215   |      m1        |f3_add_184 |     2|
|216   |    \aa[18].aa  |f3_sub_9   |     2|
|217   |      m1        |f3_add_183 |     2|
|218   |    \aa[19].aa  |f3_sub_10  |     2|
|219   |      m1        |f3_add_182 |     2|
|220   |    \aa[1].aa   |f3_sub_11  |     2|
|221   |      m1        |f3_add_181 |     2|
|222   |    \aa[20].aa  |f3_sub_12  |     2|
|223   |      m1        |f3_add_180 |     2|
|224   |    \aa[21].aa  |f3_sub_13  |     2|
|225   |      m1        |f3_add_179 |     2|
|226   |    \aa[22].aa  |f3_sub_14  |     2|
|227   |      m1        |f3_add_178 |     2|
|228   |    \aa[23].aa  |f3_sub_15  |     2|
|229   |      m1        |f3_add_177 |     2|
|230   |    \aa[24].aa  |f3_sub_16  |     2|
|231   |      m1        |f3_add_176 |     2|
|232   |    \aa[25].aa  |f3_sub_17  |     2|
|233   |      m1        |f3_add_175 |     2|
|234   |    \aa[26].aa  |f3_sub_18  |     2|
|235   |      m1        |f3_add_174 |     2|
|236   |    \aa[27].aa  |f3_sub_19  |     2|
|237   |      m1        |f3_add_173 |     2|
|238   |    \aa[28].aa  |f3_sub_20  |     2|
|239   |      m1        |f3_add_172 |     2|
|240   |    \aa[29].aa  |f3_sub_21  |     2|
|241   |      m1        |f3_add_171 |     2|
|242   |    \aa[2].aa   |f3_sub_22  |     2|
|243   |      m1        |f3_add_170 |     2|
|244   |    \aa[30].aa  |f3_sub_23  |     2|
|245   |      m1        |f3_add_169 |     2|
|246   |    \aa[31].aa  |f3_sub_24  |     2|
|247   |      m1        |f3_add_168 |     2|
|248   |    \aa[32].aa  |f3_sub_25  |     2|
|249   |      m1        |f3_add_167 |     2|
|250   |    \aa[33].aa  |f3_sub_26  |     2|
|251   |      m1        |f3_add_166 |     2|
|252   |    \aa[34].aa  |f3_sub_27  |     2|
|253   |      m1        |f3_add_165 |     2|
|254   |    \aa[35].aa  |f3_sub_28  |     2|
|255   |      m1        |f3_add_164 |     2|
|256   |    \aa[36].aa  |f3_sub_29  |     2|
|257   |      m1        |f3_add_163 |     2|
|258   |    \aa[37].aa  |f3_sub_30  |     2|
|259   |      m1        |f3_add_162 |     2|
|260   |    \aa[38].aa  |f3_sub_31  |     2|
|261   |      m1        |f3_add_161 |     2|
|262   |    \aa[39].aa  |f3_sub_32  |     2|
|263   |      m1        |f3_add_160 |     2|
|264   |    \aa[3].aa   |f3_sub_33  |     2|
|265   |      m1        |f3_add_159 |     2|
|266   |    \aa[40].aa  |f3_sub_34  |     2|
|267   |      m1        |f3_add_158 |     2|
|268   |    \aa[41].aa  |f3_sub_35  |     2|
|269   |      m1        |f3_add_157 |     2|
|270   |    \aa[42].aa  |f3_sub_36  |     2|
|271   |      m1        |f3_add_156 |     2|
|272   |    \aa[43].aa  |f3_sub_37  |     2|
|273   |      m1        |f3_add_155 |     2|
|274   |    \aa[44].aa  |f3_sub_38  |     2|
|275   |      m1        |f3_add_154 |     2|
|276   |    \aa[45].aa  |f3_sub_39  |     2|
|277   |      m1        |f3_add_153 |     2|
|278   |    \aa[46].aa  |f3_sub_40  |     2|
|279   |      m1        |f3_add_152 |     2|
|280   |    \aa[47].aa  |f3_sub_41  |     2|
|281   |      m1        |f3_add_151 |     2|
|282   |    \aa[48].aa  |f3_sub_42  |     2|
|283   |      m1        |f3_add_150 |     2|
|284   |    \aa[49].aa  |f3_sub_43  |     2|
|285   |      m1        |f3_add_149 |     2|
|286   |    \aa[4].aa   |f3_sub_44  |     2|
|287   |      m1        |f3_add_148 |     2|
|288   |    \aa[50].aa  |f3_sub_45  |     2|
|289   |      m1        |f3_add_147 |     2|
|290   |    \aa[51].aa  |f3_sub_46  |     2|
|291   |      m1        |f3_add_146 |     2|
|292   |    \aa[52].aa  |f3_sub_47  |     2|
|293   |      m1        |f3_add_145 |     2|
|294   |    \aa[53].aa  |f3_sub_48  |     2|
|295   |      m1        |f3_add_144 |     2|
|296   |    \aa[54].aa  |f3_sub_49  |     2|
|297   |      m1        |f3_add_143 |     2|
|298   |    \aa[55].aa  |f3_sub_50  |     2|
|299   |      m1        |f3_add_142 |     2|
|300   |    \aa[56].aa  |f3_sub_51  |     2|
|301   |      m1        |f3_add_141 |     2|
|302   |    \aa[57].aa  |f3_sub_52  |     2|
|303   |      m1        |f3_add_140 |     2|
|304   |    \aa[58].aa  |f3_sub_53  |     2|
|305   |      m1        |f3_add_139 |     2|
|306   |    \aa[59].aa  |f3_sub_54  |     2|
|307   |      m1        |f3_add_138 |     2|
|308   |    \aa[5].aa   |f3_sub_55  |     2|
|309   |      m1        |f3_add_137 |     2|
|310   |    \aa[60].aa  |f3_sub_56  |     2|
|311   |      m1        |f3_add_136 |     2|
|312   |    \aa[61].aa  |f3_sub_57  |     2|
|313   |      m1        |f3_add_135 |     2|
|314   |    \aa[62].aa  |f3_sub_58  |     2|
|315   |      m1        |f3_add_134 |     2|
|316   |    \aa[63].aa  |f3_sub_59  |     2|
|317   |      m1        |f3_add_133 |     2|
|318   |    \aa[64].aa  |f3_sub_60  |     2|
|319   |      m1        |f3_add_132 |     2|
|320   |    \aa[65].aa  |f3_sub_61  |     2|
|321   |      m1        |f3_add_131 |     2|
|322   |    \aa[66].aa  |f3_sub_62  |     2|
|323   |      m1        |f3_add_130 |     2|
|324   |    \aa[67].aa  |f3_sub_63  |     2|
|325   |      m1        |f3_add_129 |     2|
|326   |    \aa[68].aa  |f3_sub_64  |     2|
|327   |      m1        |f3_add_128 |     2|
|328   |    \aa[69].aa  |f3_sub_65  |     2|
|329   |      m1        |f3_add_127 |     2|
|330   |    \aa[6].aa   |f3_sub_66  |     2|
|331   |      m1        |f3_add_126 |     2|
|332   |    \aa[70].aa  |f3_sub_67  |     2|
|333   |      m1        |f3_add_125 |     2|
|334   |    \aa[71].aa  |f3_sub_68  |     2|
|335   |      m1        |f3_add_124 |     2|
|336   |    \aa[72].aa  |f3_sub_69  |     2|
|337   |      m1        |f3_add_123 |     2|
|338   |    \aa[73].aa  |f3_sub_70  |     2|
|339   |      m1        |f3_add_122 |     2|
|340   |    \aa[74].aa  |f3_sub_71  |     2|
|341   |      m1        |f3_add_121 |     2|
|342   |    \aa[75].aa  |f3_sub_72  |     2|
|343   |      m1        |f3_add_120 |     2|
|344   |    \aa[76].aa  |f3_sub_73  |     2|
|345   |      m1        |f3_add_119 |     2|
|346   |    \aa[77].aa  |f3_sub_74  |     2|
|347   |      m1        |f3_add_118 |     2|
|348   |    \aa[78].aa  |f3_sub_75  |     2|
|349   |      m1        |f3_add_117 |     2|
|350   |    \aa[79].aa  |f3_sub_76  |     2|
|351   |      m1        |f3_add_116 |     2|
|352   |    \aa[7].aa   |f3_sub_77  |     2|
|353   |      m1        |f3_add_115 |     2|
|354   |    \aa[80].aa  |f3_sub_78  |     2|
|355   |      m1        |f3_add_114 |     2|
|356   |    \aa[81].aa  |f3_sub_79  |     2|
|357   |      m1        |f3_add_113 |     2|
|358   |    \aa[82].aa  |f3_sub_80  |     2|
|359   |      m1        |f3_add_112 |     2|
|360   |    \aa[83].aa  |f3_sub_81  |     2|
|361   |      m1        |f3_add_111 |     2|
|362   |    \aa[84].aa  |f3_sub_82  |     2|
|363   |      m1        |f3_add_110 |     2|
|364   |    \aa[85].aa  |f3_sub_83  |     2|
|365   |      m1        |f3_add_109 |     2|
|366   |    \aa[86].aa  |f3_sub_84  |     2|
|367   |      m1        |f3_add_108 |     2|
|368   |    \aa[87].aa  |f3_sub_85  |     2|
|369   |      m1        |f3_add_107 |     2|
|370   |    \aa[88].aa  |f3_sub_86  |     2|
|371   |      m1        |f3_add_106 |     2|
|372   |    \aa[89].aa  |f3_sub_87  |     2|
|373   |      m1        |f3_add_105 |     2|
|374   |    \aa[8].aa   |f3_sub_88  |     2|
|375   |      m1        |f3_add_104 |     2|
|376   |    \aa[90].aa  |f3_sub_89  |     2|
|377   |      m1        |f3_add_103 |     2|
|378   |    \aa[91].aa  |f3_sub_90  |     2|
|379   |      m1        |f3_add_102 |     2|
|380   |    \aa[92].aa  |f3_sub_91  |     2|
|381   |      m1        |f3_add_101 |     2|
|382   |    \aa[93].aa  |f3_sub_92  |     2|
|383   |      m1        |f3_add_100 |     2|
|384   |    \aa[94].aa  |f3_sub_93  |     2|
|385   |      m1        |f3_add_99  |     2|
|386   |    \aa[95].aa  |f3_sub_94  |     2|
|387   |      m1        |f3_add_98  |     2|
|388   |    \aa[96].aa  |f3_sub_95  |     2|
|389   |      m1        |f3_add_97  |     2|
|390   |    \aa[9].aa   |f3_sub_96  |     2|
|391   |      m1        |f3_add     |     2|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.754 ; gain = 287.652 ; free physical = 246280 ; free virtual = 314148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.754 ; gain = 287.652 ; free physical = 246302 ; free virtual = 314170
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.758 ; gain = 287.652 ; free physical = 246327 ; free virtual = 314196
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.926 ; gain = 0.000 ; free physical = 246140 ; free virtual = 314007
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1849.926 ; gain = 428.922 ; free physical = 246194 ; free virtual = 314061
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.578 ; gain = 562.652 ; free physical = 245448 ; free virtual = 313318
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.578 ; gain = 0.000 ; free physical = 245448 ; free virtual = 313318
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.586 ; gain = 0.000 ; free physical = 245439 ; free virtual = 313309
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2537.852 ; gain = 0.004 ; free physical = 245203 ; free virtual = 313071

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1111e0de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245203 ; free virtual = 313071

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245198 ; free virtual = 313082
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245197 ; free virtual = 313081
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245203 ; free virtual = 313087
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245210 ; free virtual = 313094
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245204 ; free virtual = 313090
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245204 ; free virtual = 313089
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245204 ; free virtual = 313089
Ending Logic Optimization Task | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245204 ; free virtual = 313089

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245192 ; free virtual = 313076

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1111e0de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245192 ; free virtual = 313076

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245191 ; free virtual = 313076
Ending Netlist Obfuscation Task | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.852 ; gain = 0.000 ; free physical = 245190 ; free virtual = 313074
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2537.852 ; gain = 0.004 ; free physical = 245189 ; free virtual = 313074
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1111e0de4
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f32m_sub ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2569.836 ; gain = 0.000 ; free physical = 245144 ; free virtual = 313029
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.836 ; gain = 0.000 ; free physical = 245142 ; free virtual = 313027
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.836 ; gain = 0.000 ; free physical = 245140 ; free virtual = 313025
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2569.836 ; gain = 0.000 ; free physical = 245139 ; free virtual = 313025
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2569.836 ; gain = 0.000 ; free physical = 245130 ; free virtual = 313010
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245147 ; free virtual = 313027


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f32m_sub ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1111e0de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245145 ; free virtual = 313025
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1111e0de4
Power optimization: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2689.895 ; gain = 152.043 ; free physical = 245145 ; free virtual = 313026
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27541264 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245172 ; free virtual = 313052
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245170 ; free virtual = 313050
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313047
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245166 ; free virtual = 313046
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1111e0de4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245165 ; free virtual = 313046

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245165 ; free virtual = 313046
Ending Netlist Obfuscation Task | Checksum: 1111e0de4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245165 ; free virtual = 313045
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245018 ; free virtual = 312886
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 88bf97e0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245018 ; free virtual = 312886
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245018 ; free virtual = 312886

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 88bf97e0

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245006 ; free virtual = 312874

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a456cc6a

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245009 ; free virtual = 312877

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a456cc6a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245009 ; free virtual = 312877
Phase 1 Placer Initialization | Checksum: a456cc6a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245009 ; free virtual = 312877

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a456cc6a

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245007 ; free virtual = 312876
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 123a11442

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244988 ; free virtual = 312856

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 123a11442

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244988 ; free virtual = 312856

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11cceb500

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244988 ; free virtual = 312856

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10b9805c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244988 ; free virtual = 312856

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10b9805c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244987 ; free virtual = 312855

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14e30cb37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14e30cb37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14e30cb37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859
Phase 3 Detail Placement | Checksum: 14e30cb37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 14e30cb37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14e30cb37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14e30cb37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859
Phase 4.4 Final Placement Cleanup | Checksum: 14e30cb37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e30cb37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244990 ; free virtual = 312859
Ending Placer Task | Checksum: 14513207a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245007 ; free virtual = 312876
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 245008 ; free virtual = 312876
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244980 ; free virtual = 312849
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244979 ; free virtual = 312847
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 244964 ; free virtual = 312833
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bc53889a ConstDB: 0 ShapeSum: 88bf97e0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "b[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[227]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[227]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[227]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[227]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[340]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[340]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[341]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[341]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[340]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[340]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[341]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[341]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[258]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[258]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[259]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[259]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[258]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[258]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[259]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[259]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[302]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[302]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[302]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[302]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[314]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[314]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[315]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[315]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[314]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[314]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[315]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[315]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[218]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[218]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[218]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[218]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[222]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[222]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[222]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[222]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[232]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[232]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[233]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[233]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[232]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[232]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[233]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[233]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[316]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[316]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[317]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[317]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[316]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[316]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[317]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[317]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[318]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[318]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[319]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[319]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[318]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[318]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[319]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[319]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[349]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[349]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[349]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[349]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[350]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[350]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[351]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[351]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[350]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[350]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[351]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[351]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[262]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[262]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[263]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[263]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[262]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[262]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[263]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[263]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[264]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[264]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[265]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[265]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[264]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[264]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[265]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[265]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: f66dd97c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246189 ; free virtual = 314122
Post Restoration Checksum: NetGraph: 43773e17 NumContArr: b2f69b65 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f66dd97c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246256 ; free virtual = 314117

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f66dd97c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246223 ; free virtual = 314084

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f66dd97c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246222 ; free virtual = 314083
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246217 ; free virtual = 314078
Phase 2 Router Initialization | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246216 ; free virtual = 314077

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246206 ; free virtual = 314067

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246205 ; free virtual = 314066
Phase 4 Rip-up And Reroute | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246205 ; free virtual = 314066

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246205 ; free virtual = 314066

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246206 ; free virtual = 314067
Phase 5 Delay and Skew Optimization | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246205 ; free virtual = 314066

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246204 ; free virtual = 314065
Phase 6.1 Hold Fix Iter | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246204 ; free virtual = 314065
Phase 6 Post Hold Fix | Checksum: 1b402b0ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246204 ; free virtual = 314065

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b402b0ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246198 ; free virtual = 314059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b402b0ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246197 ; free virtual = 314058

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b402b0ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246196 ; free virtual = 314057

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1b402b0ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246195 ; free virtual = 314056
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246226 ; free virtual = 314087

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246225 ; free virtual = 314086
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246225 ; free virtual = 314086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246220 ; free virtual = 314082
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2689.895 ; gain = 0.000 ; free physical = 246218 ; free virtual = 314081
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.027 ; gain = 48.023 ; free physical = 245425 ; free virtual = 313320
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:15:05 2022...
