C1,top/decoup_caps(1)
C10,top/decoup_caps(10)
C2,top/decoup_caps(2)
C3,top/decoup_caps(3)
C4,top/decoup_caps(4)
C5,top/decoup_caps(5)
C6,top/decoup_caps(6)
C7,top/decoup_caps(7)
C8,top/decoup_caps(8)
C9,top/decoup_caps(9)
CLK/BAL0/R1,top/clock_buf/baluns(0)/res_network(1)
CLK/BAL0/R2,top/clock_buf/baluns(0)/res_network(2)
CLK/BAL0/R3,top/clock_buf/baluns(0)/res_network(3)
CLK/BAL0/R4,top/clock_buf/baluns(0)/res_network(4)
CLK/BAL0/R5,top/clock_buf/baluns(0)/res_network(5)
CLK/BAL0/T1,top/clock_buf/baluns(0)/iso_txfmr
CLK/BAL1/R1,top/clock_buf/baluns(1)/res_network(1)
CLK/BAL1/R2,top/clock_buf/baluns(1)/res_network(2)
CLK/BAL1/R3,top/clock_buf/baluns(1)/res_network(3)
CLK/BAL1/R4,top/clock_buf/baluns(1)/res_network(4)
CLK/BAL1/R5,top/clock_buf/baluns(1)/res_network(5)
CLK/BAL1/T1,top/clock_buf/baluns(1)/iso_txfmr
CLK/C1,top/clock_buf/clk_block_cap(1)
CLK/C2,top/clock_buf/clk_block_cap(2)
CLK/C3,top/clock_buf/clk_block_cap(3)
CLK/C4,top/clock_buf/clk_block_cap(4)
CLK/P1,top/clock_buf/differential_clk(1)
CLK/P2,top/clock_buf/differential_clk(2)
CLK/P3,top/clock_buf/single_ended_clk
CLK/P4,top/clock_buf/clk_sel
CLK/R1,top/clock_buf/clk_term(1)
CLK/R2,top/clock_buf/clk_term(2)
CLK/R3,top/clock_buf/clk_term(3)
CLK/R4,top/clock_buf/clk_term(4)
CLK/U1,top/clock_buf/clock_buffer
H1,top/mtg_holes(1)
H2,top/mtg_holes(2)
H3,top/mtg_holes(3)
H4,top/mtg_holes(4)
J1,top/io_hdr
P1,top/sync_conns(1)
P2,top/sync_conns(2)
P3,top/dock_con
R1,top/sync_term
XVR0/C1,top/xcvr_ports(0)/dc_block(1)
XVR0/C2,top/xcvr_ports(0)/dc_block(2)
XVR0/P1,top/xcvr_ports(0)/sma_con(1)
XVR0/P2,top/xcvr_ports(0)/sma_con(2)
XVR0/P3,top/xcvr_ports(0)/sma_con(3)
XVR0/P4,top/xcvr_ports(0)/sma_con(4)
XVR1/C1,top/xcvr_ports(1)/dc_block(1)
XVR1/C2,top/xcvr_ports(1)/dc_block(2)
XVR1/P1,top/xcvr_ports(1)/sma_con(1)
XVR1/P2,top/xcvr_ports(1)/sma_con(2)
XVR1/P3,top/xcvr_ports(1)/sma_con(3)
XVR1/P4,top/xcvr_ports(1)/sma_con(4)
XVR2/C1,top/xcvr_ports(2)/dc_block(1)
XVR2/C2,top/xcvr_ports(2)/dc_block(2)
XVR2/P1,top/xcvr_ports(2)/sma_con(1)
XVR2/P2,top/xcvr_ports(2)/sma_con(2)
XVR2/P3,top/xcvr_ports(2)/sma_con(3)
XVR2/P4,top/xcvr_ports(2)/sma_con(4)
XVR3/C1,top/xcvr_ports(3)/dc_block(1)
XVR3/C2,top/xcvr_ports(3)/dc_block(2)
XVR3/P1,top/xcvr_ports(3)/sma_con(1)
XVR3/P2,top/xcvr_ports(3)/sma_con(2)
XVR3/P3,top/xcvr_ports(3)/sma_con(3)
XVR3/P4,top/xcvr_ports(3)/sma_con(4)
XVR4/C1,top/xcvr_ports(4)/dc_block(1)
XVR4/C2,top/xcvr_ports(4)/dc_block(2)
XVR4/P1,top/xcvr_ports(4)/sma_con(1)
XVR4/P2,top/xcvr_ports(4)/sma_con(2)
XVR4/P3,top/xcvr_ports(4)/sma_con(3)
XVR4/P4,top/xcvr_ports(4)/sma_con(4)
XVR5/C1,top/xcvr_ports(5)/dc_block(1)
XVR5/C2,top/xcvr_ports(5)/dc_block(2)
XVR5/P1,top/xcvr_ports(5)/sma_con(1)
XVR5/P2,top/xcvr_ports(5)/sma_con(2)
XVR5/P3,top/xcvr_ports(5)/sma_con(3)
XVR5/P4,top/xcvr_ports(5)/sma_con(4)
