

================================================================
== Vivado HLS Report for 'cache_update_1'
================================================================
* Date:           Sun Dec  8 18:16:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.853 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1209|     1209| 12.090 us | 12.090 us |  1209|  1209|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |     1208|     1208|       302|          -|          -|     4|    no    |
        | + CACHE_UPDATE_LOOP_2    |      300|      300|        50|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |       48|       48|         2|          -|          -|    24|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    265|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        6|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      75|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      0|      75|    325|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v_cache_V_U  |cache_update_1_v_kbM  |        6|  0|   0|    0|  2880|   27|     1|        77760|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        6|  0|   0|    0|  2880|   27|     1|        77760|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_4_fu_346_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln203_fu_275_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln204_1_fu_240_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln204_2_fu_336_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln204_3_fu_351_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln204_fu_162_p2    |     +    |      0|  0|  15|           6|           6|
    |i_fu_140_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_226_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_318_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln203_3_fu_300_p2  |     -    |      0|  0|  13|          11|          11|
    |sub_ln203_fu_196_p2    |     -    |      0|  0|  15|           7|           7|
    |sub_ln204_1_fu_269_p2  |     -    |      0|  0|  17|          13|          13|
    |sub_ln204_fu_214_p2    |     -    |      0|  0|  15|           8|           8|
    |icmp_ln201_fu_134_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln202_fu_220_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln203_fu_312_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln204_fu_306_p2   |   icmp   |      0|  0|   9|           3|           3|
    |cache_out_V_d0         |  select  |      0|  0|  38|           1|          38|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 265|         117|         147|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_101  |   9|          2|    3|          6|
    |j_0_reg_112  |   9|          2|    3|          6|
    |k_0_reg_123  |   9|          2|    5|         10|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   12|         28|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln203_4_reg_436  |  11|   0|   11|          0|
    |add_ln204_reg_385    |   6|   0|    6|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_reg_101          |   3|   0|    3|          0|
    |i_reg_380            |   3|   0|    3|          0|
    |icmp_ln204_reg_418   |   1|   0|    1|          0|
    |j_0_reg_112          |   3|   0|    3|          0|
    |j_reg_403            |   3|   0|    3|          0|
    |k_0_reg_123          |   5|   0|    5|          0|
    |k_reg_426            |   5|   0|    5|          0|
    |sext_ln203_reg_390   |   7|   0|    8|          1|
    |sub_ln203_3_reg_413  |   8|   0|   11|          3|
    |sub_ln204_1_reg_408  |  10|   0|   13|          3|
    |sub_ln204_reg_395    |   5|   0|    8|          3|
    +---------------------+----+----+-----+-----------+
    |Total                |  75|   0|   85|         10|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | cache_update.1 | return value |
|cache_out_V_address0  | out |   10|  ap_memory |   cache_out_V  |     array    |
|cache_out_V_ce0       | out |    1|  ap_memory |   cache_out_V  |     array    |
|cache_out_V_we0       | out |    1|  ap_memory |   cache_out_V  |     array    |
|cache_out_V_d0        | out |   38|  ap_memory |   cache_out_V  |     array    |
|update_0_V_address0   | out |    7|  ap_memory |   update_0_V   |     array    |
|update_0_V_ce0        | out |    1|  ap_memory |   update_0_V   |     array    |
|update_0_V_q0         |  in |   38|  ap_memory |   update_0_V   |     array    |
+----------------------+-----+-----+------------+----------------+--------------+

