// Seed: 161641978
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7, id_8;
endmodule
macromodule module_1 (
    input  wire id_0,
    output wor  id_1
);
  assign id_1 = id_0;
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
program module_2 (
    output wire id_0,
    output wand id_1
);
  assign id_0 = id_3 || id_3;
  assign id_0 = 1;
  wire id_4;
  assign id_4 = id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4
  );
  wor id_5, id_6, id_7, id_8;
  uwire id_9;
  initial id_9 = 1;
  always_latch if (1) @(posedge id_6 & 1'b0 or id_9) $display(id_3 < 1, 1, id_3);
endprogram
