{"Source Block": ["oh/etx/hdl/etx_io.v@79:89@HdlIdDef", "   //#############################\n\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n      // Sync these control bits into our domain\n"], "Clone Blocks": [["oh/etx/hdl/etx_io.v@76:86", "   \n   //#############################\n   //# Serializer instantiations\n   //#############################\n\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n"], ["oh/etx/hdl/etx_io.v@81:91", "   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n      // Sync these control bits into our domain\n   always @ (posedge txlclk_p) begin\n\n"], ["oh/etx/hdl/etx_io.v@80:90", "\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n      // Sync these control bits into our domain\n   always @ (posedge txlclk_p) begin\n"], ["oh/etx/hdl/etx_io.v@77:87", "   //#############################\n   //# Serializer instantiations\n   //#############################\n\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n"], ["oh/etx/hdl/etx_io.v@78:88", "   //# Serializer instantiations\n   //#############################\n\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n"], ["oh/etx/hdl/etx_io.v@82:92", "   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n      // Sync these control bits into our domain\n   always @ (posedge txlclk_p) begin\n\n      txenb_sync <= {ecfg_tx_enable, txenb_sync[1]};\n"]], "Diff Content": {"Delete": [[84, "   wire         txenb = txenb_sync[0];\n"]], "Add": []}}