###############################################################
#  Generated by:      Cadence Innovus 19.13-s080_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Mon Sep 12 18:52:05 2022
#  Design:            mtm_riscv_chip
#  Command:           opt_design -post_route -drv -report_prefix 10a_opt_post_route_drv -report_dir ./timingReports
###############################################################

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.563  | -1.563  |  0.282  |
|           TNS (ns):| -34.331 | -34.331 |  0.000  |
|    Violating Paths:|   38    |   38    |    0    |
|          All Paths:|  23189  |  23172  |   312   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      9 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.406%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
