Analysis & Synthesis report for experiment1b
Tue Jan 13 16:39:36 2015
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |experiment1b|Top_state
  9. State Machine - |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: LCD_Data_Controller:LCD_Data_unit
 15. Port Connectivity Checks: "seven_seg_displays:display_unit"
 16. Port Connectivity Checks: "LCD_Data_Controller:LCD_Data_unit"
 17. Port Connectivity Checks: "LCD_Config_Controller:LCD_Config_unit"
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 13 16:39:36 2015          ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Full Version ;
; Revision Name                      ; experiment1b                                   ;
; Top-level Entity Name              ; experiment1b                                   ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 532                                            ;
;     Total combinational functions  ; 485                                            ;
;     Dedicated logic registers      ; 204                                            ;
; Total registers                    ; 204                                            ;
; Total pins                         ; 142                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; experiment1b       ; experiment1b       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------+---------+
; convert_hex_to_seven_segment.v   ; yes             ; User Verilog HDL File  ; /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment1b/convert_hex_to_seven_segment.v ;         ;
; seven_seg_displays.v             ; yes             ; User Verilog HDL File  ; /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment1b/seven_seg_displays.v           ;         ;
; Touch_Panel_Controller.v         ; yes             ; User Verilog HDL File  ; /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment1b/Touch_Panel_Controller.v       ;         ;
; experiment1b.v                   ; yes             ; User Verilog HDL File  ; /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment1b/experiment1b.v                 ;         ;
; I2C_M16_Controller.v             ; yes             ; User Verilog HDL File  ; /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment1b/I2C_M16_Controller.v           ;         ;
; LCD_Config_Controller.v          ; yes             ; User Verilog HDL File  ; /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment1b/LCD_Config_Controller.v        ;         ;
; LCD_Data_Contoller.v             ; yes             ; User Verilog HDL File  ; /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment1b/LCD_Data_Contoller.v           ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 532          ;
;                                             ;              ;
; Total combinational functions               ; 485          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 241          ;
;     -- 3 input functions                    ; 85           ;
;     -- <=2 input functions                  ; 159          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 407          ;
;     -- arithmetic mode                      ; 78           ;
;                                             ;              ;
; Total registers                             ; 204          ;
;     -- Dedicated logic registers            ; 204          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 142          ;
; Maximum fan-out node                        ; SWITCH_I[17] ;
; Maximum fan-out                             ; 205          ;
; Total fan-out                               ; 2367         ;
; Average fan-out                             ; 2.85         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+--------------+
; |experiment1b                                ; 485 (18)          ; 204 (31)     ; 0           ; 0            ; 0       ; 0         ; 142  ; 0            ; |experiment1b                                                                   ;              ;
;    |LCD_Config_Controller:LCD_Config_unit|   ; 107 (54)          ; 59 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|LCD_Config_Controller:LCD_Config_unit                             ;              ;
;       |I2C_M16_Controller:I2C_unit|          ; 53 (53)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit ;              ;
;    |LCD_Data_Controller:LCD_Data_unit|       ; 79 (79)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|LCD_Data_Controller:LCD_Data_unit                                 ;              ;
;    |Touch_Panel_Controller:Touch_Panel_unit| ; 206 (206)         ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit                           ;              ;
;    |seven_seg_displays:display_unit|         ; 75 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|seven_seg_displays:display_unit                                   ;              ;
;       |convert_hex_to_seven_segment:seg1|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|seven_seg_displays:display_unit|convert_hex_to_seven_segment:seg1 ;              ;
;       |convert_hex_to_seven_segment:seg2|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|seven_seg_displays:display_unit|convert_hex_to_seven_segment:seg2 ;              ;
;       |convert_hex_to_seven_segment:seg4|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|seven_seg_displays:display_unit|convert_hex_to_seven_segment:seg4 ;              ;
;       |convert_hex_to_seven_segment:seg5|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|seven_seg_displays:display_unit|convert_hex_to_seven_segment:seg5 ;              ;
;       |convert_hex_to_seven_segment:seg6|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment1b|seven_seg_displays:display_unit|convert_hex_to_seven_segment:seg6 ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |experiment1b|Top_state                       ;
+---------------+---------------+---------------+---------------+
; Name          ; Top_state.000 ; Top_state.010 ; Top_state.001 ;
+---------------+---------------+---------------+---------------+
; Top_state.000 ; 0             ; 0             ; 0             ;
; Top_state.001 ; 1             ; 0             ; 1             ;
; Top_state.010 ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                                                                                                                                                                                    ;
+------------------------+------------------------+-----------------------+--------------------+----------------------+----------------------+--------------------+----------------------+----------------------+-----------------------+----------------------+--------------------+
; Name                   ; TP_state.S_TP_DEBOUNCE ; TP_state.S_TP_BACKOFF ; TP_state.S_TP_ZF_Y ; TP_state.S_TP_RECV_Y ; TP_state.S_TP_SEND_Y ; TP_state.S_TP_ZF_X ; TP_state.S_TP_RECV_X ; TP_state.S_TP_SEND_X ; TP_state.S_TP_SYNC_1K ; TP_state.S_TP_ENABLE ; TP_state.S_TP_IDLE ;
+------------------------+------------------------+-----------------------+--------------------+----------------------+----------------------+--------------------+----------------------+----------------------+-----------------------+----------------------+--------------------+
; TP_state.S_TP_IDLE     ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 0                  ;
; TP_state.S_TP_ENABLE   ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 1                    ; 1                  ;
; TP_state.S_TP_SYNC_1K  ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 1                     ; 0                    ; 1                  ;
; TP_state.S_TP_SEND_X   ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 1                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_RECV_X   ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 1                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_ZF_X     ; 0                      ; 0                     ; 0                  ; 0                    ; 0                    ; 1                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_SEND_Y   ; 0                      ; 0                     ; 0                  ; 0                    ; 1                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_RECV_Y   ; 0                      ; 0                     ; 0                  ; 1                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_ZF_Y     ; 0                      ; 0                     ; 1                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_BACKOFF  ; 0                      ; 1                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
; TP_state.S_TP_DEBOUNCE ; 1                      ; 0                     ; 0                  ; 0                    ; 0                    ; 0                  ; 0                    ; 0                    ; 0                     ; 0                    ; 1                  ;
+------------------------+------------------------+-----------------------+--------------------+----------------------+----------------------+--------------------+----------------------+----------------------+-----------------------+----------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                              ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Colourbar_Green[0..6]                                                                ; Merged with Colourbar_Green[7]                                           ;
; Colourbar_Blue[0..6]                                                                 ; Merged with Colourbar_Blue[7]                                            ;
; Colourbar_Red[0..6]                                                                  ; Merged with Colourbar_Red[7]                                             ;
; TP_position[0][4]                                                                    ; Merged with TP_position[6][4]                                            ;
; TP_position[1][4]                                                                    ; Merged with TP_position[6][4]                                            ;
; TP_position[2][4]                                                                    ; Merged with TP_position[6][4]                                            ;
; TP_position[4][4]                                                                    ; Merged with TP_position[6][4]                                            ;
; TP_position[5][4]                                                                    ; Merged with TP_position[6][4]                                            ;
; TP_position[0][2]                                                                    ; Merged with TP_position[0][3]                                            ;
; LCD_Data_Controller:LCD_Data_unit|LTM_R[0..6]                                        ; Merged with LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                   ;
; LCD_Data_Controller:LCD_Data_unit|LTM_G[0..6]                                        ; Merged with LCD_Data_Controller:LCD_Data_unit|LTM_G[7]                   ;
; LCD_Data_Controller:LCD_Data_unit|LTM_B[0..6]                                        ; Merged with LCD_Data_Controller:LCD_Data_unit|LTM_B[7]                   ;
; Touch_Panel_Controller:Touch_Panel_unit|Y_Coord[0..3]                                ; Lost fanout                                                              ;
; TP_position[0][3]                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; LCD_Config_Controller:LCD_Config_unit|I2C_data[9]                                    ; Stuck at GND due to stuck port data_in                                   ;
; Top_state~9                                                                          ; Lost fanout                                                              ;
; Touch_Panel_Controller:Touch_Panel_unit|TP_state~16                                  ; Lost fanout                                                              ;
; Touch_Panel_Controller:Touch_Panel_unit|TP_state~17                                  ; Lost fanout                                                              ;
; Touch_Panel_Controller:Touch_Panel_unit|TP_state~18                                  ; Lost fanout                                                              ;
; Touch_Panel_Controller:Touch_Panel_unit|TP_state~19                                  ; Lost fanout                                                              ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|clock_div_count[0] ; Merged with Touch_Panel_Controller:Touch_Panel_unit|SPI_Clock_counter[0] ;
; LCD_Data_Controller:LCD_Data_unit|oClock_en                                          ; Merged with LCD_Data_Controller:LCD_Data_unit|LTM_NCLK                   ;
; LCD_enable                                                                           ; Merged with Top_state.010                                                ;
; Total Number of Removed Registers = 62                                               ;                                                                          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 204   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 204   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 132   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen    ; 2       ;
; LCD_TPn_sel                                                                   ; 4       ;
; LCD_Data_Controller:LCD_Data_unit|LTM_NCLK                                    ; 5       ;
; LCD_Data_Controller:LCD_Data_unit|LTM_VD                                      ; 2       ;
; Touch_Panel_Controller:Touch_Panel_unit|TP_SS_N_O                             ; 2       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[15]    ; 2       ;
; LCD_Config_Controller:LCD_Config_unit|Done                                    ; 4       ;
; LCD_Data_Controller:LCD_Data_unit|V_Sync                                      ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[14]    ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge ; 4       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[13]    ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[12]    ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[11]    ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[10]    ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[9]     ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[8]     ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[7]     ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[6]     ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[5]     ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[4]     ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[3]     ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[2]     ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[1]     ; 1       ;
; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|sdat[0]     ; 1       ;
; Total number of inverted registers = 24                                       ;         ;
+-------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                       ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |experiment1b|LCD_Data_Controller:LCD_Data_unit|H_Sync                                           ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |experiment1b|LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                       ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |experiment1b|LCD_Config_Controller:LCD_Config_unit|I2C_state[1]                                 ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |experiment1b|LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[1] ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |experiment1b|LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                                         ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |experiment1b|LCD_Data_Controller:LCD_Data_unit|V_Count[7]                                       ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment1b|TP_position[0][0]                                                                  ;                            ;
; 6:1                ; 14 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; |experiment1b|LCD_Config_Controller:LCD_Config_unit|I2C_data[15]                                 ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_busy_timeout[0]                         ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[3]                           ;                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[7]                             ;                            ;
; 18:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[11]                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment1b|LCD_Data_Controller:LCD_Data_unit|V_Sync                                           ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                   ;                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                   ;                            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 6 LEs                ; 26 LEs                 ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                   ;                            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 6 LEs                ; 26 LEs                 ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                   ;                            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 6 LEs                ; 26 LEs                 ; |experiment1b|Touch_Panel_Controller:Touch_Panel_unit|TP_state                                   ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Data_Controller:LCD_Data_unit ;
+----------------------+-------------+-------------------------------------------+
; Parameter Name       ; Value       ; Type                                      ;
+----------------------+-------------+-------------------------------------------+
; H_LINE               ; 10000100000 ; Unsigned Binary                           ;
; V_LINE               ; 1000001101  ; Unsigned Binary                           ;
; Hsync_Blank          ; 00011011000 ; Unsigned Binary                           ;
; Hsync_Front_Porch    ; 00000101000 ; Unsigned Binary                           ;
; Vertical_Back_Porch  ; 0000100011  ; Unsigned Binary                           ;
; Vertical_Front_Porch ; 0000001010  ; Unsigned Binary                           ;
+----------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Port Connectivity Checks: "seven_seg_displays:display_unit" ;
+---------------+-------+----------+--------------------------+
; Port          ; Type  ; Severity ; Details                  ;
+---------------+-------+----------+--------------------------+
; hex_values[7] ; Input ; Info     ; Stuck at GND             ;
; hex_values[3] ; Input ; Info     ; Stuck at GND             ;
+---------------+-------+----------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_Data_Controller:LCD_Data_unit"                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; oClock_en      ; Output ; Info     ; Explicitly unconnected                                                              ;
; oCoord_X[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCoord_X[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCoord_Y       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; H_Count        ; Output ; Info     ; Explicitly unconnected                                                              ;
; V_Count        ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_Config_Controller:LCD_Config_unit" ;
+--------------+--------+----------+--------------------------------+
; Port         ; Type   ; Severity ; Details                        ;
+--------------+--------+----------+--------------------------------+
; LCD_I2C_scen ; Output ; Info     ; Explicitly unconnected         ;
+--------------+--------+----------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Jan 13 16:39:32 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiment1b -c experiment1b
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v
    Info (12023): Found entity 1: convert_hex_to_seven_segment
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_displays.v
    Info (12023): Found entity 1: seven_seg_displays
Info (12021): Found 1 design units, including 1 entities, in source file Touch_Panel_Controller.v
    Info (12023): Found entity 1: Touch_Panel_Controller
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b.v
    Info (12023): Found entity 1: experiment1b
Info (12021): Found 1 design units, including 1 entities, in source file I2C_M16_Controller.v
    Info (12023): Found entity 1: I2C_M16_Controller
Info (12021): Found 1 design units, including 1 entities, in source file LCD_Config_Controller.v
    Info (12023): Found entity 1: LCD_Config_Controller
Info (12021): Found 1 design units, including 1 entities, in source file LCD_Data_Contoller.v
    Info (12023): Found entity 1: LCD_Data_Controller
Info (12127): Elaborating entity "experiment1b" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at experiment1b.v(50): object "TP_enable" assigned a value but never read
Warning (10034): Output port "LED_GREEN_O" at experiment1b.v(22) has no driver
Warning (10034): Output port "LED_RED_O" at experiment1b.v(23) has no driver
Info (10041): Inferred latch for "TP_position[3][0]" at experiment1b.v(187)
Info (10041): Inferred latch for "TP_position[3][1]" at experiment1b.v(187)
Info (10041): Inferred latch for "TP_position[3][2]" at experiment1b.v(187)
Info (10041): Inferred latch for "TP_position[3][3]" at experiment1b.v(187)
Info (10041): Inferred latch for "TP_position[3][4]" at experiment1b.v(187)
Info (10041): Inferred latch for "TP_position[7][0]" at experiment1b.v(187)
Info (10041): Inferred latch for "TP_position[7][1]" at experiment1b.v(187)
Info (10041): Inferred latch for "TP_position[7][2]" at experiment1b.v(187)
Info (10041): Inferred latch for "TP_position[7][3]" at experiment1b.v(187)
Info (10041): Inferred latch for "TP_position[7][4]" at experiment1b.v(187)
Info (12128): Elaborating entity "LCD_Config_Controller" for hierarchy "LCD_Config_Controller:LCD_Config_unit"
Info (12128): Elaborating entity "I2C_M16_Controller" for hierarchy "LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit"
Info (12128): Elaborating entity "LCD_Data_Controller" for hierarchy "LCD_Data_Controller:LCD_Data_unit"
Info (12128): Elaborating entity "Touch_Panel_Controller" for hierarchy "Touch_Panel_Controller:Touch_Panel_unit"
Warning (10036): Verilog HDL or VHDL warning at Touch_Panel_Controller.v(46): object "Done" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at Touch_Panel_Controller.v(121): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "seven_seg_displays" for hierarchy "seven_seg_displays:display_unit"
Info (12128): Elaborating entity "convert_hex_to_seven_segment" for hierarchy "seven_seg_displays:display_unit|convert_hex_to_seven_segment:seg0"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[26]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[27]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[28]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[29]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[30]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[31]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[32]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[33]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[34]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_sdat" to the node "LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[3]~synth"
    Warning (13010): Node "GPIO_0[4]~synth"
    Warning (13010): Node "GPIO_0[5]~synth"
    Warning (13010): Node "GPIO_0[6]~synth"
    Warning (13010): Node "GPIO_0[7]~synth"
    Warning (13010): Node "GPIO_0[8]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[11]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
    Warning (13010): Node "GPIO_0[13]~synth"
    Warning (13010): Node "GPIO_0[14]~synth"
    Warning (13010): Node "GPIO_0[15]~synth"
    Warning (13010): Node "GPIO_0[16]~synth"
    Warning (13010): Node "GPIO_0[17]~synth"
    Warning (13010): Node "GPIO_0[18]~synth"
    Warning (13010): Node "GPIO_0[19]~synth"
    Warning (13010): Node "GPIO_0[20]~synth"
    Warning (13010): Node "GPIO_0[21]~synth"
    Warning (13010): Node "GPIO_0[22]~synth"
    Warning (13010): Node "GPIO_0[23]~synth"
    Warning (13010): Node "GPIO_0[24]~synth"
    Warning (13010): Node "GPIO_0[25]~synth"
    Warning (13010): Node "GPIO_0[26]~synth"
    Warning (13010): Node "GPIO_0[27]~synth"
    Warning (13010): Node "GPIO_0[28]~synth"
    Warning (13010): Node "GPIO_0[29]~synth"
    Warning (13010): Node "GPIO_0[30]~synth"
    Warning (13010): Node "GPIO_0[31]~synth"
    Warning (13010): Node "GPIO_0[32]~synth"
    Warning (13010): Node "GPIO_0[33]~synth"
    Warning (13010): Node "GPIO_0[34]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][0]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][1]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][2]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][3]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][4]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][5]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][6]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][0]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][1]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][2]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][3]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][4]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][5]" is stuck at VCC
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[7][6]" is stuck at VCC
    Warning (13410): Pin "LED_GREEN_O[0]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[1]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[2]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[3]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[4]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[5]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[6]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[7]" is stuck at GND
    Warning (13410): Pin "LED_GREEN_O[8]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[0]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[1]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[2]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[3]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[4]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[5]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[6]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[7]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[8]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[9]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[10]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[11]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[12]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[13]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[14]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[15]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[16]" is stuck at GND
    Warning (13410): Pin "LED_RED_O[17]" is stuck at GND
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment1b/experiment1b.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[0]"
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[1]"
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[2]"
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[3]"
    Warning (15610): No output dependent on input pin "SWITCH_I[0]"
    Warning (15610): No output dependent on input pin "SWITCH_I[1]"
    Warning (15610): No output dependent on input pin "SWITCH_I[2]"
    Warning (15610): No output dependent on input pin "SWITCH_I[3]"
    Warning (15610): No output dependent on input pin "SWITCH_I[4]"
    Warning (15610): No output dependent on input pin "SWITCH_I[5]"
    Warning (15610): No output dependent on input pin "SWITCH_I[6]"
    Warning (15610): No output dependent on input pin "SWITCH_I[7]"
    Warning (15610): No output dependent on input pin "SWITCH_I[8]"
    Warning (15610): No output dependent on input pin "SWITCH_I[9]"
    Warning (15610): No output dependent on input pin "SWITCH_I[10]"
    Warning (15610): No output dependent on input pin "SWITCH_I[11]"
    Warning (15610): No output dependent on input pin "SWITCH_I[12]"
    Warning (15610): No output dependent on input pin "SWITCH_I[13]"
    Warning (15610): No output dependent on input pin "SWITCH_I[14]"
    Warning (15610): No output dependent on input pin "SWITCH_I[15]"
    Warning (15610): No output dependent on input pin "SWITCH_I[16]"
Info (21057): Implemented 679 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 537 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 349 megabytes
    Info: Processing ended: Tue Jan 13 16:39:36 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment1b/experiment1b.map.smsg.


