2025-02-05 14:41:21.602  D  
2025-02-05 14:41:21.603  D  **************  Starting VV_1  **************
2025-02-05 14:41:21.603  D  Script: VV.py 1.4.3
2025-02-05 14:41:21.603  I  Test Parameters:
2025-02-05 14:41:21.604  I      Volt-Var mode = Normal
2025-02-05 14:41:21.604  I      Characteristic 1 curve = Enabled
2025-02-05 14:41:21.604  I      Response time (s) for curve 1 = 10.0
2025-02-05 14:41:21.605  I      Characteristic 2 curve = Disabled
2025-02-05 14:41:21.605  I      Characteristic 3 curve = Disabled
2025-02-05 14:41:21.605  I      Power Levels iteration = 100%
2025-02-05 14:41:21.606  I      Voltage reference iteration = All
2025-02-05 14:41:21.606  I  EUT Parameters:
2025-02-05 14:41:21.606  I      Phases = Three phase
2025-02-05 14:41:21.606  I      Apparent power rating (VA) = 10000.0
2025-02-05 14:41:21.607  I      Output power rating (W) = 8000.0
2025-02-05 14:41:21.607  I      Minimum Power Rating(W) = 1000.0
2025-02-05 14:41:21.607  I      Output var rating (vars) = 2000.0
2025-02-05 14:41:21.607  I      Nominal AC voltage (V) = 120.0
2025-02-05 14:41:21.608  I      Minimum AC voltage (V) = 105.6
2025-02-05 14:41:21.608  I      Maximum AC voltage (V) = 132.0
2025-02-05 14:41:21.608  I      V_in_nom: Nominal input voltage (Vdc) = 400
2025-02-05 14:41:21.608  I      Nominal AC frequency (Hz) = 60.0
2025-02-05 14:41:21.608  I      Maximum frequency in the continuous operating region (Hz) = 66.0
2025-02-05 14:41:21.609  I      Minimum frequency in the continuous operating region (Hz) = 56.0
2025-02-05 14:41:21.609  I      EUT response to phase imbalance is calculated by: = EUT response to the average of the three-phase effective (RMS)
2025-02-05 14:41:21.609  I  DER Parameters:
2025-02-05 14:41:21.609  I      DER Mode = Disabled
2025-02-05 14:41:21.610  I  Grid Simulator Parameters:
2025-02-05 14:41:21.610  I      Mode = Opal
2025-02-05 14:41:21.610  I      Configure grid simulator at beginning of test = Enabled
2025-02-05 14:41:21.610  I      Opal Parameters:
2025-02-05 14:41:21.611  I          Phases = 3
2025-02-05 14:41:21.611  I          Nominal voltage for all phases = 230.0
2025-02-05 14:41:21.611  I          Frequency = 50.0
2025-02-05 14:41:21.612  I          Max Voltage = 250.0
2025-02-05 14:41:21.612  I          Max Frequency = 70.0
2025-02-05 14:41:21.612  I          Min Frequency = 45.0
2025-02-05 14:41:21.612  I  PV Simulator Parameters:
2025-02-05 14:41:21.613  I      Mode = Disabled
2025-02-05 14:41:21.613  I  Data Acquisition System Parameters:
2025-02-05 14:41:21.613  I      Mode = Opal
2025-02-05 14:41:21.613  I      Opal Parameters:
2025-02-05 14:41:21.614  I          Sample Interval (ms) = 1000
2025-02-05 14:41:21.614  I          Opal Analog Channel Map (e.g. simulinks blocks, etc,.) = Opal_Phase_Jump
2025-02-05 14:41:21.614  I          Waveform Directory = C:\Users\Host-PC\Desktop\pschmitz\OpenSVP_Testing2\models\IEEE_1547_Testing\ieee_1547_testing_sm_source\OpREDHAWK64target
2025-02-05 14:41:21.615  I          Waveform Channel List = PhaseJump
2025-02-05 14:41:21.615  I          Waveform Data File Name (.mat) = Data.mat
2025-02-05 14:41:21.615  I          Capture data from the console? = No
2025-02-05 14:41:21.616  I  HIL Parameters:
2025-02-05 14:41:21.616  I      Mode = Opal-RT
2025-02-05 14:41:21.616  I      Opal-RT Parameters:
2025-02-05 14:41:21.616  I          Target name in RT-LAB = Microgrid_Testbench
2025-02-05 14:41:21.617  I          Project Directory Loacation = C:\Users\Host-PC\Desktop\pschmitz\OpenSVP_Testing2\OpenSVP_Testing2.llp
2025-02-05 14:41:21.617  I          RT-LAB model name (.mdl or .slx) = IEEE_1547_Testing
2025-02-05 14:41:21.747  I          Real-Time simulation mode = Hardware
2025-02-05 14:41:21.747  I          Configure HIL in init = False
2025-02-05 14:41:21.748  I          Stop Time = 3600.0
2025-02-05 14:41:21.749  I  Functions to be activated in this test script = ['VV']
2025-02-05 14:41:21.749  D  Sc points: ['V_MEAS', 'V_TARGET', 'Q_MEAS', 'Q_TARGET', 'Q_TARGET_MIN', 'Q_TARGET_MAX', 'EVENT']
2025-02-05 14:41:21.750  D  summary column=90%_BY_TR=1,WITHIN_BOUNDS_BY_TR=1,WITHIN_BOUNDS_BY_LAST_TR,V_MEAS,V_TARGET,Q_MEAS,Q_TARGET,Q_TARGET_MIN,Q_TARGET_MAX,STEP,FILENAME
2025-02-05 14:41:21.750  D  1547.1 Library configured for UNDEFINED IN TEST CLASS
2025-02-05 14:41:21.751  D  y_variables={'Q': 'VV'}
2025-02-05 14:41:21.751  D  y_temp: Q
2025-02-05 14:41:21.950  D  y_points: ['AC_Q_1,AC_Q_2,AC_Q_3']
2025-02-05 14:41:21.951  D  y2_variable for result: V
2025-02-05 14:41:21.952  D  {'plot.title': 'title_name', 'plot.x.title': 'Time (sec)', 'plot.x.points': 'TIME', 'plot.y.points': 'AC_Q_1,AC_Q_2,AC_Q_3', 'plot.y.title': 'Reactive Power', 'plot.y2.points': 'AC_VRMS_1,AC_VRMS_2,AC_VRMS_3', 'plot.y2.title': 'Voltage', 'plot.Q_TARGET.min_error': 'Q_TARGET_MIN', 'plot.Q_TARGET.max_error': 'Q_TARGET_MAX'}
2025-02-05 14:41:21.953  D  ***************HIL initialization***************
2025-02-05 14:41:21.954  I  Opening Project: C:\Users\Host-PC\Desktop\pschmitz\OpenSVP_Testing2\OpenSVP_Testing2.llp
2025-02-05 14:41:21.955  I  Assuming project name is an absolute path to .llp file
2025-02-05 14:41:21.955  I  Opening project file: C:\Users\Host-PC\Desktop\pschmitz\OpenSVP_Testing2\OpenSVP_Testing2.llp
2025-02-05 14:41:22.179  I  Opened Project: C:\Users\Host-PC\Desktop\pschmitz\OpenSVP_Testing2\OpenSVP_Testing2.llp
2025-02-05 14:41:22.261  I  DC Sources configured
2025-02-05 14:41:22.261  D  info(), self.target_name = Microgrid_Testbench
2025-02-05 14:41:22.321  I  OPAL-RT - Platform version OPAL-RTLinux 3.5.4 (4.19.80-opalrtlinux) (IP address : 192.168.10.102)
2025-02-05 14:41:22.321  I  Opening Project: C:\Users\Host-PC\Desktop\pschmitz\OpenSVP_Testing2\OpenSVP_Testing2.llp
2025-02-05 14:41:22.321  I  Assuming project name is an absolute path to .llp file
2025-02-05 14:41:22.322  I  Opening project file: C:\Users\Host-PC\Desktop\pschmitz\OpenSVP_Testing2\OpenSVP_Testing2.llp
2025-02-05 14:41:22.325  I  Opened Project: C:\Users\Host-PC\Desktop\pschmitz\OpenSVP_Testing2\OpenSVP_Testing2.llp
2025-02-05 14:41:22.400  I  DC Sources configured
2025-02-05 14:41:23.430  I  Stopping/Resetting simulation. Current State: Model Loadable
2025-02-05 14:41:23.432  I  Model already stopped.
2025-02-05 14:41:23.433  I  Model state is now: Model Loadable
2025-02-05 14:41:23.435  I      Model Loadable
2025-02-05 14:41:23.435  I  Setting the simulation stop time for 3600.0 to run experiment.
2025-02-05 14:41:23.435  W  Stop time already set to 3600.0
2025-02-05 14:41:24.460  I  Loading Model.  This may take a while...
2025-02-05 14:41:24.462  I  The realtimemod : HARD_SYNC_MODE(0)
2025-02-05 14:41:48.022  I      The model is loaded.
2025-02-05 14:41:48.022  I  Simulation started.
2025-02-05 14:41:48.052  I  Waiting for the DC-Sources to enable output
2025-02-05 14:41:48.661  I  DC-Sources output enabled
2025-02-05 14:41:48.662  E  Test script exception: Traceback (most recent call last):
  File "C:\Users\Philipp Schmitz\Desktop\OpenSVP\OpenSVP-HBRS24\1547.1\Scripts\VV.py", line 119, in volt_vars_mode
    chil.config()
  File "C:\Users\Philipp Schmitz\Desktop\OpenSVP\OpenSVP-HBRS24\1547.1\Lib\svpelab\hil_opal.py", line 171, in config
    self.ts.log("    {}".format(self.start_simulation()))
  File "C:\Users\Philipp Schmitz\Desktop\OpenSVP\OpenSVP-HBRS24\1547.1\Lib\svpelab\hil_opal.py", line 591, in start_simulation
    self.loadDCBus()
  File "C:\Users\Philipp Schmitz\Desktop\OpenSVP\OpenSVP-HBRS24\1547.1\Lib\svpelab\hil_opal.py", line 609, in loadDCBus
    RtlabApi.SetVariables("ENABLE_DC1",1)
TypeError: SetVariables() takes from 0 to 1 positional arguments but 2 were given

2025-02-05 14:41:48.662  I  Stopping/Resetting simulation. Current State: Model Running
2025-02-05 14:41:51.277  I  Model state is now: Model Loadable
2025-02-05 14:41:51.474  I  Test result - Fail
