#ifndef TIGER2REG_H
#define TIGER2REG_H
// Address defintion file generated by gen_addrfiles

#define HW_CHIP_BASE                    0x03000000         // Register base
#define HW_DEMOD_RESET                  (CHIP_BASE+0x000    )
#define HW_SRCH_CTL                     (CHIP_BASE+0x004    )
#define HW_SRCH_TH_ENERGY_LOW           (CHIP_BASE+0x008    )
#define HW_SRCH_TH_ENERGY_HIGH          (CHIP_BASE+0x00C    )
#define HW_SRCH_INTG_TIME               (CHIP_BASE+0x010    )
#define HW_SRCH_TH_TIME                 (CHIP_BASE+0x014    )
#define HW_SRCH_OFFSET_LOW              (CHIP_BASE+0x018    )
#define HW_SRCH_OFFSET_HIGH             (CHIP_BASE+0x01C    )
#define HW_SRCH_MASK_I_LOW              (CHIP_BASE+0x020    )
#define HW_SRCH_MASK_I_HIGH             (CHIP_BASE+0x024    )
#define HW_SRCH_MASK_Q_LOW              (CHIP_BASE+0x028    )
#define HW_SRCH_MASK_Q_HIGH             (CHIP_BASE+0x02C    )
#define HW_SRCH_SLEW_LOW                (CHIP_BASE+0x030    )
#define HW_SRCH_SLEW_MID                (CHIP_BASE+0x034    )
#define HW_SRCH_SLEW_HIGH               (CHIP_BASE+0x038    )
#define HW_SRCH_ACC_PASS                (CHIP_BASE+0x03C    )
#define HW_SRCH_NUM_LOW                 (CHIP_BASE+0x040    )
#define HW_SRCH_NUM_HIGH                (CHIP_BASE+0x044    )
#define HW_SRCH_MAX_SELECT              (CHIP_BASE+0x048    )
#define HW_DEM_IRAM_ADDR                (CHIP_BASE+0x04C    )
#define HW_DEM_IRAM_DIN                 (CHIP_BASE+0x050    )
#define HW_DEM_DMEM_ADDR                (CHIP_BASE+0x054    )
#define HW_DEM_DMEM_DIN                 (CHIP_BASE+0x058    )
#define HW_DEM_DSP_RESET                (CHIP_BASE+0x05C    )
#define HW_FFE_POWER_CTL_F0_CELLN_EN    (CHIP_BASE+0x060    )
#define HW_FFE_POWER_CTL_F1_CELLN_EN    (CHIP_BASE+0x064    )
#define HW_FFE_POWER_CTL_F2_CELLN_EN    (CHIP_BASE+0x068    )
#define HW_FFE_POWER_CTL_F3_CELLN_EN    (CHIP_BASE+0x06C    )
#define HW_FFE_FINGER_CTL1              (CHIP_BASE+0x070    )
#define HW_FFE_FINGER_CTL2              (CHIP_BASE+0x074    )
#define HW_FFE_FINGER_PAGE_REG          (CHIP_BASE+0x078    )
#define HW_FFE_TT_ACCUM_LOWER           (CHIP_BASE+0x07C    )
#define HW_FFE_TT_ACCUM_UPPER           (CHIP_BASE+0x080    )
#define HW_FFE_TT_K1_GAIN               (CHIP_BASE+0x084    )
#define HW_FFE_TT_K2_GAIN               (CHIP_BASE+0x088    )
#define HW_FFE_RSSI_FILT_GAIN           (CHIP_BASE+0x08C    )
#define HW_FFE_FN_RSSI_INIT             (CHIP_BASE+0x090    )
#define HW_FFE_FN_BINARY_OFFSET_LOWER   (CHIP_BASE+0x094    )
#define HW_FFE_FN_BINARY_OFFSET_UPPER   (CHIP_BASE+0x098    )
#define HW_FFE_FN_PN_I_MASK_LOWER       (CHIP_BASE+0x09C    )
#define HW_FFE_FN_PN_I_MASK_UPPER       (CHIP_BASE+0x0A0    )
#define HW_FFE_FN_PN_Q_MASK_LOWER       (CHIP_BASE+0x0A4    )
#define HW_FFE_FN_PN_Q_MASK_UPPER       (CHIP_BASE+0x0A8    )
#define HW_FFE_FN_CODE_CHAN_ID          (CHIP_BASE+0x0AC    )
#define HW_FFE_SLEW_VALUE_LOWER         (CHIP_BASE+0x0B0    )
#define HW_FFE_SLEW_VALUE_MID           (CHIP_BASE+0x0B4    )
#define HW_FFE_SLEW_VALUE_UPPER         (CHIP_BASE+0x0B8    )
#define HW_FFE_PILOT_FILT_GAIN          (CHIP_BASE+0x0BC    )
#define HW_FFE_LOCK_THRESH_LOWER        (CHIP_BASE+0x0C0    )
#define HW_FFE_LOCK_THRESH_UPPER        (CHIP_BASE+0x0C4    )
#define HW_FFE_FN_PWR_THRESH            (CHIP_BASE+0x0C8    )
#define HW_FREQ_COMB_GAIN               (CHIP_BASE+0x0CC    )
#define HW_FN_CHAN_CTL                  (CHIP_BASE+0x0D8    )
#define HW_COMB_CHAN_CTL                (CHIP_BASE+0x0DC    )
#define HW_POWER_COMB_CTL               (CHIP_BASE+0x0E0    )
#define HW_SYMB_COMB_CTL0               (CHIP_BASE+0x0E4    )
#define HW_SYMB_COMB_CTL1               (CHIP_BASE+0x0E8    )
#define HW_DEM_PEEK_POKE_CTL            (CHIP_BASE+0x0EC    )
#define HW_SYMB_COMB_FIFO_DEPTH         (CHIP_BASE+0x0F0    )
#define HW_SYMB_COMB_POS_DUMP           (CHIP_BASE+0x0F4    )
#define HW_SYMB_COMB_FREQ_ADJ_LOWER     (CHIP_BASE+0x0F8    )
#define HW_SYMB_COMB_FREQ_ADJ_UPPER     (CHIP_BASE+0x0FC    )
#define HW_SYMB_COMB_LONG_CODE_LD_0     (CHIP_BASE+0x100    )
#define HW_SYMB_COMB_LONG_CODE_LD_1     (CHIP_BASE+0x104    )
#define HW_SYMB_COMB_LONG_CODE_LD_2     (CHIP_BASE+0x108    )
#define HW_SYMB_COMB_LONG_CODE_LD_3     (CHIP_BASE+0x10C    )
#define HW_SYMB_COMB_LONG_CODE_LD_4     (CHIP_BASE+0x110    )
#define HW_SYMB_COMB_LONG_CODE_LD_5     (CHIP_BASE+0x114    )
#define HW_SYMB_COMB_LONG_CODE_MASK_0   (CHIP_BASE+0x118    )
#define HW_SYMB_COMB_LONG_CODE_MASK_1   (CHIP_BASE+0x11C    )
#define HW_SYMB_COMB_LONG_CODE_MASK_2   (CHIP_BASE+0x120    )
#define HW_SYMB_COMB_LONG_CODE_MASK_3   (CHIP_BASE+0x124    )
#define HW_SYMB_COMB_LONG_CODE_MASK_4   (CHIP_BASE+0x128    )
#define HW_SYMB_COMB_LONG_CODE_MASK_5   (CHIP_BASE+0x12C    )
#define HW_EPOCH_WR                     (CHIP_BASE+0x130    )
#define HW_FFE_FN_SUP_CODE1             (CHIP_BASE+0x134    )
#define HW_FFE_FN_SUP_CODE2             (CHIP_BASE+0x138    )
#define HW_FFE_FN_SUP_CODE3             (CHIP_BASE+0x13C    )
#define HW_FFE_FN_SUP_CODE4             (CHIP_BASE+0x140    )
#define HW_FFE_FN_SUP_CODE5             (CHIP_BASE+0x144    )
#define HW_FFE_FN_SUP_CODE6             (CHIP_BASE+0x148    )
#define HW_FFE_FN_SUP_CODE7             (CHIP_BASE+0x14C    )
#define HW_DEM_FRAME_CTL                (CHIP_BASE+0x150    )
#define HW_DEM_CTL                      (CHIP_BASE+0x154    )
#define HW_OOK_CTL                      (CHIP_BASE+0x158    )
#define HW_DEM_CH2_SPR                  (CHIP_BASE+0x15C    )
#define HW_FREQ_COMB_CTL                (CHIP_BASE+0x160    )
#define HW_CARRIER_FREQ_ERR_WR_LSB      (CHIP_BASE+0x164    )
#define HW_CARRIER_FREQ_ERR_WR_MSB      (CHIP_BASE+0x168    )
#define HW_TX_RATE_ADJ                  (CHIP_BASE+0x16C    )
#define HW_TX_PDM_BOOST_PERIOD          (CHIP_BASE+0x170    )
#define HW_I_OFFSET_WR                  (CHIP_BASE+0x174    )
#define HW_Q_OFFSET_WR                  (CHIP_BASE+0x178    )
#define HW_IQ_OFFSET_CTL                (CHIP_BASE+0x17C    )
#define HW_RAS_RAM_DATA_MSB             (CHIP_BASE+0x180    )
#define HW_RAS_RAM_DATA_LSB             (CHIP_BASE+0x184    )
#define HW_AGC_TEST_CTL                 (CHIP_BASE+0x188    )
#define HW_AGC_RDWR_CTL                 (CHIP_BASE+0x18C    )
#define HW_AGC_CTL                      (CHIP_BASE+0x190    )
#define HW_AGC_CTL2                     (CHIP_BASE+0x194    )
#define HW_RX_AGC_ADJ_WR                (CHIP_BASE+0x198    )
#define HW_TX_AGC_ADJ_WR_MSB            (CHIP_BASE+0x19C    )
#define HW_AGC_VALUE_WR                 (CHIP_BASE+0x1A0    )
#define HW_AGC_VALUE_MAX                (CHIP_BASE+0x1A4    )
#define HW_AGC_VALUE_MIN                (CHIP_BASE+0x1A8    )
#define HW_AGC_CTL3                     (CHIP_BASE+0x1AC    )
#define HW_AGC_CTL4                     (CHIP_BASE+0x1B0    )
#define HW_TX_GAIN_LIMIT_LSB            (CHIP_BASE+0x1B4    )
#define HW_LNA_OFFSET_LSB               (CHIP_BASE+0x1B8    )
#define HW_IM_STATE_CTL                 (CHIP_BASE+0x1BC    )
#define HW_LNA_FALL                     (CHIP_BASE+0x1C0    )
#define HW_LNA_RISE                     (CHIP_BASE+0x1C4    )
#define HW_LNA_FILT_WR                  (CHIP_BASE+0x1C8    )
#define HW_AGC_CTL5                     (CHIP_BASE+0x1CC    )
#define HW_AGC_CTL6                     (CHIP_BASE+0x1D0    )
#define HW_LNA_GAIN_WR                  (CHIP_BASE+0x1D4    )
#define HW_LNA_GAIN_MIN                 (CHIP_BASE+0x1D8    )
#define HW_LNA_GAIN_PWR_MAX             (CHIP_BASE+0x1DC    )
#define HW_TX_OPEN_LOOP_WR              (CHIP_BASE+0x1E0    )
#define HW_TX_GAIN_ADJ_WR               (CHIP_BASE+0x1E4    )
#define HW_PA_R1_RISE                   (CHIP_BASE+0x1E8    )
#define HW_PA_R1_FALL                   (CHIP_BASE+0x1EC    )
#define HW_PA_R2_RISE                   (CHIP_BASE+0x1F0    )
#define HW_PA_R2_FALL                   (CHIP_BASE+0x1F4    )
#define HW_PA_R3_RISE                   (CHIP_BASE+0x1F8    )
#define HW_PA_R3_FALL                   (CHIP_BASE+0x1FC    )
#define HW_PA_R_MAP                     (CHIP_BASE+0x200    )
#define HW_AGC_CTL7                     (CHIP_BASE+0x204    )
#define HW_PA_R_TIMER                   (CHIP_BASE+0x208    )
#define HW_PA_DELAY                     (CHIP_BASE+0x20C    )
#define HW_PA_OFFSET0                   (CHIP_BASE+0x210    )
#define HW_PA_OFFSET1                   (CHIP_BASE+0x214    )
#define HW_PA_OFFSET2                   (CHIP_BASE+0x218    )
#define HW_PA_OFFSET3                   (CHIP_BASE+0x21C    )
#define HW_SRCH_DMA_ERROR               (CHIP_BASE+0x004    )
#define HW_SRCH_POSITION_LOW            (CHIP_BASE+0x030    )
#define HW_SRCH_POSITION_HIGH           (CHIP_BASE+0x038    )
#define HW_SRCH_DMA_DATA                (CHIP_BASE+0x03C    )
#define HW_SRCH_MAX_ENERGY              (CHIP_BASE+0x044    )
#define HW_SRCH_MAX_INDEX               (CHIP_BASE+0x04C    )
#define HW_DEM_DMEM_STATUS              (CHIP_BASE+0x054    )
#define HW_DEM_DMEM_DOUT                (CHIP_BASE+0x058    )
#define HW_DEM_DSP_INT_WORD             (CHIP_BASE+0x05C    )
#define HW_FN_LOCK_RSSI                 (CHIP_BASE+0x08C    )
#define HW_FN_POSITION_LOWER            (CHIP_BASE+0x0B0    )
#define HW_FN_POSITION_UPPER            (CHIP_BASE+0x0B8    )
#define HW_EPOCH_TIMER_LOWER            (CHIP_BASE+0x0BC    )
#define HW_EPOCH_TIMER_UPPER            (CHIP_BASE+0x0C0    )
#define HW_SYMB_COMB_STATUS0            (CHIP_BASE+0x0E4    )
#define HW_SYMB_COMB_POSITION2_LOWER    (CHIP_BASE+0x0F8    )
#define HW_SYMB_COMB_POSITION2_UPPER    (CHIP_BASE+0x0FC    )
#define HW_SYMB_COMB_LONG_CODE_RD_0     (CHIP_BASE+0x100    )
#define HW_SYMB_COMB_LONG_CODE_RD_1     (CHIP_BASE+0x104    )
#define HW_SYMB_COMB_LONG_CODE_RD_2     (CHIP_BASE+0x108    )
#define HW_SYMB_COMB_LONG_CODE_RD_3     (CHIP_BASE+0x10C    )
#define HW_SYMB_COMB_LONG_CODE_RD_4     (CHIP_BASE+0x110    )
#define HW_SYMB_COMB_LONG_CODE_RD_5     (CHIP_BASE+0x114    )
#define HW_QP_I_RD                      (CHIP_BASE+0x120    )
#define HW_QP_TH1_RD                    (CHIP_BASE+0x124    )
#define HW_QP_Q_RD                      (CHIP_BASE+0x128    )
#define HW_QP_TH2_RD                    (CHIP_BASE+0x12C    )
#define HW_TIME_INT_PHASE               (CHIP_BASE+0x130    )
#define HW_PC_ACC                       (CHIP_BASE+0x140    )
#define HW_NT_IO_ACC                    (CHIP_BASE+0x144    )
#define HW_FPC_HISTORY                  (CHIP_BASE+0x148    )
#define HW_RPC_HISTORY                  (CHIP_BASE+0x14C    )
#define HW_CARRIER_FREQ_ERR_RD_LSB      (CHIP_BASE+0x164    )
#define HW_CARRIER_FREQ_ERR_RD_MSB      (CHIP_BASE+0x168    )
#define HW_I_OFFSET_RD                  (CHIP_BASE+0x174    )
#define HW_Q_OFFSET_RD                  (CHIP_BASE+0x178    )
#define HW_RATCHET_BIT_DIS              (CHIP_BASE+0x190    )
#define HW_RX_AGC_ADJ_RD                (CHIP_BASE+0x198    )
#define HW_TX_AGC_ADJ_RD                (CHIP_BASE+0x19C    )
#define HW_AGC_VALUE_RD                 (CHIP_BASE+0x1A0    )
#define HW_LNA_PA_RD                    (CHIP_BASE+0x1AC    )
#define HW_LNA_FILT_RD                  (CHIP_BASE+0x1C8    )
#define HW_LNA_GAIN_RD                  (CHIP_BASE+0x1D4    )
#define HW_TX_OPEN_LOOP_RD              (CHIP_BASE+0x1E0    )
#define HW_TX_GAIN_ADJ_RD               (CHIP_BASE+0x1E4    )
#define HW_TX_GAIN_CTL_MSB              (CHIP_BASE+0x210    )
#define HW_TX_GAIN_CTL_LSB              (CHIP_BASE+0x214    )
#define HW_MOD_RESET                    (CHIP_BASE+0x220    )
#define HW_MOD_PCH_GAIN                 (CHIP_BASE+0x224    )
#define HW_MOD_SCH_FCH_GAIN             (CHIP_BASE+0x228    )
#define HW_FCH_PUNC_PATTERN_0           (CHIP_BASE+0x22C    )
#define HW_FCH_PUNC_PATTERN_1           (CHIP_BASE+0x230    )
#define HW_SCH_PUNC_PATTERN_1           (CHIP_BASE+0x238    )
#define HW_TX_EARLY_FRAME_CTL           (CHIP_BASE+0x23C    )
#define HW_I_PN_STATE_0                 (CHIP_BASE+0x240    )
#define HW_I_PN_STATE_1                 (CHIP_BASE+0x244    )
#define HW_Q_PN_STATE_0                 (CHIP_BASE+0x248    )
#define HW_Q_PN_STATE_1                 (CHIP_BASE+0x24C    )
#define HW_U_PN_STATE_0                 (CHIP_BASE+0x250    )
#define HW_U_PN_STATE_1                 (CHIP_BASE+0x254    )
#define HW_U_PN_STATE_2                 (CHIP_BASE+0x258    )
#define HW_U_PN_STATE_3                 (CHIP_BASE+0x25C    )
#define HW_U_PN_STATE_4                 (CHIP_BASE+0x260    )
#define HW_U_PN_STATE_5                 (CHIP_BASE+0x264    )
#define HW_U_PN_MASK_0                  (CHIP_BASE+0x268    )
#define HW_U_PN_MASK_1                  (CHIP_BASE+0x26C    )
#define HW_U_PN_MASK_2                  (CHIP_BASE+0x270    )
#define HW_U_PN_MASK_3                  (CHIP_BASE+0x274    )
#define HW_U_PN_MASK_4                  (CHIP_BASE+0x278    )
#define HW_U_PN_MASK_5                  (CHIP_BASE+0x27C    )
#define HW_PA_WARMUP                    (CHIP_BASE+0x280    )
#define HW_WSYM_STATE                   (CHIP_BASE+0x284    )
#define HW_TXSYNC_ST_0                  (CHIP_BASE+0x288    )
#define HW_TXSYNC_ST_1                  (CHIP_BASE+0x28C    )
#define HW_SYSFR_STATE                  (CHIP_BASE+0x290    )
#define HW_ENC_INT_ST                   (CHIP_BASE+0x294    )
#define HW_FCH_ENC_DATA                 (CHIP_BASE+0x298    )
#define HW_FCH_CTL                      (CHIP_BASE+0x29C    )
#define HW_FCH_CRC_POLY                 (CHIP_BASE+0x2A0    )
#define HW_SCH_CRC_POLY                 (CHIP_BASE+0x2A4    )
#define HW_MOD_CLK_CTL                  (CHIP_BASE+0x2A8    )
#define HW_MOD_MISC_CTL                 (CHIP_BASE+0x2AC    )
#define HW_FRAME_OFF                    (CHIP_BASE+0x2B0    )
#define HW_BTF_CTL                      (CHIP_BASE+0x2B4    )
#define HW_SCH_ENC_DATA                 (CHIP_BASE+0x2B8    )
#define HW_SCH_CTL                      (CHIP_BASE+0x2BC    )
#define HW_MOD_TEST_CTL                 (CHIP_BASE+0x2C0    )
#define HW_TX_I_CLK                     (CHIP_BASE+0x2C4    )
#define HW_TX_DATA_TEST                 (CHIP_BASE+0x2C8    )
#define HW_PCH_PCBIT_DATA               (CHIP_BASE+0x2CC    )
#define HW_MOD_SCH_LTU_CTL              (CHIP_BASE+0x2D0    )
#define HW_MOD_ROTATOR_MAP              (CHIP_BASE+0x2D4    )
#define HW_IS95C_TX_PATN                (CHIP_BASE+0x2D8    )
#define HW_MASK_DATA                    (CHIP_BASE+0x220    )
#define HW_MOD_STATUS                   (CHIP_BASE+0x224    )
#define HW_VD_RESET                     (CHIP_BASE+0x2E0    )
#define HW_VD_MODE                      (CHIP_BASE+0x300    )
#define HW_VDPOLY2IJ                    (CHIP_BASE+0x304    )
#define HW_VDPOLY3IJ                    (CHIP_BASE+0x308    )
#define HW_VDPOLY3K                     (CHIP_BASE+0x30C    )
#define HW_VDPOLY4IJ                    (CHIP_BASE+0x310    )
#define HW_VDPOLY4KL                    (CHIP_BASE+0x314    )
#define HW_VD_TESTCON                   (CHIP_BASE+0x33C    )
#define HW_VD_TESTOUT                   (CHIP_BASE+0x330    )
#define HW_UART2_MR1                    (CHIP_BASE+0x3AC    )
#define HW_UART2_MR2                    (CHIP_BASE+0x3B0    )
#define HW_UART2_CSR                    (CHIP_BASE+0x3B4    )
#define HW_UART2_TF                     (CHIP_BASE+0x3B8    )
#define HW_UART2_CR                     (CHIP_BASE+0x3BC    )
#define HW_UART2_IMR                    (CHIP_BASE+0x3C0    )
#define HW_UART2_IPR                    (CHIP_BASE+0x3C4    )
#define HW_UART2_TFWR                   (CHIP_BASE+0x3C8    )
#define HW_UART2_RFWR                   (CHIP_BASE+0x3CC    )
#define HW_UART2_HCR                    (CHIP_BASE+0x3D0    )
#define HW_UART2_MREG                   (CHIP_BASE+0x3D4    )
#define HW_UART2_NREG                   (CHIP_BASE+0x3D8    )
#define HW_UART2_DREG                   (CHIP_BASE+0x3DC    )
#define HW_UART2_MNDREG                 (CHIP_BASE+0x3E0    )
#define HW_UART2_IRDA                   (CHIP_BASE+0x3E4    )
#define HW_UART2_SR                     (CHIP_BASE+0x3B4    )
#define HW_UART2_RF                     (CHIP_BASE+0x3B8    )
#define HW_UART2_MISR                   (CHIP_BASE+0x3BC    )
#define HW_UART2_ISR                    (CHIP_BASE+0x3C0    )
#define HW_VOC_RESET                    (CHIP_BASE+0x400    )
#define HW_ENC_FRAME_ADVANCE            (CHIP_BASE+0x404    )
#define HW_ENC_ADJUST                   (CHIP_BASE+0x408    )
#define HW_DEC_FRAME_ADVANCE            (CHIP_BASE+0x40C    )
#define HW_DEC_ADJUST                   (CHIP_BASE+0x410    )
#define HW_DEC_INT_ADVANCE              (CHIP_BASE+0x414    )
#define HW_ENC_PCM_CONTROL              (CHIP_BASE+0x418    )
#define HW_DEC_PCM_CONTROL              (CHIP_BASE+0x41C    )
#define HW_ENC_PCM_WR_MSB               (CHIP_BASE+0x420    )
#define HW_ENC_PCM_WR_LSB               (CHIP_BASE+0x424    )
#define HW_DEC_PCM_WR_MSB               (CHIP_BASE+0x428    )
#define HW_DEC_PCM_WR_LSB               (CHIP_BASE+0x42C    )
#define HW_TEST_CONTROL_1               (CHIP_BASE+0x430    )
#define HW_MODE_CONTROL                 (CHIP_BASE+0x43C    )
#define HW_VOX_CONTROL                  (CHIP_BASE+0x440    )
#define HW_PEEK_POKE_CONTROL            (CHIP_BASE+0x444    )
#define HW_PEEK_POKE_ADDR_LSB           (CHIP_BASE+0x448    )
#define HW_POKE_DATA_MSB                (CHIP_BASE+0x44C    )
#define HW_POKE_DATA_LSB                (CHIP_BASE+0x450    )
#define HW_ENC_RATE_CONTROL             (CHIP_BASE+0x454    )
#define HW_ENC_RATE_LIMIT_FACTOR        (CHIP_BASE+0x458    )
#define HW_RRM_LEVEL                    (CHIP_BASE+0x458    )
#define HW_ENERGY_DECAY_FAC_MSB         (CHIP_BASE+0x45C    )
#define HW_ENERGY_DECAY_FAC_LSB         (CHIP_BASE+0x460    )
#define HW_BGN_DECAY_FAC_MSB            (CHIP_BASE+0x464    )
#define HW_BGN_DECAY_FAC_LSB            (CHIP_BASE+0x468    )
#define HW_DEC_VOX_THRESHOLD_MSB        (CHIP_BASE+0x46C    )
#define HW_DEC_VOX_THRESHOLD_LSB        (CHIP_BASE+0x470    )
#define HW_ENC_WEIGHTING_FAC_MSB        (CHIP_BASE+0x474    )
#define HW_ENC_WEIGHTING_FAC_LSB        (CHIP_BASE+0x478    )
#define HW_DEC_BGN_FLOOR_MSB            (CHIP_BASE+0x47C    )
#define HW_DEC_BGN_FLOOR_LSB            (CHIP_BASE+0x480    )
#define HW_DTMF_DURATION_MSB            (CHIP_BASE+0x484    )
#define HW_DTMF_DURATION_LSB            (CHIP_BASE+0x488    )
#define HW_DTMF_HIGH_MSB                (CHIP_BASE+0x48C    )
#define HW_DTMF_HIGH_LSB                (CHIP_BASE+0x490    )
#define HW_DTMF_LOW_MSB                 (CHIP_BASE+0x494    )
#define HW_DTMF_LOW_LSB                 (CHIP_BASE+0x498    )
#define HW_DTMF_VOLUME_MSB              (CHIP_BASE+0x49C    )
#define HW_DTMF_VOLUME_LSB              (CHIP_BASE+0x4A0    )
#define HW_DEC_VOLUME_MSB               (CHIP_BASE+0x4A4    )
#define HW_DEC_VOLUME_LSB               (CHIP_BASE+0x4A8    )
#define HW_PCM_PAD_CONTROL              (CHIP_BASE+0x4AC    )
#define HW_PCM_CONTROL_WORD_MSB         (CHIP_BASE+0x4B0    )
#define HW_PCM_CONTROL_WORD_LSB         (CHIP_BASE+0x4B4    )
#define HW_IO_CONTROL                   (CHIP_BASE+0x4C0    )
#define HW_CLEAR_ENC_INT                (CHIP_BASE+0x4C4    )
#define HW_CLEAR_DEC_INT                (CHIP_BASE+0x4C8    )
#define HW_DEC_PACKET                   (CHIP_BASE+0x4CC    )
#define HW_AUX_IN_PORT_MSB              (CHIP_BASE+0x4E0    )
#define HW_AUX_IN_PORT_LSB              (CHIP_BASE+0x4E4    )
#define HW_VOC_FL_RAM_ADDR              (CHIP_BASE+0x4E8    )
#define HW_VOC_FL_RAM_DATA              (CHIP_BASE+0x4EC    )
#define HW_ENC_PCM_RD_MSB               (CHIP_BASE+0x400    )
#define HW_ENC_PCM_RD_LSB               (CHIP_BASE+0x404    )
#define HW_DEC_PCM_RD_MSB               (CHIP_BASE+0x408    )
#define HW_DEC_PCM_RD_LSB               (CHIP_BASE+0x40C    )
#define HW_VOC_STATUS                   (CHIP_BASE+0x410    )
#define HW_AUX_STATUS1                  (CHIP_BASE+0x428    )
#define HW_AUX_STATUS2                  (CHIP_BASE+0x42C    )
#define HW_AUX_STATUS3                  (CHIP_BASE+0x430    )
#define HW_TEST_STATUS                  (CHIP_BASE+0x434    )
#define HW_ENC_PACKET                   (CHIP_BASE+0x440    )
#define HW_VOC_ENC_SAMP_CNT             (CHIP_BASE+0x444    )
#define HW_VOC_DEC_SAMP_CNT             (CHIP_BASE+0x448    )
#define HW_DTMF_STATUS0                 (CHIP_BASE+0x440    )
#define HW_DTMF_STATUS1                 (CHIP_BASE+0x444    )
#define HW_DTMF_STATUS2                 (CHIP_BASE+0x448    )
#define HW_TX_PCM_CONTROL               (CHIP_BASE+0x418    )
#define HW_RX_PCM_CONTROL               (CHIP_BASE+0x41C    )
#define HW_FM_AUDIO_CONFIG              (CHIP_BASE+0x45C    )
#define HW_FM_TEST_CTL                  (CHIP_BASE+0x460    )
#define HW_VOC_FM_CONFIG                (CHIP_BASE+0x464    )
#define HW_SAT_LEVEL                    (CHIP_BASE+0x468    )
#define HW_SAT_THRESHOLD                (CHIP_BASE+0x46C    )
#define HW_TX_DEVIATION_LIMIT           (CHIP_BASE+0x470    )
#define HW_FM_TX_GAIN                   (CHIP_BASE+0x474    )
#define HW_FM_RX_GAIN                   (CHIP_BASE+0x478    )
#define HW_DTMF_FM_RX_GAIN              (CHIP_BASE+0x49C    )
#define HW_DTMF_FM_TX_GAIN              (CHIP_BASE+0x4A0    )
#define HW_FM_STATUS                    (CHIP_BASE+0x438    )
#define HW_DFM_INITIAL                  (CHIP_BASE+0x500    )
#define HW_DFM_DC_OFFSET_GAIN           (CHIP_BASE+0x504    )
#define HW_DFM_AGC_REF                  (CHIP_BASE+0x508    )
#define HW_DFM_AGC_ACC_MIN              (CHIP_BASE+0x50C    )
#define HW_DFM_AGC_ACC_MAX              (CHIP_BASE+0x510    )
#define HW_DFM_AGC_GAIN                 (CHIP_BASE+0x514    )
#define HW_DFM_FREQ_LOOP_CONFIG         (CHIP_BASE+0x518    )
#define HW_DFM_PDM_CONFIG               (CHIP_BASE+0x51C    )
#define HW_DFM_DC_PDM_0                 (CHIP_BASE+0x520    )
#define HW_DFM_DC_PDM_1                 (CHIP_BASE+0x524    )
#define HW_DFM_DC_PDM_2                 (CHIP_BASE+0x528    )
#define HW_DFM_RXAGC_PDM_0              (CHIP_BASE+0x52C    )
#define HW_DFM_FREQ_PDM_0               (CHIP_BASE+0x530    )
#define HW_DFM_FREQ_PDM_1               (CHIP_BASE+0x534    )
#define HW_DFM_VOC_INTF_CONFIG          (CHIP_BASE+0x538    )
#define HW_DFM_TXWBD_INTF_0             (CHIP_BASE+0x540    )
#define HW_DFM_TXWBD_INTF_1             (CHIP_BASE+0x544    )
#define HW_DFM_MAX_TX_PWR_0             (CHIP_BASE+0x548    )
#define HW_DFM_MAX_TX_PWR_1             (CHIP_BASE+0x54C    )
#define HW_DFM_FREQ_SENS_GAIN           (CHIP_BASE+0x550    )
#define HW_DFM_TXFM_CONFIG              (CHIP_BASE+0x554    )
#define HW_DFM_MIN1_BYTE_0              (CHIP_BASE+0x558    )
#define HW_DFM_MIN1_BYTE_1              (CHIP_BASE+0x55C    )
#define HW_DFM_MIN1_BYTE_2              (CHIP_BASE+0x560    )
#define HW_DFM_RXWBD_BANDWIDTH          (CHIP_BASE+0x564    )
#define HW_DFM_RXWBD_CONFIG_0           (CHIP_BASE+0x568    )
#define HW_DFM_RXWBD_WR                 (CHIP_BASE+0x56C    )
#define HW_DFM_RXAGC_PDM_1              (CHIP_BASE+0x570    )
#define HW_DFM_RXWBD_CONFIG_1           (CHIP_BASE+0x574    )
#define HW_DFM_SLOT_CTL_1               (CHIP_BASE+0x578    )
#define HW_DFM_SLOT_PDM_CTL             (CHIP_BASE+0x57C    )
#define HW_DFM_SLOT_CTL                 (CHIP_BASE+0x580    )
#define HW_DFM_DPLL_WU_TIMER            (CHIP_BASE+0x584    )
#define HW_DFM_SYNC_WU_TIMER            (CHIP_BASE+0x588    )
#define HW_DFM_DATA_WU_TIMER            (CHIP_BASE+0x58C    )
#define HW_DFM_STREAM_SLOT_TIMER        (CHIP_BASE+0x590    )
#define HW_DFM_RF_WU_OFFSET             (CHIP_BASE+0x594    )
#define HW_DFM_RXIQ_STATUS_0            (CHIP_BASE+0x508    )
#define HW_DFM_RX_AGC_FILTER            (CHIP_BASE+0x50C    )
#define HW_DFM_RX_AGC_RSSI              (CHIP_BASE+0x510    )
#define HW_DFM_TXWBD_STATUS             (CHIP_BASE+0x548    )
#define HW_DFM_RXWBD_STAT_4             (CHIP_BASE+0x550    )
#define HW_DFM_RXWBD_STAT_5             (CHIP_BASE+0x554    )
#define HW_DFM_RXWBD_STAT_0             (CHIP_BASE+0x558    )
#define HW_DFM_RXWBD_STAT_1             (CHIP_BASE+0x55C    )
#define HW_DFM_RXWBD_STAT_2             (CHIP_BASE+0x560    )
#define HW_DFM_RXWBD_STAT_3             (CHIP_BASE+0x564    )
#define HW_DFM_WORD_SYNC_COUNT          (CHIP_BASE+0x568    )
#define HW_DFM_RXWBD_RD                 (CHIP_BASE+0x56C    )
#define HW_DFM_SLOT_STATUS              (CHIP_BASE+0x580    )
#define HW_SLEEP_CTL                    (CHIP_BASE+0x600    )
#define HW_TIME_TICK2_COUNT             (CHIP_BASE+0x604    )
#define HW_POWER_DOWN_SLEEP_INTERVAL_0  (CHIP_BASE+0x60C    )
#define HW_POWER_DOWN_SLEEP_INTERVAL_1  (CHIP_BASE+0x610    )
#define HW_POWER_DOWN_WU_TIME           (CHIP_BASE+0x618    )
#define HW_POWER_DOWN_CHIPX8_SLEEP_TIME (CHIP_BASE+0x61C    )
#define HW_INT_CLEAR_0                  (CHIP_BASE+0x620    )
#define HW_INT_CLEAR_1                  (CHIP_BASE+0x624    )
#define HW_IRQ_MASK_0                   (CHIP_BASE+0x628    )
#define HW_IRQ_MASK_1                   (CHIP_BASE+0x62C    )
#define HW_FIQ_MASK_0                   (CHIP_BASE+0x638    )
#define HW_FIQ_MASK_1                   (CHIP_BASE+0x63C    )
#define HW_INT_POLARITY                 (CHIP_BASE+0x648    )
#define HW_GPIO_OUT_0                   (CHIP_BASE+0x660    )
#define HW_GPIO_OUT_1                   (CHIP_BASE+0x664    )
#define HW_GPIO_OUT_2                   (CHIP_BASE+0x668    )
#define HW_GPIO_OUT_3                   (CHIP_BASE+0x66C    )
#define HW_GPIO_OUT_4                   (CHIP_BASE+0x670    )
#define HW_GPIO_TSEN_0                  (CHIP_BASE+0x674    )
#define HW_GPIO_TSEN_1                  (CHIP_BASE+0x678    )
#define HW_GPIO_TSEN_2                  (CHIP_BASE+0x67C    )
#define HW_GPIO_TSEN_3                  (CHIP_BASE+0x680    )
#define HW_GPIO_TSEN_4                  (CHIP_BASE+0x684    )
#define HW_GPIO_INT_OUT                 (CHIP_BASE+0x688    )
#define HW_GPIO_INT_TSEN                (CHIP_BASE+0x68C    )
#define HW_GPIO_FUNCTION_SEL            (CHIP_BASE+0x690    )
#define HW_PA_ON_CTL                    (CHIP_BASE+0x698    )
#define HW_PAD_CNTRL                    (CHIP_BASE+0x69C    )
#define HW_YAMN1_CLK_MDIV_MSB           (CHIP_BASE+0x6A0    )
#define HW_YAMN1_CLK_MDIV_LSB           (CHIP_BASE+0x6A4    )
#define HW_YAMN1_CLK_NDIV_MSB           (CHIP_BASE+0x6A8    )
#define HW_YAMN1_CLK_NDIV_LSB           (CHIP_BASE+0x6AC    )
#define HW_YAMN1_CLK_DUTY_MSB           (CHIP_BASE+0x6B0    )
#define HW_YAMN1_CLK_DUTY_LSB           (CHIP_BASE+0x6B4    )
#define HW_RINGER_MN_A_DUTY_LSB         (CHIP_BASE+0x6B8    )
#define HW_RINGER_MN_A_DUTY_MSB         (CHIP_BASE+0x6BC    )
#define HW_RINGER_MN_A_NDIV_LSB         (CHIP_BASE+0x6C0    )
#define HW_RINGER_MN_A_NDIV_MSB         (CHIP_BASE+0x6C4    )
#define HW_RINGER_MN_A_MDIV             (CHIP_BASE+0x6C8    )
#define HW_RINGER_MN_B_DUTY_LSB         (CHIP_BASE+0x6CC    )
#define HW_RINGER_MN_B_DUTY_MSB         (CHIP_BASE+0x6D0    )
#define HW_RINGER_MN_B_NDIV_LSB         (CHIP_BASE+0x6D4    )
#define HW_RINGER_MN_B_NDIV_MSB         (CHIP_BASE+0x6D8    )
#define HW_RINGER_MN_B_MDIV             (CHIP_BASE+0x6DC    )
#define HW_TIME_TICK_CTL                (CHIP_BASE+0x6E0    )
#define HW_GPTIMER_COUNT                (CHIP_BASE+0x6E4    )
#define HW_GPTIMER_CTL                  (CHIP_BASE+0x6E8    )
#define HW_TCXO_PDM_CTL                 (CHIP_BASE+0x6EC    )
#define HW_PDM2_CTL                     (CHIP_BASE+0x6F0    )
#define HW_PDM1_CTL                     (CHIP_BASE+0x6F4    )
#define HW_ADC_RESET                    (CHIP_BASE+0x700    )
#define HW_ADC_DATA_WR                  (CHIP_BASE+0x704    )
#define HW_CODEC_CTL1                   (CHIP_BASE+0x720    )
#define HW_CODEC_CTL2                   (CHIP_BASE+0x724    )
#define HW_MSM_CLK_CTL1                 (CHIP_BASE+0x740    )
#define HW_MSM_CLK_CTL2                 (CHIP_BASE+0x744    )
#define HW_MSM_CLK_CTL3                 (CHIP_BASE+0x748    )
#define HW_MSM_CLK_CTL4                 (CHIP_BASE+0x74C    )
#define HW_MSM_CLK_CTL5                 (CHIP_BASE+0x754    )
#define HW_TEST_POINT_SEL               (CHIP_BASE+0x760    )
#define HW_TEST_POINT_DIN               (CHIP_BASE+0x764    )
#define HW_TEST_MEM_SEL                 (CHIP_BASE+0x768    )
#define HW_TEST_MEM_ADDR                (CHIP_BASE+0x76C    )
#define HW_TEST_MEM_WRITE               (CHIP_BASE+0x770    )
#define HW_TEST_MEM_DIN                 (CHIP_BASE+0x774    )
#define HW_VREG_CTL                     (CHIP_BASE+0x778    )
#define HW_ISDS_CLK_HALT                (CHIP_BASE+0x77C    )
#define HW_SLEEP_STATUS                 (CHIP_BASE+0x600    )
#define HW_SLEEP_COUNT_LSHW             (CHIP_BASE+0x60C    )
#define HW_SLEEP_COUNT_MSHW             (CHIP_BASE+0x610    )
#define HW_SLEEP_XTAL_FREQ_ERR          (CHIP_BASE+0x614    )
#define HW_POWER_DOWN_CHIPX8_COUNT      (CHIP_BASE+0x61C    )
#define HW_INT_STATUS_0                 (CHIP_BASE+0x620    )
#define HW_INT_STATUS_1                 (CHIP_BASE+0x624    )
#define HW_IRQ_MASK_RD_0                (CHIP_BASE+0x628    )
#define HW_IRQ_MASK_RD_1                (CHIP_BASE+0x62C    )
#define HW_FIQ_MASK_RD_0                (CHIP_BASE+0x638    )
#define HW_FIQ_MASK_RD_1                (CHIP_BASE+0x63C    )
#define HW_GPIO_IN_0                    (CHIP_BASE+0x660    )
#define HW_GPIO_IN_1                    (CHIP_BASE+0x664    )
#define HW_GPIO_IN_2                    (CHIP_BASE+0x668    )
#define HW_GPIO_IN_3                    (CHIP_BASE+0x66C    )
#define HW_GPIO_IN_4                    (CHIP_BASE+0x670    )
#define HW_GPIO_INT_IN                  (CHIP_BASE+0x688    )
#define HW_KEYSENSE_RD                  (CHIP_BASE+0x694    )
#define HW_PA_ON_STATUS                 (CHIP_BASE+0x698    )
#define HW_TIME_TICK_INT_MSB            (CHIP_BASE+0x6E0    )
#define HW_ADC_STAT                     (CHIP_BASE+0x700    )
#define HW_ADC_DATA_RD                  (CHIP_BASE+0x704    )
#define HW_HW_REVISION_NUMBER           (CHIP_BASE+0x75C    )
#define HW_TEST_POINT_READ0             (CHIP_BASE+0x760    )
#define HW_TEST_POINT_READ1             (CHIP_BASE+0x764    )
#define HW_TEST_MEM_READ0               (CHIP_BASE+0x768    )
#define HW_TEST_MEM_READ1               (CHIP_BASE+0x76C    )
#define HW_TEST_MEM_READ2               (CHIP_BASE+0x770    )
#define HW_TEST_MEM_READ3               (CHIP_BASE+0x774    )
#define HW_TEST_MEM_READ4               (CHIP_BASE+0x778    )
#define HW_SBI_CLK_CTL                  (CHIP_BASE+0x780    )
#define HW_SBI_CTL                      (CHIP_BASE+0x784    )
#define HW_SBI_BYPASS                   (CHIP_BASE+0x788    )
#define HW_SBI_WR                       (CHIP_BASE+0x78C    )
#define HW_SBI_START_CTL                (CHIP_BASE+0x790    )
#define HW_SBI_STATUS                   (CHIP_BASE+0x780    )
#define HW_SBI_BYPASS_RD                (CHIP_BASE+0x788    )
#define HW_SBI_RD                       (CHIP_BASE+0x78C    )
#define HW_UART_MR1                     (CHIP_BASE+0x7AC    )
#define HW_UART_MR2                     (CHIP_BASE+0x7B0    )
#define HW_UART_CSR                     (CHIP_BASE+0x7B4    )
#define HW_UART_TF                      (CHIP_BASE+0x7B8    )
#define HW_UART_CR                      (CHIP_BASE+0x7BC    )
#define HW_UART_IMR                     (CHIP_BASE+0x7C0    )
#define HW_UART_IPR                     (CHIP_BASE+0x7C4    )
#define HW_UART_TFWR                    (CHIP_BASE+0x7C8    )
#define HW_UART_RFWR                    (CHIP_BASE+0x7CC    )
#define HW_UART_HCR                     (CHIP_BASE+0x7D0    )
#define HW_UART_MREG                    (CHIP_BASE+0x7D4    )
#define HW_UART_NREG                    (CHIP_BASE+0x7D8    )
#define HW_UART_DREG                    (CHIP_BASE+0x7DC    )
#define HW_UART_MNDREG                  (CHIP_BASE+0x7E0    )
#define HW_UART_IRDA                    (CHIP_BASE+0x7E4    )
#define HW_UART_SR                      (CHIP_BASE+0x7B4    )
#define HW_UART_RF                      (CHIP_BASE+0x7B8    )
#define HW_UART_MISR                    (CHIP_BASE+0x7BC    )
#define HW_UART_ISR                     (CHIP_BASE+0x7C0    )
#define HW_SRCH2_CTL                    (CHIP_BASE+0x800    )
#define HW_SRCH2_QUEUE                  (CHIP_BASE+0x804    )
#define HW_SRCH_STATUS_DUMP_CTL         (CHIP_BASE+0x814    )
#define HW_SRCH_WALSH_NUM               (CHIP_BASE+0x818    )
#define HW_TIME_INT1_MASK               (CHIP_BASE+0x820    )
#define HW_TIME_INT2_MASK               (CHIP_BASE+0x824    )
#define HW_MAC_RND                      (CHIP_BASE+0x828    )
#define HW_FN_MAC_I_PILOT               (CHIP_BASE+0x82C    )
#define HW_FN_MAC_Q_PILOT               (CHIP_BASE+0x830    )
#define HW_MAC_COMB_LOCK                (CHIP_BASE+0x834    )
#define HW_FPC_CTL                      (CHIP_BASE+0x838    )
#define HW_FPC_SEL                      (CHIP_BASE+0x83C    )
#define HW_PC_FILT_GAIN                 (CHIP_BASE+0x840    )
#define HW_PC_FILT_GAIN_UP              (CHIP_BASE+0x844    )
#define HW_PC_FILT_GAIN_DOWN            (CHIP_BASE+0x848    )
#define HW_NT_IO_FILT_GAIN              (CHIP_BASE+0x84C    )
#define HW_EB_NO_TARGET_FCH             (CHIP_BASE+0x850    )
#define HW_EB_NO_TARGET_SCH             (CHIP_BASE+0x854    )
#define HW_WALSH_GAIN                   (CHIP_BASE+0x858    )
#define HW_BETA_CTL                     (CHIP_BASE+0x85C    )
#define HW_SW_BETA_TURBO                (CHIP_BASE+0x860    )
#define HW_SW_BETA_FCH                  (CHIP_BASE+0x864    )
#define HW_SW_BETA_SCH                  (CHIP_BASE+0x868    )
#define HW_FN_CH0_QOF_SEL               (CHIP_BASE+0x86C    )
#define HW_FN_CH1_QOF_SEL               (CHIP_BASE+0x870    )
#define HW_FN_CH2_QOF_SEL               (CHIP_BASE+0x874    )
#define HW_DEFAULT_IQ_ACC               (CHIP_BASE+0x878    )
#define HW_BETA_IQ_FILT_GAIN            (CHIP_BASE+0x87C    )
#define HW_BETA_NT_IO_FILT_GAIN         (CHIP_BASE+0x880    )
#define HW_DEM_PILOT_GATING_MASK        (CHIP_BASE+0x884    )
#define HW_DEM_REV_PWR_CONTROL_DELAY    (CHIP_BASE+0x888    )
#define HW_DEM_CTL2                     (CHIP_BASE+0x88C    )
#define HW_FN_OTD_CFG                   (CHIP_BASE+0x890    )
#define HW_SRCH2_POSITION_LOW           (CHIP_BASE+0x800    )
#define HW_SRCH2_POSITION_HIGH          (CHIP_BASE+0x804    )
#define HW_SRCH_STATUS_DUMP_STATUS      (CHIP_BASE+0x808    )
#define HW_SRCH2_RESULTS                (CHIP_BASE+0x80C    )
#define HW_SRCH2_QUEUE_PTRS             (CHIP_BASE+0x810    )
#define HW_SRCH2_RESULTS_PTRS           (CHIP_BASE+0x814    )
#define HW_TD_RESET                     (CHIP_BASE+0x900    )
#define HW_TD_TEST_START                (CHIP_BASE+0x904    )
#define HW_TD_TEST_MODE_CFG_MSB         (CHIP_BASE+0x908    )
#define HW_TD_TEST_MODE_CFG_LSB         (CHIP_BASE+0x90C    )
#define HW_TD_TEST_SYM_LOAD             (CHIP_BASE+0x910    )
#define HW_TD_TEST_STATUS               (CHIP_BASE+0x910    )
#define HW_TD_TEST_DOUT_MSB             (CHIP_BASE+0x914    )
#define HW_TD_TEST_DOUT_LSB             (CHIP_BASE+0x918    )
#define HW_TD_ENERGY_METRIC_MSB         (CHIP_BASE+0x91C    )
#define HW_TD_ENERGY_METRIC_LSB         (CHIP_BASE+0x920    )
#define HW_TD_STATUS_MSB                (CHIP_BASE+0x924    )
#define HW_TD_STATUS_LSB                (CHIP_BASE+0x928    )
#define HW_DINT_RESET                   (CHIP_BASE+0xA00    )
#define HW_DINT_CFG                     (CHIP_BASE+0xA04    )
#define HW_DINT_CH0_CFG                 (CHIP_BASE+0xA08    )
#define HW_DINT_CH1_CFG                 (CHIP_BASE+0xA0C    )
#define HW_DINT_CH2_CFG                 (CHIP_BASE+0xA10    )
#define HW_TD_BLOCK_SIZE                (CHIP_BASE+0xA14    )
#define HW_TD_INTLV_CFG_LO              (CHIP_BASE+0xA18    )
#define HW_TD_INTLV_CFG_HI              (CHIP_BASE+0xA1C    )
#define HW_TD_INTLV_SIZE_LO             (CHIP_BASE+0xA20    )
#define HW_TD_INTLV_SIZE_HI             (CHIP_BASE+0xA24    )
#define HW_TD_PUNCT_LO                  (CHIP_BASE+0xA28    )
#define HW_TD_PUNCT_HI                  (CHIP_BASE+0xA2C    )
#define HW_TD_PARAMS_LO                 (CHIP_BASE+0xA30    )
#define HW_TD_PARAMS_HI                 (CHIP_BASE+0xA34    )
#define HW_DINT_PKT_OFFSET              (CHIP_BASE+0xA38    )
#define HW_DINT_PKT_CFG                 (CHIP_BASE+0xA3C    )
#define HW_DINT_TASK_OFFSET             (CHIP_BASE+0xA40    )
#define HW_DINT_TASK_LIST               (CHIP_BASE+0xA44    )
#define HW_TST_SYNC_DINT                (CHIP_BASE+0xA48    )
#define HW_TST_CH0_SYMS                 (CHIP_BASE+0xA4C    )
#define HW_TST_CH1_SYMS                 (CHIP_BASE+0xA50    )
#define HW_TST_CH2_SYMS                 (CHIP_BASE+0xA54    )
#define HW_DEC_OB_ADDRESS               (CHIP_BASE+0xA58    )
#define HW_TST_SEL_DINT                 (CHIP_BASE+0xA5C    )
#define HW_DINT_OTD_CFG                 (CHIP_BASE+0xA60    )
#define HW_TD_MIN_LLR_THRESH            (CHIP_BASE+0xA64    )
#define HW_DEINT_TASK_STATUS            (CHIP_BASE+0xA60    )
#define HW_DEINT_FRMHYP_STATUS          (CHIP_BASE+0xA64    )
#define HW_VD_DONE_STATUS               (CHIP_BASE+0xA68    )
#define HW_TD_DONE_STATUS               (CHIP_BASE+0xA6C    )
#define HW_DEC_OB_DATA                  (CHIP_BASE+0xA70    )
#define HW_DEINT_RAM_STATUS             (CHIP_BASE+0xA74    )
#define HW_DINT_VD_SYM0_STATUS          (CHIP_BASE+0xA78    )
#define HW_DINT_VD_SYM1_STATUS          (CHIP_BASE+0xA7C    )
#define HW_DINT_VD_SYM2_STATUS          (CHIP_BASE+0xA80    )
#define HW_DINT_VD_SYM3_STATUS          (CHIP_BASE+0xA84    )
#define HW_DINT_TD_SYMS_STATUS          (CHIP_BASE+0xA88    )
#define HW_DINT_VD_RD_ADDR              (CHIP_BASE+0xA8C    )
#define HW_DINT_VD_RD_SYMCNT            (CHIP_BASE+0xA90    )
#define HW_DINT_VD_ROW_COL_CNT          (CHIP_BASE+0xAA0    )
#define HW_DINT_VD_PKT_PARAMS           (CHIP_BASE+0xAA4    )
#define HW_DINT_TD_RD_ADDR              (CHIP_BASE+0xAA8    )
#define HW_DINT_TD_WR_ADDR              (CHIP_BASE+0xAAC    )
#define HW_DINT_MISC_STATUS             (CHIP_BASE+0xAB0    )
#define HW_APB_BASE                     0x03800000         // Register base
#define HW_QDSP2_BASE                   0x04000000         // Register base
#define HW_ASB_BASE                     0x04800000         // Register base
#define HW_UP_CLK_CTL1                  (ASB_BASE+0x000     )
#define HW_UP_CLK_CTL2                  (ASB_BASE+0x004     )
#define HW_PAUSE_TIMER                  (ASB_BASE+0x020     )
#define HW_ASB_DECODE_CTL               (ASB_BASE+0x070     )
#define HW_MEMORY_WAIT1                 (ASB_BASE+0x080     )
#define HW_MEMORY_WAIT2                 (ASB_BASE+0x084     )
#define HW_GP_CS_N_WAIT                 (ASB_BASE+0x088     )
#define HW_MSM_WAIT                     (ASB_BASE+0x08C     )
#define HW_CS_CTL                       (ASB_BASE+0x090     )
#define HW_BSIZER_CTL1                  (ASB_BASE+0x094     )
#define HW_BSIZER_CTL2                  (ASB_BASE+0x098     )
#define HW_LCD_CTL                      (ASB_BASE+0x09C     )
#define HW_GPIO_INT_ADDR_SEL            (ASB_BASE+0x0A0     )
#define HW_IMEM_CTL                     (ASB_BASE+0x0A4     )
#define HW_EPLD_CTL1                    (ASB_BASE+0x0E0     )
#define HW_EPLD_CTL2                    (ASB_BASE+0x0E4     )
#define HW_EPLD_CTL3                    (ASB_BASE+0x0E8     )
#define HW_EPLD_CTL4                    (ASB_BASE+0x0EC     )
#define HW_RESET_STATUS                 (ASB_BASE+0x020     )
#define HW_EPLD_STATUS1                 (ASB_BASE+0x0E0     )
#define HW_EPLD_STATUS2                 (ASB_BASE+0x0E4     )
#define HW_EPLD_STATUS3                 (ASB_BASE+0x0E8     )
#define HW_EPLD_STATUS4                 (ASB_BASE+0x0EC     )

#define HW_RESERVED0             (CHIP_BASE+0x154 )
#define HW_RESERVED1             (CHIP_BASE+0x188 )
#define HW_RESERVED2             (CHIP_BASE+0x2B4 )
#define HW_RESERVED3             (CHIP_BASE+0x334 )
#define HW_RESERVED4             (CHIP_BASE+0x33C )
#define HW_RESERVED5             (CHIP_BASE+0x444 )
#define HW_RESERVED6             (CHIP_BASE+0x538 )
#define HW_RESERVED7             (CHIP_BASE+0x760 )
#define HW_RESERVED8             (CHIP_BASE+0x768 )
#define HW_RESERVED9             (CHIP_BASE+0x7E4 )

#endif /* TIGER2REG_H */
