================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Dec 20 22:08:27 CST 2023
    * Version:         2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:         backprop_syn
    * Solution:        solution (Vivado IP Flow Target)
    * Product family:  virtex7
    * Target device:   xc7v585t-ffg1761-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              73299
FF:               83631
DSP:              110
BRAM:             43
URAM:             0
SRL:              9696


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 7.197       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+---------+---------+---------------------+----------------+
| Name                                                                             | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl    | Latency | Variable            | Source         |
+----------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+---------+---------+---------------------+----------------+
| inst                                                                             | 73299 | 83631 | 110 | 43   |      |     |        |         |         |                     |                |
|   (inst)                                                                         | 111   | 18987 |     |      |      |     |        |         |         |                     |                |
|   activations1_U                                                                 | 38    |       |     | 4    |      |     |        |         |         |                     |                |
|     bind_storage ram_s2p                                                         |       |       |     |      |      |     |        | auto    | 1       | activations1        | backprop.c:249 |
|   activations2_U                                                                 | 37    |       |     | 4    |      |     |        |         |         |                     |                |
|     bind_storage ram_s2p                                                         |       |       |     |      |      |     |        | auto    | 1       | activations2        | backprop.c:250 |
|   dactivations1_U                                                                |       |       |     | 2    |      |     |        |         |         |                     |                |
|     bind_storage ram_1p                                                          |       |       |     |      |      |     |        | auto    | 1       | dactivations1       | backprop.c:252 |
|   dactivations2_U                                                                |       |       |     | 2    |      |     |        |         |         |                     |                |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U566                                        | 680   | 396   | 3   |      |      |     |        |         |         |                     |                |
|     bind_storage ram_t2p                                                         |       |       |     |      |      |     |        | auto    | 1       | delta_weights1      | backprop.c:258 |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln264           | backprop.c:264 |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln41_5          | backprop.c:41  |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln41_9          | backprop.c:41  |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U567                                        | 673   | 396   | 3   |      |      |     |        |         |         |                     |                |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln41_14         | backprop.c:41  |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln41_16         | backprop.c:41  |
|   ddiv_64ns_64ns_64_22_no_dsp_1_U570                                             | 3322  | 2193  |     |      |      |     |        |         |         |                     |                |
|     (ddiv_64ns_64ns_64_22_no_dsp_1_U570)                                         |       | 128   |     |      |      |     |        |         |         |                     |                |
|   delta_weights1_U                                                               |       |       |     | 4    |      |     |        |         |         |                     |                |
|   delta_weights2_U                                                               |       |       |     | 15   |      |     |        |         |         |                     |                |
|     bind_storage ram_t2p                                                         |       |       |     |      |      |     |        | auto    | 1       | delta_weights2      | backprop.c:259 |
|   delta_weights3_U                                                               |       |       |     | 4    |      |     |        |         |         |                     |                |
|     bind_storage ram_t2p                                                         |       |       |     |      |      |     |        | auto    | 1       | delta_weights3      | backprop.c:260 |
|   dexp_64ns_64ns_64_13_full_dsp_1_U571                                           | 1866  | 1032  | 26  |      |      |     |        |         |         |                     |                |
|     (dexp_64ns_64ns_64_13_full_dsp_1_U571)                                       |       | 64    |     |      |      |     |        |         |         |                     |                |
|   dmul_64ns_64ns_64_5_max_dsp_1_U568                                             | 137   | 314   | 11  |      |      |     |        |         |         |                     |                |
|     bind_storage ram_1p                                                          |       |       |     |      |      |     |        | auto    | 1       | dactivations2       | backprop.c:253 |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln41_7          | backprop.c:41  |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln41_13         | backprop.c:41  |
|   dmul_64ns_64ns_64_5_max_dsp_1_U569                                             | 95    | 249   | 11  |      |      |     |        |         |         |                     |                |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln41_3          | backprop.c:41  |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln41_15         | backprop.c:41  |
|   dmul_64ns_64ns_64_5_max_dsp_1_U572                                             | 96    | 249   | 11  |      |      |     |        |         |         |                     |                |
|     bind_op add                                                                  |       |       |     |      |      |     |        | fabric  | 0       | add_ln41            | backprop.c:41  |
|   dmul_64ns_64ns_64_5_max_dsp_1_U573                                             | 96    | 249   | 11  |      |      |     |        |         |         |                     |                |
|     (dmul_64ns_64ns_64_5_max_dsp_1_U573)                                         |       | 128   |     |      |      |     |        |         |         |                     |                |
|   dmul_64ns_64ns_64_5_max_dsp_1_U574                                             | 96    | 249   | 11  |      |      |     |        |         |         |                     |                |
|     (dmul_64ns_64ns_64_5_max_dsp_1_U574)                                         |       | 128   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910                                 | 559   | 829   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910)                             | 520   | 827   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921                                 | 2449  | 248   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921)                             | 2417  | 246   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868                                  | 74    | 362   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868)                              | 61    | 360   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993                                 | 7902  | 9234  |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993)                             | 7880  | 9232  |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067                                 | 2280  | 305   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067)                             | 2263  | 303   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748                                 | 342   | 265   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748)                             | 317   | 263   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844                                 | 833   | 694   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844)                             | 430   | 689   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662                                  | 204   | 249   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662)                              | 182   | 247   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623                                 | 27    | 202   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623)                             | 15    | 200   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741                                 | 171   | 153   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741)                             | 152   | 151   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832                                 | 92    | 209   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832)                             | 72    | 204   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655                                  | 290   | 217   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655)                              | 268   | 215   |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635                                  | 2017  | 2621  |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635)                              | 1945  | 2619  |     |      |      |     |        |         |         |                     |                |
|     mul_6ns_5ns_10_1_1_U13                                                       | 46    |       |     |      |      |     |        |         |         |                     |                |
|       bind_op mul                                                                |       |       |     |      |      |     |        | auto    | 0       | mul_ln41            | backprop.c:41  |
|   grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668                                  | 7874  | 9165  |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668)                              | 7846  | 9163  |     |      |      |     |        |         |         |                     |                |
|     flow_control_loop_pipe_sequential_init_U                                     | 28    | 2     |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754                                  | 8281  | 9343  |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754)                              | 8071  | 9340  |     |      |      |     |        |         |         |                     |                |
|     flow_control_loop_pipe_sequential_init_U                                     | 210   | 3     |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882                                  | 484   | 400   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882)                              | 291   | 398   |     |      |      |     |        |         |         |                     |                |
|     flow_control_loop_pipe_sequential_init_U                                     | 117   | 2     |     |      |      |     |        |         |         |                     |                |
|     mux_32_64_1_1_U244                                                           | 12    |       |     |      |      |     |        |         |         |                     |                |
|     mux_32_64_1_1_U245                                                           | 64    |       |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901                                  | 133   | 235   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901)                              | 117   | 233   |     |      |      |     |        |         |         |                     |                |
|     flow_control_loop_pipe_sequential_init_U                                     | 16    | 2     |     |      |      |     |        |         |         |                     |                |
|   grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860                                   | 201   | 209   |     |      |      |     |        |         |         |                     |                |
|     (grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860)                               | 194   | 207   |     |      |      |     |        |         |         |                     |                |
|     flow_control_loop_pipe_sequential_init_U                                     | 7     | 2     |     |      |      |     |        |         |         |                     |                |
|   grp_update_weights_1_fu_3141                                                   | 31757 | 24377 | 23  |      |      |     |        |         |         |                     |                |
|     (grp_update_weights_1_fu_3141)                                               | 27    | 420   |     |      |      |     |        |         |         |                     |                |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U537                                          | 1707  | 1290  |     |      |      |     |        |         |         |                     |                |
|       bind_op dsqrt                                                              |       |       |     |      |      |     |        | fabric  | 20      | norm_1              | backprop.c:174 |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U538                                          | 1707  | 1290  |     |      |      |     |        |         |         |                     |                |
|       bind_op dsqrt                                                              |       |       |     |      |      |     |        | fabric  | 20      | bias_norm           | backprop.c:175 |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U539                                          | 1707  | 1290  |     |      |      |     |        |         |         |                     |                |
|       bind_op dsqrt                                                              |       |       |     |      |      |     |        | fabric  | 20      | norm                | backprop.c:200 |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U540                                          | 1707  | 1290  |     |      |      |     |        |         |         |                     |                |
|       bind_op dsqrt                                                              |       |       |     |      |      |     |        | fabric  | 20      | bias_norm_3         | backprop.c:201 |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U541                                          | 1707  | 1290  |     |      |      |     |        |         |         |                     |                |
|       bind_op dsqrt                                                              |       |       |     |      |      |     |        | fabric  | 20      | norm_3              | backprop.c:226 |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U542                                          | 1707  | 1290  |     |      |      |     |        |         |         |                     |                |
|       bind_op dsqrt                                                              |       |       |     |      |      |     |        | fabric  | 20      | bias_norm_4         | backprop.c:227 |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110       | 321   | 389   |     |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110)   | 291   | 387   |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119                        | 361   | 427   |     |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119)                    | 344   | 425   |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168       | 226   | 175   |     |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168)   | 178   | 173   |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175                        | 3287  | 2346  |     |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175)                    | 45    | 151   |     |      |      |     |        |         |         |                     |                |
|       ddiv_64ns_64ns_64_22_no_dsp_1_U499                                         | 3226  | 2193  |     |      |      |     |        |         |         |                     |                |
|         bind_op ddiv                                                             |       |       |     |      |      |     |        | fabric  | 21      | div1                | backprop.c:183 |
|       flow_control_loop_pipe_sequential_init_U                                   | 16    | 2     |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128       | 1074  | 796   | 3   |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128)   | 222   | 398   |     |      |      |     |        |         |         |                     |                |
|       dadddsub_64ns_64ns_64_5_full_dsp_1_U502                                    | 801   | 396   | 3   |      |      |     |        |         |         |                     |                |
|         bind_op dsub                                                             |       |       |     |      |      |     |        | fulldsp | 4       | sub3                | backprop.c:191 |
|         bind_op dsub                                                             |       |       |     |      |      |     |        | fulldsp | 4       | norm_2              | backprop.c:192 |
|       flow_control_loop_pipe_sequential_init_U                                   | 51    | 2     |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137                        | 1038  | 823   | 3   |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137)                    | 215   | 425   |     |      |      |     |        |         |         |                     |                |
|       dadddsub_64ns_64ns_64_5_full_dsp_1_U507                                    | 801   | 396   | 3   |      |      |     |        |         |         |                     |                |
|         bind_op dsub                                                             |       |       |     |      |      |     |        | fulldsp | 4       | sub2                | backprop.c:196 |
|         bind_op dsub                                                             |       |       |     |      |      |     |        | fulldsp | 4       | bias_norm_2         | backprop.c:197 |
|       flow_control_loop_pipe_sequential_init_U                                   | 22    | 2     |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182     | 3349  | 2377  |     |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182) | 75    | 182   |     |      |      |     |        |         |         |                     |                |
|       ddiv_64ns_64ns_64_22_no_dsp_1_U512                                         | 3226  | 2193  |     |      |      |     |        |         |         |                     |                |
|         bind_op ddiv                                                             |       |       |     |      |      |     |        | fabric  | 21      | div3                | backprop.c:205 |
|       flow_control_loop_pipe_sequential_init_U                                   | 48    | 2     |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189                       | 3287  | 2346  |     |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189)                   | 45    | 151   |     |      |      |     |        |         |         |                     |                |
|       ddiv_64ns_64ns_64_22_no_dsp_1_U515                                         | 3226  | 2193  |     |      |      |     |        |         |         |                     |                |
|         bind_op ddiv                                                             |       |       |     |      |      |     |        | fabric  | 21      | div2                | backprop.c:209 |
|       flow_control_loop_pipe_sequential_init_U                                   | 16    | 2     |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146     | 1009  | 790   | 3   |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146) | 169   | 392   |     |      |      |     |        |         |         |                     |                |
|       dadddsub_64ns_64ns_64_5_full_dsp_1_U518                                    | 801   | 396   | 3   |      |      |     |        |         |         |                     |                |
|         bind_op dsub                                                             |       |       |     |      |      |     |        | fulldsp | 4       | sub5                | backprop.c:217 |
|         bind_op dsub                                                             |       |       |     |      |      |     |        | fulldsp | 4       | norm_1              | backprop.c:218 |
|       flow_control_loop_pipe_sequential_init_U                                   | 39    | 2     |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155                       | 952   | 1055  | 14  |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155)                   | 17    | 408   |     |      |      |     |        |         |         |                     |                |
|       dadddsub_64ns_64ns_64_5_full_dsp_1_U523                                    | 770   | 396   | 3   |      |      |     |        |         |         |                     |                |
|         bind_op dsub                                                             |       |       |     |      |      |     |        | fulldsp | 4       | sub4                | backprop.c:222 |
|         bind_op dsub                                                             |       |       |     |      |      |     |        | fulldsp | 4       | bias_norm_1         | backprop.c:223 |
|       dmul_64ns_64ns_64_5_max_dsp_1_U524                                         | 160   | 249   | 11  |      |      |     |        |         |         |                     |                |
|         bind_op dmul                                                             |       |       |     |      |      |     |        | maxdsp  | 4       | mul8                | backprop.c:222 |
|         bind_op dmul                                                             |       |       |     |      |      |     |        | maxdsp  | 4       | mul9                | backprop.c:223 |
|       flow_control_loop_pipe_sequential_init_U                                   | 5     | 2     |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196     | 3313  | 2360  |     |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196) | 61    | 165   |     |      |      |     |        |         |         |                     |                |
|       ddiv_64ns_64ns_64_22_no_dsp_1_U531                                         | 3226  | 2193  |     |      |      |     |        |         |         |                     |                |
|         bind_op ddiv                                                             |       |       |     |      |      |     |        | fabric  | 21      | div5                | backprop.c:231 |
|       flow_control_loop_pipe_sequential_init_U                                   | 26    | 2     |     |      |      |     |        |         |         |                     |                |
|     grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203                       | 3271  | 2333  |     |      |      |     |        |         |         |                     |                |
|       (grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203)                   | 39    | 138   |     |      |      |     |        |         |         |                     |                |
|       ddiv_64ns_64ns_64_22_no_dsp_1_U534                                         | 3226  | 2193  |     |      |      |     |        |         |         |                     |                |
|         bind_op ddiv                                                             |       |       |     |      |      |     |        | fabric  | 21      | div4                | backprop.c:235 |
|       flow_control_loop_pipe_sequential_init_U                                   | 6     | 2     |     |      |      |     |        |         |         |                     |                |
|   oracle_activations1_U                                                          | 41    |       |     | 4    |      |     |        |         |         |                     |                |
|     bind_storage ram_s2p                                                         |       |       |     |      |      |     |        | auto    | 1       | oracle_activations1 | backprop.c:261 |
|   oracle_activations2_U                                                          | 41    |       |     | 4    |      |     |        |         |         |                     |                |
|     bind_storage ram_s2p                                                         |       |       |     |      |      |     |        | auto    | 1       | oracle_activations2 | backprop.c:262 |
+----------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+---------+---------+---------------------+----------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 20.13% | OK     |
| FD                                                        | 50%       | 11.48% | OK     |
| LUTRAM+SRL                                                | 25%       | 8.74%  | OK     |
| MUXF7                                                     | 15%       | 0.27%  | OK     |
| DSP                                                       | 80%       | 8.73%  | OK     |
| RAMB/FIFO                                                 | 80%       | 2.70%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.71%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 6829      | 596    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.51   | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                         | ENDPOINT PIN                                                                                                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                        |                                                                                                               |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.803 | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[0]  |            3 |          4 |          6.139 |          5.623 |        0.516 |
| Path2 | 2.803 | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[10] |            3 |          4 |          6.139 |          5.623 |        0.516 |
| Path3 | 2.803 | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[11] |            3 |          4 |          6.139 |          5.623 |        0.516 |
| Path4 | 2.803 | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[12] |            3 |          4 |          6.139 |          5.623 |        0.516 |
| Path5 | 2.803 | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[13] |            3 |          4 |          6.139 |          5.623 |        0.516 |
+-------+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]                                                 | FLOP_LATCH.flop.FDRE |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]                                                 | FLOP_LATCH.flop.FDRE |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]                                                 | FLOP_LATCH.flop.FDRE |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]                                                 | FLOP_LATCH.flop.FDRE |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                          | Primitive Type       |
    +------------------------------------------------------------------------------------------------------+----------------------+
    | dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]                                                 | FLOP_LATCH.flop.FDRE |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/backprop_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/backprop_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/backprop_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/backprop_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/backprop_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/backprop_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------+


