# alu_model
Register file and ALU model in SystemVerilog with testbench
