/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [24:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [22:0] celloutsig_0_7z;
  wire [24:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _01_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 6'h00;
    else _01_ <= celloutsig_0_35z[9:4];
  assign out_data[5:0] = _01_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _00_ <= 3'h0;
    else _00_ <= in_data[175:173];
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z } * { in_data[84:73], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[183:173] * in_data[188:178];
  assign celloutsig_1_1z = { in_data[137:126], celloutsig_1_0z } * in_data[147:125];
  assign celloutsig_1_10z = { celloutsig_1_1z[15:14], celloutsig_1_5z, celloutsig_1_9z } * { celloutsig_1_1z[2:1], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[91:71], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } * in_data[45:21];
  assign celloutsig_0_10z = celloutsig_0_7z[21:4] * { celloutsig_0_9z[18:2], celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[34:29] * { in_data[67:63], celloutsig_0_0z };
  assign celloutsig_0_14z = in_data[35:27] * celloutsig_0_10z[11:3];
  assign celloutsig_0_2z = celloutsig_0_1z[5:2] * celloutsig_0_1z[3:0];
  assign celloutsig_0_27z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_25z } * celloutsig_0_9z[7:3];
  assign celloutsig_0_31z = celloutsig_0_27z[4:2] * { celloutsig_0_7z[18], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_35z = { celloutsig_0_31z[1:0], celloutsig_0_7z } * { celloutsig_0_9z[12:1], celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_16z };
  assign celloutsig_0_0z = ~^ in_data[53:22];
  assign celloutsig_0_4z = ~^ { in_data[73], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_5z = ~^ in_data[81:48];
  assign celloutsig_0_6z = ~^ { celloutsig_0_2z[3:1], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_76z = ~^ celloutsig_0_14z[8:5];
  assign celloutsig_1_3z = ~^ { celloutsig_1_0z[8:5], celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ celloutsig_1_0z[10:1];
  assign celloutsig_1_9z = ~^ _00_;
  assign celloutsig_1_14z = ~^ { celloutsig_1_1z[1], _00_ };
  assign celloutsig_1_18z = ~^ { celloutsig_1_10z[2:0], celloutsig_1_14z };
  assign celloutsig_1_19z = ~^ in_data[146:144];
  assign celloutsig_0_11z = ~^ { celloutsig_0_7z[9:6], celloutsig_0_3z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_7z[12:7], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_7z[22:20], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_19z = ~^ celloutsig_0_14z[7:0];
  assign celloutsig_0_25z = ~^ in_data[75:50];
  assign celloutsig_0_3z = ~^ { celloutsig_0_2z[2:1], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z };
endmodule
