// Seed: 2097107538
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  always id_2 <= id_2;
  reg id_2;
endmodule
