// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="bitcount,hls_ip_2015_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.200000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=31,HLS_SYN_LUT=167}" *)

module bitcount (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        mm,
        out_r,
        out_r_ap_vld,
        nn,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b1;
parameter    ap_ST_st2_fsm_1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
input  [31:0] mm;
output  [31:0] out_r;
output   out_r_ap_vld;
input  [31:0] nn;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_r_ap_vld;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm = 2'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_18;
reg   [4:0] tmp_65_reg_1004;
reg   [7:0] tmp_66_reg_1009;
reg   [7:0] tmp_67_reg_1014;
wire   [7:0] tmp_68_fu_931_p1;
reg   [7:0] tmp_68_reg_1019;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_49;
wire   [0:0] tmp_fu_143_p3;
wire   [0:0] tmp_3_fu_151_p3;
wire   [0:0] tmp_6_fu_159_p3;
wire   [0:0] tmp_9_fu_167_p3;
wire   [0:0] tmp_11_fu_175_p3;
wire   [0:0] tmp_14_fu_183_p3;
wire   [0:0] tmp_15_fu_191_p3;
wire   [0:0] tmp_16_fu_199_p3;
wire   [0:0] tmp_17_fu_207_p3;
wire   [0:0] tmp_18_fu_215_p3;
wire   [0:0] tmp_19_fu_223_p3;
wire   [0:0] tmp_20_fu_231_p3;
wire   [0:0] tmp_21_fu_239_p3;
wire   [0:0] tmp_22_fu_247_p3;
wire   [0:0] tmp_23_fu_255_p3;
wire   [0:0] tmp_24_fu_263_p3;
wire   [30:0] tmp_1_fu_271_p32;
wire   [0:0] tmp_25_fu_341_p3;
wire   [0:0] tmp_26_fu_349_p3;
wire   [0:0] tmp_27_fu_357_p3;
wire   [0:0] tmp_28_fu_365_p3;
wire   [0:0] tmp_29_fu_373_p3;
wire   [0:0] tmp_30_fu_381_p3;
wire   [0:0] tmp_31_fu_389_p3;
wire   [0:0] tmp_32_fu_397_p3;
wire   [0:0] tmp_33_fu_405_p3;
wire   [0:0] tmp_34_fu_413_p3;
wire   [0:0] tmp_35_fu_421_p3;
wire   [0:0] tmp_36_fu_429_p3;
wire   [0:0] tmp_37_fu_437_p3;
wire   [0:0] tmp_38_fu_445_p3;
wire   [0:0] tmp_39_fu_453_p3;
wire   [0:0] tmp_40_fu_461_p1;
wire   [30:0] tmp_2_fu_465_p32;
wire   [31:0] tmp_2_cast_fu_531_p1;
wire   [31:0] tmp_1_cast_fu_337_p1;
wire   [31:0] i_1_fu_535_p2;
wire   [1:0] tmp_41_fu_541_p4;
wire   [1:0] tmp_42_fu_551_p4;
wire   [1:0] tmp_43_fu_561_p4;
wire   [1:0] tmp_44_fu_571_p4;
wire   [1:0] tmp_45_fu_581_p4;
wire   [1:0] tmp_46_fu_591_p4;
wire   [1:0] tmp_47_fu_601_p4;
wire   [1:0] tmp_48_fu_611_p4;
wire   [29:0] tmp_4_fu_621_p16;
wire   [1:0] tmp_49_fu_659_p4;
wire   [1:0] tmp_50_fu_669_p4;
wire   [1:0] tmp_51_fu_679_p4;
wire   [1:0] tmp_52_fu_689_p4;
wire   [1:0] tmp_53_fu_699_p4;
wire   [1:0] tmp_54_fu_709_p4;
wire   [1:0] tmp_55_fu_719_p4;
wire   [1:0] tmp_56_fu_729_p1;
wire   [29:0] tmp_5_fu_733_p16;
wire   [30:0] tmp_5_cast_fu_767_p1;
wire   [30:0] tmp_4_cast_fu_655_p1;
wire   [30:0] i_2_fu_771_p2;
wire   [2:0] tmp_57_fu_777_p4;
wire   [3:0] tmp_58_fu_787_p4;
wire   [3:0] tmp_59_fu_797_p4;
wire   [3:0] tmp_60_fu_807_p4;
wire   [26:0] tmp_7_fu_817_p8;
wire   [3:0] tmp_61_fu_839_p4;
wire   [3:0] tmp_62_fu_849_p4;
wire   [3:0] tmp_63_fu_859_p4;
wire   [3:0] tmp_64_fu_869_p1;
wire   [27:0] tmp_8_fu_873_p8;
wire   [28:0] tmp_8_cast_fu_891_p1;
wire   [28:0] tmp_7_cast_fu_835_p1;
wire   [28:0] i_3_fu_895_p2;
wire   [20:0] tmp_s_fu_935_p4;
wire   [23:0] tmp_10_fu_947_p4;
wire   [24:0] tmp_10_cast_fu_955_p1;
wire   [24:0] tmp_cast_fu_943_p1;
wire   [24:0] i_4_fu_959_p2;
wire   [8:0] tmp_11_cast_fu_969_p4;
wire   [15:0] tmp_69_fu_965_p1;
wire   [16:0] tmp_13_cast_fu_983_p1;
wire   [16:0] tmp_12_cast_fu_979_p1;
wire   [16:0] i_5_fu_987_p2;
reg   [1:0] ap_NS_fsm;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_65_reg_1004 <= {{i_3_fu_895_p2[ap_const_lv32_1C : ap_const_lv32_18]}};
        tmp_66_reg_1009 <= {{i_3_fu_895_p2[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_67_reg_1014 <= {{i_3_fu_895_p2[ap_const_lv32_17 : ap_const_lv32_10]}};
        tmp_68_reg_1019 <= tmp_68_fu_931_p1;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_18) begin
    if (ap_sig_bdd_18) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_49) begin
    if (ap_sig_bdd_49) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        out_r_ap_vld = ap_const_logic_1;
    end else begin
        out_r_ap_vld = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ap_return = (mm + nn);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_18 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_49 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign i_1_fu_535_p2 = (tmp_2_cast_fu_531_p1 + tmp_1_cast_fu_337_p1);

assign i_2_fu_771_p2 = (tmp_5_cast_fu_767_p1 + tmp_4_cast_fu_655_p1);

assign i_3_fu_895_p2 = (tmp_8_cast_fu_891_p1 + tmp_7_cast_fu_835_p1);

assign i_4_fu_959_p2 = (tmp_10_cast_fu_955_p1 + tmp_cast_fu_943_p1);

assign i_5_fu_987_p2 = (tmp_13_cast_fu_983_p1 + tmp_12_cast_fu_979_p1);

assign out_r = i_5_fu_987_p2;

assign tmp_10_cast_fu_955_p1 = tmp_10_fu_947_p4;

assign tmp_10_fu_947_p4 = {{{tmp_67_reg_1014}, {ap_const_lv8_0}}, {tmp_68_reg_1019}};

assign tmp_11_cast_fu_969_p4 = {{i_4_fu_959_p2[ap_const_lv32_18 : ap_const_lv32_10]}};

assign tmp_11_fu_175_p3 = in_r[ap_const_lv32_17];

assign tmp_12_cast_fu_979_p1 = tmp_11_cast_fu_969_p4;

assign tmp_13_cast_fu_983_p1 = tmp_69_fu_965_p1;

assign tmp_14_fu_183_p3 = in_r[ap_const_lv32_15];

assign tmp_15_fu_191_p3 = in_r[ap_const_lv32_13];

assign tmp_16_fu_199_p3 = in_r[ap_const_lv32_11];

assign tmp_17_fu_207_p3 = in_r[ap_const_lv32_F];

assign tmp_18_fu_215_p3 = in_r[ap_const_lv32_D];

assign tmp_19_fu_223_p3 = in_r[ap_const_lv32_B];

assign tmp_1_cast_fu_337_p1 = tmp_1_fu_271_p32;

assign tmp_1_fu_271_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_fu_143_p3}, {ap_const_lv1_0}}, {tmp_3_fu_151_p3}}, {ap_const_lv1_0}}, {tmp_6_fu_159_p3}}, {ap_const_lv1_0}}, {tmp_9_fu_167_p3}}, {ap_const_lv1_0}}, {tmp_11_fu_175_p3}}, {ap_const_lv1_0}}, {tmp_14_fu_183_p3}}, {ap_const_lv1_0}}, {tmp_15_fu_191_p3}}, {ap_const_lv1_0}}, {tmp_16_fu_199_p3}}, {ap_const_lv1_0}}, {tmp_17_fu_207_p3}}, {ap_const_lv1_0}}, {tmp_18_fu_215_p3}}, {ap_const_lv1_0}}, {tmp_19_fu_223_p3}}, {ap_const_lv1_0}}, {tmp_20_fu_231_p3}}, {ap_const_lv1_0}}, {tmp_21_fu_239_p3}}, {ap_const_lv1_0}}, {tmp_22_fu_247_p3}}, {ap_const_lv1_0}}, {tmp_23_fu_255_p3}}, {ap_const_lv1_0}}, {tmp_24_fu_263_p3}};

assign tmp_20_fu_231_p3 = in_r[ap_const_lv32_9];

assign tmp_21_fu_239_p3 = in_r[ap_const_lv32_7];

assign tmp_22_fu_247_p3 = in_r[ap_const_lv32_5];

assign tmp_23_fu_255_p3 = in_r[ap_const_lv32_3];

assign tmp_24_fu_263_p3 = in_r[ap_const_lv32_1];

assign tmp_25_fu_341_p3 = in_r[ap_const_lv32_1E];

assign tmp_26_fu_349_p3 = in_r[ap_const_lv32_1C];

assign tmp_27_fu_357_p3 = in_r[ap_const_lv32_1A];

assign tmp_28_fu_365_p3 = in_r[ap_const_lv32_18];

assign tmp_29_fu_373_p3 = in_r[ap_const_lv32_16];

assign tmp_2_cast_fu_531_p1 = tmp_2_fu_465_p32;

assign tmp_2_fu_465_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_25_fu_341_p3}, {ap_const_lv1_0}}, {tmp_26_fu_349_p3}}, {ap_const_lv1_0}}, {tmp_27_fu_357_p3}}, {ap_const_lv1_0}}, {tmp_28_fu_365_p3}}, {ap_const_lv1_0}}, {tmp_29_fu_373_p3}}, {ap_const_lv1_0}}, {tmp_30_fu_381_p3}}, {ap_const_lv1_0}}, {tmp_31_fu_389_p3}}, {ap_const_lv1_0}}, {tmp_32_fu_397_p3}}, {ap_const_lv1_0}}, {tmp_33_fu_405_p3}}, {ap_const_lv1_0}}, {tmp_34_fu_413_p3}}, {ap_const_lv1_0}}, {tmp_35_fu_421_p3}}, {ap_const_lv1_0}}, {tmp_36_fu_429_p3}}, {ap_const_lv1_0}}, {tmp_37_fu_437_p3}}, {ap_const_lv1_0}}, {tmp_38_fu_445_p3}}, {ap_const_lv1_0}}, {tmp_39_fu_453_p3}}, {ap_const_lv1_0}}, {tmp_40_fu_461_p1}};

assign tmp_30_fu_381_p3 = in_r[ap_const_lv32_14];

assign tmp_31_fu_389_p3 = in_r[ap_const_lv32_12];

assign tmp_32_fu_397_p3 = in_r[ap_const_lv32_10];

assign tmp_33_fu_405_p3 = in_r[ap_const_lv32_E];

assign tmp_34_fu_413_p3 = in_r[ap_const_lv32_C];

assign tmp_35_fu_421_p3 = in_r[ap_const_lv32_A];

assign tmp_36_fu_429_p3 = in_r[ap_const_lv32_8];

assign tmp_37_fu_437_p3 = in_r[ap_const_lv32_6];

assign tmp_38_fu_445_p3 = in_r[ap_const_lv32_4];

assign tmp_39_fu_453_p3 = in_r[ap_const_lv32_2];

assign tmp_3_fu_151_p3 = in_r[ap_const_lv32_1D];

assign tmp_40_fu_461_p1 = in_r[0:0];

assign tmp_41_fu_541_p4 = {{i_1_fu_535_p2[ap_const_lv32_1F : ap_const_lv32_1E]}};

assign tmp_42_fu_551_p4 = {{i_1_fu_535_p2[ap_const_lv32_1B : ap_const_lv32_1A]}};

assign tmp_43_fu_561_p4 = {{i_1_fu_535_p2[ap_const_lv32_17 : ap_const_lv32_16]}};

assign tmp_44_fu_571_p4 = {{i_1_fu_535_p2[ap_const_lv32_13 : ap_const_lv32_12]}};

assign tmp_45_fu_581_p4 = {{i_1_fu_535_p2[ap_const_lv32_F : ap_const_lv32_E]}};

assign tmp_46_fu_591_p4 = {{i_1_fu_535_p2[ap_const_lv32_B : ap_const_lv32_A]}};

assign tmp_47_fu_601_p4 = {{i_1_fu_535_p2[ap_const_lv32_7 : ap_const_lv32_6]}};

assign tmp_48_fu_611_p4 = {{i_1_fu_535_p2[ap_const_lv32_3 : ap_const_lv32_2]}};

assign tmp_49_fu_659_p4 = {{i_1_fu_535_p2[ap_const_lv32_1D : ap_const_lv32_1C]}};

assign tmp_4_cast_fu_655_p1 = tmp_4_fu_621_p16;

assign tmp_4_fu_621_p16 = {{{{{{{{{{{{{{{tmp_41_fu_541_p4}, {ap_const_lv2_0}}, {tmp_42_fu_551_p4}}, {ap_const_lv2_0}}, {tmp_43_fu_561_p4}}, {ap_const_lv2_0}}, {tmp_44_fu_571_p4}}, {ap_const_lv2_0}}, {tmp_45_fu_581_p4}}, {ap_const_lv2_0}}, {tmp_46_fu_591_p4}}, {ap_const_lv2_0}}, {tmp_47_fu_601_p4}}, {ap_const_lv2_0}}, {tmp_48_fu_611_p4}};

assign tmp_50_fu_669_p4 = {{i_1_fu_535_p2[ap_const_lv32_19 : ap_const_lv32_18]}};

assign tmp_51_fu_679_p4 = {{i_1_fu_535_p2[ap_const_lv32_15 : ap_const_lv32_14]}};

assign tmp_52_fu_689_p4 = {{i_1_fu_535_p2[ap_const_lv32_11 : ap_const_lv32_10]}};

assign tmp_53_fu_699_p4 = {{i_1_fu_535_p2[ap_const_lv32_D : ap_const_lv32_C]}};

assign tmp_54_fu_709_p4 = {{i_1_fu_535_p2[ap_const_lv32_9 : ap_const_lv32_8]}};

assign tmp_55_fu_719_p4 = {{i_1_fu_535_p2[ap_const_lv32_5 : ap_const_lv32_4]}};

assign tmp_56_fu_729_p1 = i_1_fu_535_p2[1:0];

assign tmp_57_fu_777_p4 = {{i_2_fu_771_p2[ap_const_lv32_1E : ap_const_lv32_1C]}};

assign tmp_58_fu_787_p4 = {{i_2_fu_771_p2[ap_const_lv32_17 : ap_const_lv32_14]}};

assign tmp_59_fu_797_p4 = {{i_2_fu_771_p2[ap_const_lv32_F : ap_const_lv32_C]}};

assign tmp_5_cast_fu_767_p1 = tmp_5_fu_733_p16;

assign tmp_5_fu_733_p16 = {{{{{{{{{{{{{{{tmp_49_fu_659_p4}, {ap_const_lv2_0}}, {tmp_50_fu_669_p4}}, {ap_const_lv2_0}}, {tmp_51_fu_679_p4}}, {ap_const_lv2_0}}, {tmp_52_fu_689_p4}}, {ap_const_lv2_0}}, {tmp_53_fu_699_p4}}, {ap_const_lv2_0}}, {tmp_54_fu_709_p4}}, {ap_const_lv2_0}}, {tmp_55_fu_719_p4}}, {ap_const_lv2_0}}, {tmp_56_fu_729_p1}};

assign tmp_60_fu_807_p4 = {{i_2_fu_771_p2[ap_const_lv32_7 : ap_const_lv32_4]}};

assign tmp_61_fu_839_p4 = {{i_2_fu_771_p2[ap_const_lv32_1B : ap_const_lv32_18]}};

assign tmp_62_fu_849_p4 = {{i_2_fu_771_p2[ap_const_lv32_13 : ap_const_lv32_10]}};

assign tmp_63_fu_859_p4 = {{i_2_fu_771_p2[ap_const_lv32_B : ap_const_lv32_8]}};

assign tmp_64_fu_869_p1 = i_2_fu_771_p2[3:0];

assign tmp_68_fu_931_p1 = i_3_fu_895_p2[7:0];

assign tmp_69_fu_965_p1 = i_4_fu_959_p2[15:0];

assign tmp_6_fu_159_p3 = in_r[ap_const_lv32_1B];

assign tmp_7_cast_fu_835_p1 = tmp_7_fu_817_p8;

assign tmp_7_fu_817_p8 = {{{{{{{tmp_57_fu_777_p4}, {ap_const_lv4_0}}, {tmp_58_fu_787_p4}}, {ap_const_lv4_0}}, {tmp_59_fu_797_p4}}, {ap_const_lv4_0}}, {tmp_60_fu_807_p4}};

assign tmp_8_cast_fu_891_p1 = tmp_8_fu_873_p8;

assign tmp_8_fu_873_p8 = {{{{{{{tmp_61_fu_839_p4}, {ap_const_lv4_0}}, {tmp_62_fu_849_p4}}, {ap_const_lv4_0}}, {tmp_63_fu_859_p4}}, {ap_const_lv4_0}}, {tmp_64_fu_869_p1}};

assign tmp_9_fu_167_p3 = in_r[ap_const_lv32_19];

assign tmp_cast_fu_943_p1 = tmp_s_fu_935_p4;

assign tmp_fu_143_p3 = in_r[ap_const_lv32_1F];

assign tmp_s_fu_935_p4 = {{{tmp_65_reg_1004}, {ap_const_lv8_0}}, {tmp_66_reg_1009}};


endmodule //bitcount

