// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer12_out_dout,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_empty_n,
        layer12_out_read,
        layer13_out_din,
        layer13_out_num_data_valid,
        layer13_out_fifo_cap,
        layer13_out_full_n,
        layer13_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [687:0] layer12_out_dout;
input  [1:0] layer12_out_num_data_valid;
input  [1:0] layer12_out_fifo_cap;
input   layer12_out_empty_n;
output   layer12_out_read;
output  [111:0] layer13_out_din;
input  [1:0] layer13_out_num_data_valid;
input  [1:0] layer13_out_fifo_cap;
input   layer13_out_full_n;
output   layer13_out_write;
output   start_out;
output   start_write;

reg ap_done;
reg ap_idle;
reg layer12_out_read;
reg layer13_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [0:0] icmp_ln124_fu_1585_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire   [0:0] ap_phi_mux_do_init_phi_fu_317_p6;
reg   [0:0] icmp_ln124_reg_2470;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [8:0] outidx_address0;
reg    outidx_ce0;
wire   [2:0] outidx_q0;
wire   [8:0] w13_address0;
reg    w13_ce0;
wire  signed [8:0] w13_q0;
reg    layer12_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer13_out_blk_n;
reg   [0:0] do_init_reg_313;
reg   [8:0] ir23_reg_329;
reg   [15:0] data_39_rewind_reg_343;
reg   [15:0] data_38_rewind_reg_357;
reg   [15:0] data_37_rewind_reg_371;
reg   [15:0] data_36_rewind_reg_385;
reg   [15:0] data_35_rewind_reg_399;
reg   [15:0] data_34_rewind_reg_413;
reg   [15:0] data_33_rewind_reg_427;
reg   [15:0] data_32_rewind_reg_441;
reg   [15:0] data_31_rewind_reg_455;
reg   [15:0] data_30_rewind_reg_469;
reg   [15:0] data_29_rewind_reg_483;
reg   [15:0] data_28_rewind_reg_497;
reg   [15:0] data_27_rewind_reg_511;
reg   [15:0] data_26_rewind_reg_525;
reg   [15:0] data_25_rewind_reg_539;
reg   [15:0] data_24_rewind_reg_553;
reg   [15:0] data_23_rewind_reg_567;
reg   [15:0] data_22_rewind_reg_581;
reg   [15:0] data_21_rewind_reg_595;
reg   [15:0] data_20_rewind_reg_609;
reg   [15:0] data_19_rewind_reg_623;
reg   [15:0] data_18_rewind_reg_637;
reg   [15:0] data_17_rewind_reg_651;
reg   [15:0] data_16_rewind_reg_665;
reg   [15:0] data_15_rewind_reg_679;
reg   [15:0] data_14_rewind_reg_693;
reg   [15:0] data_13_rewind_reg_707;
reg   [15:0] data_12_rewind_reg_721;
reg   [15:0] data_11_rewind_reg_735;
reg   [15:0] data_10_rewind_reg_749;
reg   [15:0] data_6_rewind_reg_763;
reg   [15:0] data_5_rewind_reg_777;
reg   [15:0] data_4_rewind_reg_791;
reg   [15:0] data_3_rewind_reg_805;
reg   [15:0] data_2_rewind_reg_819;
reg   [15:0] data_1_rewind_reg_833;
reg   [15:0] data_40_rewind_reg_847;
reg   [15:0] data_9_rewind_reg_861;
reg   [15:0] data_8_rewind_reg_875;
reg   [15:0] data_7_rewind_reg_889;
reg   [15:0] data_41_rewind_reg_903;
reg   [15:0] data_42_rewind_reg_917;
reg   [15:0] p_rewind_reg_931;
reg   [5:0] in_index24_reg_945;
reg   [14:0] acc22_reg_959;
reg   [14:0] acc_2520_reg_973;
reg   [14:0] acc_2618_reg_987;
reg   [14:0] acc_2716_reg_1001;
reg   [14:0] acc_2814_reg_1015;
reg   [14:0] acc_2912_reg_1029;
reg   [14:0] acc_3010_reg_1043;
wire   [8:0] ir_fu_1579_p2;
reg   [8:0] ir_reg_2465;
wire   [14:0] acc_36_fu_2324_p3;
wire  signed [14:0] acc_35_fu_2332_p3;
wire  signed [14:0] acc_34_fu_2340_p3;
wire  signed [14:0] acc_33_fu_2348_p3;
wire   [14:0] acc_32_fu_2356_p3;
wire  signed [14:0] acc_31_fu_2364_p3;
wire  signed [14:0] acc_fu_2372_p3;
wire   [5:0] in_index_fu_2392_p3;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg   [8:0] ap_phi_mux_ir23_phi_fu_333_p6;
reg   [15:0] ap_phi_mux_data_39_phi_phi_fu_1061_p4;
reg   [15:0] ap_phi_mux_data_38_phi_phi_fu_1073_p4;
reg   [15:0] ap_phi_mux_data_37_phi_phi_fu_1085_p4;
reg   [15:0] ap_phi_mux_data_36_phi_phi_fu_1097_p4;
reg   [15:0] ap_phi_mux_data_35_phi_phi_fu_1109_p4;
reg   [15:0] ap_phi_mux_data_34_phi_phi_fu_1121_p4;
reg   [15:0] ap_phi_mux_data_33_phi_phi_fu_1133_p4;
reg   [15:0] ap_phi_mux_data_32_phi_phi_fu_1145_p4;
reg   [15:0] ap_phi_mux_data_31_phi_phi_fu_1157_p4;
reg   [15:0] ap_phi_mux_data_30_phi_phi_fu_1169_p4;
reg   [15:0] ap_phi_mux_data_29_phi_phi_fu_1181_p4;
reg   [15:0] ap_phi_mux_data_28_phi_phi_fu_1193_p4;
reg   [15:0] ap_phi_mux_data_27_phi_phi_fu_1205_p4;
reg   [15:0] ap_phi_mux_data_26_phi_phi_fu_1217_p4;
reg   [15:0] ap_phi_mux_data_25_phi_phi_fu_1229_p4;
reg   [15:0] ap_phi_mux_data_24_phi_phi_fu_1241_p4;
reg   [15:0] ap_phi_mux_data_23_phi_phi_fu_1253_p4;
reg   [15:0] ap_phi_mux_data_22_phi_phi_fu_1265_p4;
reg   [15:0] ap_phi_mux_data_21_phi_phi_fu_1277_p4;
reg   [15:0] ap_phi_mux_data_20_phi_phi_fu_1289_p4;
reg   [15:0] ap_phi_mux_data_19_phi_phi_fu_1301_p4;
reg   [15:0] ap_phi_mux_data_18_phi_phi_fu_1313_p4;
reg   [15:0] ap_phi_mux_data_17_phi_phi_fu_1325_p4;
reg   [15:0] ap_phi_mux_data_16_phi_phi_fu_1337_p4;
reg   [15:0] ap_phi_mux_data_15_phi_phi_fu_1349_p4;
reg   [15:0] ap_phi_mux_data_14_phi_phi_fu_1361_p4;
reg   [15:0] ap_phi_mux_data_13_phi_phi_fu_1373_p4;
reg   [15:0] ap_phi_mux_data_12_phi_phi_fu_1385_p4;
reg   [15:0] ap_phi_mux_data_11_phi_phi_fu_1397_p4;
reg   [15:0] ap_phi_mux_data_10_phi_phi_fu_1409_p4;
reg   [15:0] ap_phi_mux_data_6_phi_phi_fu_1421_p4;
reg   [15:0] ap_phi_mux_data_5_phi_phi_fu_1433_p4;
reg   [15:0] ap_phi_mux_data_4_phi_phi_fu_1445_p4;
reg   [15:0] ap_phi_mux_data_3_phi_phi_fu_1457_p4;
reg   [15:0] ap_phi_mux_data_2_phi_phi_fu_1469_p4;
reg   [15:0] ap_phi_mux_data_1_phi_phi_fu_1481_p4;
reg   [15:0] ap_phi_mux_data_40_phi_phi_fu_1493_p4;
reg   [15:0] ap_phi_mux_data_9_phi_phi_fu_1505_p4;
reg   [15:0] ap_phi_mux_data_8_phi_phi_fu_1517_p4;
reg   [15:0] ap_phi_mux_data_7_phi_phi_fu_1529_p4;
reg   [15:0] ap_phi_mux_data_41_phi_phi_fu_1541_p4;
reg   [15:0] ap_phi_mux_data_42_phi_phi_fu_1553_p4;
reg   [15:0] ap_phi_mux_p_phi_phi_fu_1565_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_39_phi_reg_1057;
wire   [15:0] ap_phi_reg_pp0_iter1_data_38_phi_reg_1069;
wire   [15:0] ap_phi_reg_pp0_iter1_data_37_phi_reg_1081;
wire   [15:0] ap_phi_reg_pp0_iter1_data_36_phi_reg_1093;
wire   [15:0] ap_phi_reg_pp0_iter1_data_35_phi_reg_1105;
wire   [15:0] ap_phi_reg_pp0_iter1_data_34_phi_reg_1117;
wire   [15:0] ap_phi_reg_pp0_iter1_data_33_phi_reg_1129;
wire   [15:0] ap_phi_reg_pp0_iter1_data_32_phi_reg_1141;
wire   [15:0] ap_phi_reg_pp0_iter1_data_31_phi_reg_1153;
wire   [15:0] ap_phi_reg_pp0_iter1_data_30_phi_reg_1165;
wire   [15:0] ap_phi_reg_pp0_iter1_data_29_phi_reg_1177;
wire   [15:0] ap_phi_reg_pp0_iter1_data_28_phi_reg_1189;
wire   [15:0] ap_phi_reg_pp0_iter1_data_27_phi_reg_1201;
wire   [15:0] ap_phi_reg_pp0_iter1_data_26_phi_reg_1213;
wire   [15:0] ap_phi_reg_pp0_iter1_data_25_phi_reg_1225;
wire   [15:0] ap_phi_reg_pp0_iter1_data_24_phi_reg_1237;
wire   [15:0] ap_phi_reg_pp0_iter1_data_23_phi_reg_1249;
wire   [15:0] ap_phi_reg_pp0_iter1_data_22_phi_reg_1261;
wire   [15:0] ap_phi_reg_pp0_iter1_data_21_phi_reg_1273;
wire   [15:0] ap_phi_reg_pp0_iter1_data_20_phi_reg_1285;
wire   [15:0] ap_phi_reg_pp0_iter1_data_19_phi_reg_1297;
wire   [15:0] ap_phi_reg_pp0_iter1_data_18_phi_reg_1309;
wire   [15:0] ap_phi_reg_pp0_iter1_data_17_phi_reg_1321;
wire   [15:0] ap_phi_reg_pp0_iter1_data_16_phi_reg_1333;
wire   [15:0] ap_phi_reg_pp0_iter1_data_15_phi_reg_1345;
wire   [15:0] ap_phi_reg_pp0_iter1_data_14_phi_reg_1357;
wire   [15:0] ap_phi_reg_pp0_iter1_data_13_phi_reg_1369;
wire   [15:0] ap_phi_reg_pp0_iter1_data_12_phi_reg_1381;
wire   [15:0] ap_phi_reg_pp0_iter1_data_11_phi_reg_1393;
wire   [15:0] ap_phi_reg_pp0_iter1_data_10_phi_reg_1405;
wire   [15:0] ap_phi_reg_pp0_iter1_data_6_phi_reg_1417;
wire   [15:0] ap_phi_reg_pp0_iter1_data_5_phi_reg_1429;
wire   [15:0] ap_phi_reg_pp0_iter1_data_4_phi_reg_1441;
wire   [15:0] ap_phi_reg_pp0_iter1_data_3_phi_reg_1453;
wire   [15:0] ap_phi_reg_pp0_iter1_data_2_phi_reg_1465;
wire   [15:0] ap_phi_reg_pp0_iter1_data_1_phi_reg_1477;
wire   [15:0] ap_phi_reg_pp0_iter1_data_40_phi_reg_1489;
wire   [15:0] ap_phi_reg_pp0_iter1_data_9_phi_reg_1501;
wire   [15:0] ap_phi_reg_pp0_iter1_data_8_phi_reg_1513;
wire   [15:0] ap_phi_reg_pp0_iter1_data_7_phi_reg_1525;
wire   [15:0] ap_phi_reg_pp0_iter1_data_41_phi_reg_1537;
wire   [15:0] ap_phi_reg_pp0_iter1_data_42_phi_reg_1549;
wire   [15:0] data_fu_1591_p1;
wire   [15:0] ap_phi_reg_pp0_iter1_p_phi_reg_1561;
wire   [63:0] zext_ln124_fu_1573_p1;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] a_fu_2058_p45;
wire   [21:0] mul_ln133_fu_2158_p2;
wire  signed [14:0] tmp_s_fu_2174_p9;
wire  signed [14:0] trunc_ln_fu_2164_p4;
wire  signed [15:0] sext_ln133_fu_2194_p1;
wire  signed [15:0] sext_ln133_3_fu_2198_p1;
wire   [15:0] sub_ln133_fu_2202_p2;
wire   [0:0] icmp_ln133_10_fu_2214_p2;
wire   [0:0] icmp_ln133_15_fu_2244_p2;
wire   [0:0] or_ln133_fu_2250_p2;
wire   [0:0] icmp_ln133_fu_2208_p2;
wire   [0:0] icmp_ln133_11_fu_2220_p2;
wire   [0:0] icmp_ln133_12_fu_2226_p2;
wire   [0:0] icmp_ln133_13_fu_2232_p2;
wire   [0:0] icmp_ln133_14_fu_2238_p2;
wire   [0:0] or_ln133_15_fu_2268_p2;
wire   [0:0] or_ln133_14_fu_2262_p2;
wire   [0:0] or_ln133_16_fu_2274_p2;
wire   [0:0] or_ln133_13_fu_2256_p2;
wire   [0:0] or_ln133_17_fu_2280_p2;
wire   [0:0] or_ln133_18_fu_2300_p2;
wire   [0:0] or_ln133_20_fu_2312_p2;
wire   [0:0] or_ln133_19_fu_2306_p2;
wire   [0:0] or_ln133_21_fu_2318_p2;
wire   [14:0] acc_29_fu_2286_p3;
wire   [14:0] acc_30_fu_2294_p2;
wire   [5:0] in_index_3_fu_2380_p2;
wire   [0:0] icmp_ln141_fu_2386_p2;
wire  signed [15:0] sext_ln77_fu_2404_p1;
wire   [30:0] tmp_fu_2408_p3;
wire  signed [15:0] sext_ln77_4_fu_2428_p1;
wire  signed [15:0] sext_ln77_3_fu_2424_p1;
wire  signed [15:0] sext_ln77_2_fu_2420_p1;
wire  signed [31:0] sext_ln77_1_fu_2416_p1;
wire  signed [15:0] sext_ln111_fu_2400_p1;
wire   [110:0] tmp_9_fu_2432_p7;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_102;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_outidx_ROM_AHfu #(
    .DataWidth( 3 ),
    .AddressRange( 301 ),
    .AddressWidth( 9 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_w13_ROM_AUTOIfE #(
    .DataWidth( 9 ),
    .AddressRange( 301 ),
    .AddressWidth( 9 ))
w13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w13_address0),
    .ce0(w13_ce0),
    .q0(w13_q0)
);

myproject_mux_43_6_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_43_6_16_1_1_U160(
    .din0(ap_phi_mux_p_phi_phi_fu_1565_p4),
    .din1(ap_phi_mux_data_7_phi_phi_fu_1529_p4),
    .din2(ap_phi_mux_data_8_phi_phi_fu_1517_p4),
    .din3(ap_phi_mux_data_9_phi_phi_fu_1505_p4),
    .din4(ap_phi_mux_data_40_phi_phi_fu_1493_p4),
    .din5(ap_phi_mux_data_1_phi_phi_fu_1481_p4),
    .din6(ap_phi_mux_data_2_phi_phi_fu_1469_p4),
    .din7(ap_phi_mux_data_3_phi_phi_fu_1457_p4),
    .din8(ap_phi_mux_data_4_phi_phi_fu_1445_p4),
    .din9(ap_phi_mux_data_5_phi_phi_fu_1433_p4),
    .din10(ap_phi_mux_data_6_phi_phi_fu_1421_p4),
    .din11(ap_phi_mux_data_10_phi_phi_fu_1409_p4),
    .din12(ap_phi_mux_data_11_phi_phi_fu_1397_p4),
    .din13(ap_phi_mux_data_12_phi_phi_fu_1385_p4),
    .din14(ap_phi_mux_data_13_phi_phi_fu_1373_p4),
    .din15(ap_phi_mux_data_14_phi_phi_fu_1361_p4),
    .din16(ap_phi_mux_data_15_phi_phi_fu_1349_p4),
    .din17(ap_phi_mux_data_16_phi_phi_fu_1337_p4),
    .din18(ap_phi_mux_data_17_phi_phi_fu_1325_p4),
    .din19(ap_phi_mux_data_18_phi_phi_fu_1313_p4),
    .din20(ap_phi_mux_data_19_phi_phi_fu_1301_p4),
    .din21(ap_phi_mux_data_20_phi_phi_fu_1289_p4),
    .din22(ap_phi_mux_data_21_phi_phi_fu_1277_p4),
    .din23(ap_phi_mux_data_22_phi_phi_fu_1265_p4),
    .din24(ap_phi_mux_data_23_phi_phi_fu_1253_p4),
    .din25(ap_phi_mux_data_24_phi_phi_fu_1241_p4),
    .din26(ap_phi_mux_data_25_phi_phi_fu_1229_p4),
    .din27(ap_phi_mux_data_26_phi_phi_fu_1217_p4),
    .din28(ap_phi_mux_data_27_phi_phi_fu_1205_p4),
    .din29(ap_phi_mux_data_28_phi_phi_fu_1193_p4),
    .din30(ap_phi_mux_data_29_phi_phi_fu_1181_p4),
    .din31(ap_phi_mux_data_30_phi_phi_fu_1169_p4),
    .din32(ap_phi_mux_data_31_phi_phi_fu_1157_p4),
    .din33(ap_phi_mux_data_32_phi_phi_fu_1145_p4),
    .din34(ap_phi_mux_data_33_phi_phi_fu_1133_p4),
    .din35(ap_phi_mux_data_34_phi_phi_fu_1121_p4),
    .din36(ap_phi_mux_data_35_phi_phi_fu_1109_p4),
    .din37(ap_phi_mux_data_36_phi_phi_fu_1097_p4),
    .din38(ap_phi_mux_data_37_phi_phi_fu_1085_p4),
    .din39(ap_phi_mux_data_38_phi_phi_fu_1073_p4),
    .din40(ap_phi_mux_data_39_phi_phi_fu_1061_p4),
    .din41(ap_phi_mux_data_42_phi_phi_fu_1553_p4),
    .din42(ap_phi_mux_data_41_phi_phi_fu_1541_p4),
    .din43(in_index24_reg_945),
    .dout(a_fu_2058_p45)
);

myproject_mul_16s_9s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 22 ))
mul_16s_9s_22_1_1_U161(
    .din0(a_fu_2058_p45),
    .din1(w13_q0),
    .dout(mul_ln133_fu_2158_p2)
);

myproject_mux_7_3_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 15 ),
    .din3_WIDTH( 15 ),
    .din4_WIDTH( 15 ),
    .din5_WIDTH( 15 ),
    .din6_WIDTH( 15 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
mux_7_3_15_1_1_U162(
    .din0(acc22_reg_959),
    .din1(acc_2520_reg_973),
    .din2(acc_2618_reg_987),
    .din3(acc_2716_reg_1001),
    .din4(acc_2814_reg_1015),
    .din5(acc_2912_reg_1029),
    .din6(acc_3010_reg_1043),
    .din7(outidx_q0),
    .dout(tmp_s_fu_2174_p9)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= real_start;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc22_reg_959 <= acc_fu_2372_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc22_reg_959 <= 15'd32624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2520_reg_973 <= acc_31_fu_2364_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2520_reg_973 <= 15'd32616;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2618_reg_987 <= acc_32_fu_2356_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2618_reg_987 <= 15'd80;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2716_reg_1001 <= acc_33_fu_2348_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2716_reg_1001 <= 15'd152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2814_reg_1015 <= acc_34_fu_2340_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2814_reg_1015 <= 15'd32632;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2912_reg_1029 <= acc_35_fu_2332_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2912_reg_1029 <= 15'd32704;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_3010_reg_1043 <= acc_36_fu_2324_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_3010_reg_1043 <= 15'd64;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_313 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_313 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index24_reg_945 <= in_index_fu_2392_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index24_reg_945 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir23_reg_329 <= ir_reg_2465;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ir23_reg_329 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_10_rewind_reg_749 <= ap_phi_mux_data_10_phi_phi_fu_1409_p4;
        data_11_rewind_reg_735 <= ap_phi_mux_data_11_phi_phi_fu_1397_p4;
        data_12_rewind_reg_721 <= ap_phi_mux_data_12_phi_phi_fu_1385_p4;
        data_13_rewind_reg_707 <= ap_phi_mux_data_13_phi_phi_fu_1373_p4;
        data_14_rewind_reg_693 <= ap_phi_mux_data_14_phi_phi_fu_1361_p4;
        data_15_rewind_reg_679 <= ap_phi_mux_data_15_phi_phi_fu_1349_p4;
        data_16_rewind_reg_665 <= ap_phi_mux_data_16_phi_phi_fu_1337_p4;
        data_17_rewind_reg_651 <= ap_phi_mux_data_17_phi_phi_fu_1325_p4;
        data_18_rewind_reg_637 <= ap_phi_mux_data_18_phi_phi_fu_1313_p4;
        data_19_rewind_reg_623 <= ap_phi_mux_data_19_phi_phi_fu_1301_p4;
        data_1_rewind_reg_833 <= ap_phi_mux_data_1_phi_phi_fu_1481_p4;
        data_20_rewind_reg_609 <= ap_phi_mux_data_20_phi_phi_fu_1289_p4;
        data_21_rewind_reg_595 <= ap_phi_mux_data_21_phi_phi_fu_1277_p4;
        data_22_rewind_reg_581 <= ap_phi_mux_data_22_phi_phi_fu_1265_p4;
        data_23_rewind_reg_567 <= ap_phi_mux_data_23_phi_phi_fu_1253_p4;
        data_24_rewind_reg_553 <= ap_phi_mux_data_24_phi_phi_fu_1241_p4;
        data_25_rewind_reg_539 <= ap_phi_mux_data_25_phi_phi_fu_1229_p4;
        data_26_rewind_reg_525 <= ap_phi_mux_data_26_phi_phi_fu_1217_p4;
        data_27_rewind_reg_511 <= ap_phi_mux_data_27_phi_phi_fu_1205_p4;
        data_28_rewind_reg_497 <= ap_phi_mux_data_28_phi_phi_fu_1193_p4;
        data_29_rewind_reg_483 <= ap_phi_mux_data_29_phi_phi_fu_1181_p4;
        data_2_rewind_reg_819 <= ap_phi_mux_data_2_phi_phi_fu_1469_p4;
        data_30_rewind_reg_469 <= ap_phi_mux_data_30_phi_phi_fu_1169_p4;
        data_31_rewind_reg_455 <= ap_phi_mux_data_31_phi_phi_fu_1157_p4;
        data_32_rewind_reg_441 <= ap_phi_mux_data_32_phi_phi_fu_1145_p4;
        data_33_rewind_reg_427 <= ap_phi_mux_data_33_phi_phi_fu_1133_p4;
        data_34_rewind_reg_413 <= ap_phi_mux_data_34_phi_phi_fu_1121_p4;
        data_35_rewind_reg_399 <= ap_phi_mux_data_35_phi_phi_fu_1109_p4;
        data_36_rewind_reg_385 <= ap_phi_mux_data_36_phi_phi_fu_1097_p4;
        data_37_rewind_reg_371 <= ap_phi_mux_data_37_phi_phi_fu_1085_p4;
        data_38_rewind_reg_357 <= ap_phi_mux_data_38_phi_phi_fu_1073_p4;
        data_39_rewind_reg_343 <= ap_phi_mux_data_39_phi_phi_fu_1061_p4;
        data_3_rewind_reg_805 <= ap_phi_mux_data_3_phi_phi_fu_1457_p4;
        data_40_rewind_reg_847 <= ap_phi_mux_data_40_phi_phi_fu_1493_p4;
        data_41_rewind_reg_903 <= ap_phi_mux_data_41_phi_phi_fu_1541_p4;
        data_42_rewind_reg_917 <= ap_phi_mux_data_42_phi_phi_fu_1553_p4;
        data_4_rewind_reg_791 <= ap_phi_mux_data_4_phi_phi_fu_1445_p4;
        data_5_rewind_reg_777 <= ap_phi_mux_data_5_phi_phi_fu_1433_p4;
        data_6_rewind_reg_763 <= ap_phi_mux_data_6_phi_phi_fu_1421_p4;
        data_7_rewind_reg_889 <= ap_phi_mux_data_7_phi_phi_fu_1529_p4;
        data_8_rewind_reg_875 <= ap_phi_mux_data_8_phi_phi_fu_1517_p4;
        data_9_rewind_reg_861 <= ap_phi_mux_data_9_phi_phi_fu_1505_p4;
        p_rewind_reg_931 <= ap_phi_mux_p_phi_phi_fu_1565_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln124_reg_2470 <= icmp_ln124_fu_1585_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_2465 <= ir_fu_1579_p2;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_10_phi_phi_fu_1409_p4 = data_10_rewind_reg_749;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_10_phi_phi_fu_1409_p4 = {{layer12_out_dout[191:176]}};
    end else begin
        ap_phi_mux_data_10_phi_phi_fu_1409_p4 = ap_phi_reg_pp0_iter1_data_10_phi_reg_1405;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_11_phi_phi_fu_1397_p4 = data_11_rewind_reg_735;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_11_phi_phi_fu_1397_p4 = {{layer12_out_dout[207:192]}};
    end else begin
        ap_phi_mux_data_11_phi_phi_fu_1397_p4 = ap_phi_reg_pp0_iter1_data_11_phi_reg_1393;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_12_phi_phi_fu_1385_p4 = data_12_rewind_reg_721;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_12_phi_phi_fu_1385_p4 = {{layer12_out_dout[223:208]}};
    end else begin
        ap_phi_mux_data_12_phi_phi_fu_1385_p4 = ap_phi_reg_pp0_iter1_data_12_phi_reg_1381;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_13_phi_phi_fu_1373_p4 = data_13_rewind_reg_707;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_13_phi_phi_fu_1373_p4 = {{layer12_out_dout[239:224]}};
    end else begin
        ap_phi_mux_data_13_phi_phi_fu_1373_p4 = ap_phi_reg_pp0_iter1_data_13_phi_reg_1369;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_14_phi_phi_fu_1361_p4 = data_14_rewind_reg_693;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_14_phi_phi_fu_1361_p4 = {{layer12_out_dout[255:240]}};
    end else begin
        ap_phi_mux_data_14_phi_phi_fu_1361_p4 = ap_phi_reg_pp0_iter1_data_14_phi_reg_1357;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_15_phi_phi_fu_1349_p4 = data_15_rewind_reg_679;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_15_phi_phi_fu_1349_p4 = {{layer12_out_dout[271:256]}};
    end else begin
        ap_phi_mux_data_15_phi_phi_fu_1349_p4 = ap_phi_reg_pp0_iter1_data_15_phi_reg_1345;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_16_phi_phi_fu_1337_p4 = data_16_rewind_reg_665;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_16_phi_phi_fu_1337_p4 = {{layer12_out_dout[287:272]}};
    end else begin
        ap_phi_mux_data_16_phi_phi_fu_1337_p4 = ap_phi_reg_pp0_iter1_data_16_phi_reg_1333;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_17_phi_phi_fu_1325_p4 = data_17_rewind_reg_651;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_17_phi_phi_fu_1325_p4 = {{layer12_out_dout[303:288]}};
    end else begin
        ap_phi_mux_data_17_phi_phi_fu_1325_p4 = ap_phi_reg_pp0_iter1_data_17_phi_reg_1321;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_18_phi_phi_fu_1313_p4 = data_18_rewind_reg_637;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_18_phi_phi_fu_1313_p4 = {{layer12_out_dout[319:304]}};
    end else begin
        ap_phi_mux_data_18_phi_phi_fu_1313_p4 = ap_phi_reg_pp0_iter1_data_18_phi_reg_1309;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_19_phi_phi_fu_1301_p4 = data_19_rewind_reg_623;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_19_phi_phi_fu_1301_p4 = {{layer12_out_dout[335:320]}};
    end else begin
        ap_phi_mux_data_19_phi_phi_fu_1301_p4 = ap_phi_reg_pp0_iter1_data_19_phi_reg_1297;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_1_phi_phi_fu_1481_p4 = data_1_rewind_reg_833;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_1_phi_phi_fu_1481_p4 = {{layer12_out_dout[95:80]}};
    end else begin
        ap_phi_mux_data_1_phi_phi_fu_1481_p4 = ap_phi_reg_pp0_iter1_data_1_phi_reg_1477;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_20_phi_phi_fu_1289_p4 = data_20_rewind_reg_609;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_20_phi_phi_fu_1289_p4 = {{layer12_out_dout[351:336]}};
    end else begin
        ap_phi_mux_data_20_phi_phi_fu_1289_p4 = ap_phi_reg_pp0_iter1_data_20_phi_reg_1285;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_21_phi_phi_fu_1277_p4 = data_21_rewind_reg_595;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_21_phi_phi_fu_1277_p4 = {{layer12_out_dout[367:352]}};
    end else begin
        ap_phi_mux_data_21_phi_phi_fu_1277_p4 = ap_phi_reg_pp0_iter1_data_21_phi_reg_1273;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_22_phi_phi_fu_1265_p4 = data_22_rewind_reg_581;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_22_phi_phi_fu_1265_p4 = {{layer12_out_dout[383:368]}};
    end else begin
        ap_phi_mux_data_22_phi_phi_fu_1265_p4 = ap_phi_reg_pp0_iter1_data_22_phi_reg_1261;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_23_phi_phi_fu_1253_p4 = data_23_rewind_reg_567;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_23_phi_phi_fu_1253_p4 = {{layer12_out_dout[399:384]}};
    end else begin
        ap_phi_mux_data_23_phi_phi_fu_1253_p4 = ap_phi_reg_pp0_iter1_data_23_phi_reg_1249;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_24_phi_phi_fu_1241_p4 = data_24_rewind_reg_553;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_24_phi_phi_fu_1241_p4 = {{layer12_out_dout[415:400]}};
    end else begin
        ap_phi_mux_data_24_phi_phi_fu_1241_p4 = ap_phi_reg_pp0_iter1_data_24_phi_reg_1237;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_25_phi_phi_fu_1229_p4 = data_25_rewind_reg_539;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_25_phi_phi_fu_1229_p4 = {{layer12_out_dout[431:416]}};
    end else begin
        ap_phi_mux_data_25_phi_phi_fu_1229_p4 = ap_phi_reg_pp0_iter1_data_25_phi_reg_1225;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_26_phi_phi_fu_1217_p4 = data_26_rewind_reg_525;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_26_phi_phi_fu_1217_p4 = {{layer12_out_dout[447:432]}};
    end else begin
        ap_phi_mux_data_26_phi_phi_fu_1217_p4 = ap_phi_reg_pp0_iter1_data_26_phi_reg_1213;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_27_phi_phi_fu_1205_p4 = data_27_rewind_reg_511;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_27_phi_phi_fu_1205_p4 = {{layer12_out_dout[463:448]}};
    end else begin
        ap_phi_mux_data_27_phi_phi_fu_1205_p4 = ap_phi_reg_pp0_iter1_data_27_phi_reg_1201;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_28_phi_phi_fu_1193_p4 = data_28_rewind_reg_497;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_28_phi_phi_fu_1193_p4 = {{layer12_out_dout[479:464]}};
    end else begin
        ap_phi_mux_data_28_phi_phi_fu_1193_p4 = ap_phi_reg_pp0_iter1_data_28_phi_reg_1189;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_29_phi_phi_fu_1181_p4 = data_29_rewind_reg_483;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_29_phi_phi_fu_1181_p4 = {{layer12_out_dout[495:480]}};
    end else begin
        ap_phi_mux_data_29_phi_phi_fu_1181_p4 = ap_phi_reg_pp0_iter1_data_29_phi_reg_1177;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_2_phi_phi_fu_1469_p4 = data_2_rewind_reg_819;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_2_phi_phi_fu_1469_p4 = {{layer12_out_dout[111:96]}};
    end else begin
        ap_phi_mux_data_2_phi_phi_fu_1469_p4 = ap_phi_reg_pp0_iter1_data_2_phi_reg_1465;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_30_phi_phi_fu_1169_p4 = data_30_rewind_reg_469;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_30_phi_phi_fu_1169_p4 = {{layer12_out_dout[511:496]}};
    end else begin
        ap_phi_mux_data_30_phi_phi_fu_1169_p4 = ap_phi_reg_pp0_iter1_data_30_phi_reg_1165;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_31_phi_phi_fu_1157_p4 = data_31_rewind_reg_455;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_31_phi_phi_fu_1157_p4 = {{layer12_out_dout[527:512]}};
    end else begin
        ap_phi_mux_data_31_phi_phi_fu_1157_p4 = ap_phi_reg_pp0_iter1_data_31_phi_reg_1153;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_32_phi_phi_fu_1145_p4 = data_32_rewind_reg_441;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_32_phi_phi_fu_1145_p4 = {{layer12_out_dout[543:528]}};
    end else begin
        ap_phi_mux_data_32_phi_phi_fu_1145_p4 = ap_phi_reg_pp0_iter1_data_32_phi_reg_1141;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_33_phi_phi_fu_1133_p4 = data_33_rewind_reg_427;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_33_phi_phi_fu_1133_p4 = {{layer12_out_dout[559:544]}};
    end else begin
        ap_phi_mux_data_33_phi_phi_fu_1133_p4 = ap_phi_reg_pp0_iter1_data_33_phi_reg_1129;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_34_phi_phi_fu_1121_p4 = data_34_rewind_reg_413;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_34_phi_phi_fu_1121_p4 = {{layer12_out_dout[575:560]}};
    end else begin
        ap_phi_mux_data_34_phi_phi_fu_1121_p4 = ap_phi_reg_pp0_iter1_data_34_phi_reg_1117;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_35_phi_phi_fu_1109_p4 = data_35_rewind_reg_399;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_35_phi_phi_fu_1109_p4 = {{layer12_out_dout[591:576]}};
    end else begin
        ap_phi_mux_data_35_phi_phi_fu_1109_p4 = ap_phi_reg_pp0_iter1_data_35_phi_reg_1105;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_36_phi_phi_fu_1097_p4 = data_36_rewind_reg_385;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_36_phi_phi_fu_1097_p4 = {{layer12_out_dout[607:592]}};
    end else begin
        ap_phi_mux_data_36_phi_phi_fu_1097_p4 = ap_phi_reg_pp0_iter1_data_36_phi_reg_1093;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_37_phi_phi_fu_1085_p4 = data_37_rewind_reg_371;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_37_phi_phi_fu_1085_p4 = {{layer12_out_dout[623:608]}};
    end else begin
        ap_phi_mux_data_37_phi_phi_fu_1085_p4 = ap_phi_reg_pp0_iter1_data_37_phi_reg_1081;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_38_phi_phi_fu_1073_p4 = data_38_rewind_reg_357;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_38_phi_phi_fu_1073_p4 = {{layer12_out_dout[639:624]}};
    end else begin
        ap_phi_mux_data_38_phi_phi_fu_1073_p4 = ap_phi_reg_pp0_iter1_data_38_phi_reg_1069;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_39_phi_phi_fu_1061_p4 = data_39_rewind_reg_343;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_39_phi_phi_fu_1061_p4 = {{layer12_out_dout[655:640]}};
    end else begin
        ap_phi_mux_data_39_phi_phi_fu_1061_p4 = ap_phi_reg_pp0_iter1_data_39_phi_reg_1057;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_3_phi_phi_fu_1457_p4 = data_3_rewind_reg_805;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_3_phi_phi_fu_1457_p4 = {{layer12_out_dout[127:112]}};
    end else begin
        ap_phi_mux_data_3_phi_phi_fu_1457_p4 = ap_phi_reg_pp0_iter1_data_3_phi_reg_1453;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_40_phi_phi_fu_1493_p4 = data_40_rewind_reg_847;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_40_phi_phi_fu_1493_p4 = {{layer12_out_dout[79:64]}};
    end else begin
        ap_phi_mux_data_40_phi_phi_fu_1493_p4 = ap_phi_reg_pp0_iter1_data_40_phi_reg_1489;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_41_phi_phi_fu_1541_p4 = data_41_rewind_reg_903;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_41_phi_phi_fu_1541_p4 = {{layer12_out_dout[687:672]}};
    end else begin
        ap_phi_mux_data_41_phi_phi_fu_1541_p4 = ap_phi_reg_pp0_iter1_data_41_phi_reg_1537;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_42_phi_phi_fu_1553_p4 = data_42_rewind_reg_917;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_42_phi_phi_fu_1553_p4 = {{layer12_out_dout[671:656]}};
    end else begin
        ap_phi_mux_data_42_phi_phi_fu_1553_p4 = ap_phi_reg_pp0_iter1_data_42_phi_reg_1549;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_4_phi_phi_fu_1445_p4 = data_4_rewind_reg_791;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_4_phi_phi_fu_1445_p4 = {{layer12_out_dout[143:128]}};
    end else begin
        ap_phi_mux_data_4_phi_phi_fu_1445_p4 = ap_phi_reg_pp0_iter1_data_4_phi_reg_1441;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_5_phi_phi_fu_1433_p4 = data_5_rewind_reg_777;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_5_phi_phi_fu_1433_p4 = {{layer12_out_dout[159:144]}};
    end else begin
        ap_phi_mux_data_5_phi_phi_fu_1433_p4 = ap_phi_reg_pp0_iter1_data_5_phi_reg_1429;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_6_phi_phi_fu_1421_p4 = data_6_rewind_reg_763;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_6_phi_phi_fu_1421_p4 = {{layer12_out_dout[175:160]}};
    end else begin
        ap_phi_mux_data_6_phi_phi_fu_1421_p4 = ap_phi_reg_pp0_iter1_data_6_phi_reg_1417;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_7_phi_phi_fu_1529_p4 = data_7_rewind_reg_889;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_7_phi_phi_fu_1529_p4 = {{layer12_out_dout[31:16]}};
    end else begin
        ap_phi_mux_data_7_phi_phi_fu_1529_p4 = ap_phi_reg_pp0_iter1_data_7_phi_reg_1525;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_8_phi_phi_fu_1517_p4 = data_8_rewind_reg_875;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_8_phi_phi_fu_1517_p4 = {{layer12_out_dout[47:32]}};
    end else begin
        ap_phi_mux_data_8_phi_phi_fu_1517_p4 = ap_phi_reg_pp0_iter1_data_8_phi_reg_1513;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_data_9_phi_phi_fu_1505_p4 = data_9_rewind_reg_861;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_data_9_phi_phi_fu_1505_p4 = {{layer12_out_dout[63:48]}};
    end else begin
        ap_phi_mux_data_9_phi_phi_fu_1505_p4 = ap_phi_reg_pp0_iter1_data_9_phi_reg_1501;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_102)) begin
        if ((icmp_ln124_reg_2470 == 1'd1)) begin
            ap_phi_mux_ir23_phi_fu_333_p6 = 9'd0;
        end else if ((icmp_ln124_reg_2470 == 1'd0)) begin
            ap_phi_mux_ir23_phi_fu_333_p6 = ir_reg_2465;
        end else begin
            ap_phi_mux_ir23_phi_fu_333_p6 = ir23_reg_329;
        end
    end else begin
        ap_phi_mux_ir23_phi_fu_333_p6 = ir23_reg_329;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_317_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_1565_p4 = p_rewind_reg_931;
    end else if ((do_init_reg_313 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_1565_p4 = data_fu_1591_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_1565_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_1561;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_1585_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (do_init_reg_313 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_blk_n = layer12_out_empty_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (do_init_reg_313 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_read = 1'b1;
    end else begin
        layer12_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer13_out_blk_n = layer13_out_full_n;
    end else begin
        layer13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_2470 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer13_out_write = 1'b1;
    end else begin
        layer13_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w13_ce0 = 1'b1;
    end else begin
        w13_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_29_fu_2286_p3 = ((or_ln133_17_fu_2280_p2[0:0] == 1'b1) ? acc_3010_reg_1043 : 15'd0);

assign acc_30_fu_2294_p2 = ($signed(trunc_ln_fu_2164_p4) + $signed(tmp_s_fu_2174_p9));

assign acc_31_fu_2364_p3 = ((icmp_ln133_10_fu_2214_p2[0:0] == 1'b1) ? acc_30_fu_2294_p2 : acc_2520_reg_973);

assign acc_32_fu_2356_p3 = ((icmp_ln133_11_fu_2220_p2[0:0] == 1'b1) ? acc_30_fu_2294_p2 : acc_2618_reg_987);

assign acc_33_fu_2348_p3 = ((icmp_ln133_12_fu_2226_p2[0:0] == 1'b1) ? acc_30_fu_2294_p2 : acc_2716_reg_1001);

assign acc_34_fu_2340_p3 = ((icmp_ln133_13_fu_2232_p2[0:0] == 1'b1) ? acc_30_fu_2294_p2 : acc_2814_reg_1015);

assign acc_35_fu_2332_p3 = ((icmp_ln133_14_fu_2238_p2[0:0] == 1'b1) ? acc_30_fu_2294_p2 : acc_2912_reg_1029);

assign acc_36_fu_2324_p3 = ((or_ln133_21_fu_2318_p2[0:0] == 1'b1) ? acc_29_fu_2286_p3 : acc_30_fu_2294_p2);

assign acc_fu_2372_p3 = ((icmp_ln133_fu_2208_p2[0:0] == 1'b1) ? acc_30_fu_2294_p2 : acc22_reg_959);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln124_reg_2470 == 1'd1) & (layer13_out_full_n == 1'b0)) | ((do_init_reg_313 == 1'd1) & (layer12_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln124_reg_2470 == 1'd1) & (layer13_out_full_n == 1'b0)) | ((do_init_reg_313 == 1'd1) & (layer12_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln124_reg_2470 == 1'd1) & (layer13_out_full_n == 1'b0)) | ((do_init_reg_313 == 1'd1) & (layer12_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((icmp_ln124_reg_2470 == 1'd1) & (layer13_out_full_n == 1'b0)) | ((do_init_reg_313 == 1'd1) & (layer12_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_102 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = real_start;

assign ap_phi_mux_do_init_phi_fu_317_p6 = do_init_reg_313;

assign ap_phi_reg_pp0_iter1_data_10_phi_reg_1405 = 'bx;

assign ap_phi_reg_pp0_iter1_data_11_phi_reg_1393 = 'bx;

assign ap_phi_reg_pp0_iter1_data_12_phi_reg_1381 = 'bx;

assign ap_phi_reg_pp0_iter1_data_13_phi_reg_1369 = 'bx;

assign ap_phi_reg_pp0_iter1_data_14_phi_reg_1357 = 'bx;

assign ap_phi_reg_pp0_iter1_data_15_phi_reg_1345 = 'bx;

assign ap_phi_reg_pp0_iter1_data_16_phi_reg_1333 = 'bx;

assign ap_phi_reg_pp0_iter1_data_17_phi_reg_1321 = 'bx;

assign ap_phi_reg_pp0_iter1_data_18_phi_reg_1309 = 'bx;

assign ap_phi_reg_pp0_iter1_data_19_phi_reg_1297 = 'bx;

assign ap_phi_reg_pp0_iter1_data_1_phi_reg_1477 = 'bx;

assign ap_phi_reg_pp0_iter1_data_20_phi_reg_1285 = 'bx;

assign ap_phi_reg_pp0_iter1_data_21_phi_reg_1273 = 'bx;

assign ap_phi_reg_pp0_iter1_data_22_phi_reg_1261 = 'bx;

assign ap_phi_reg_pp0_iter1_data_23_phi_reg_1249 = 'bx;

assign ap_phi_reg_pp0_iter1_data_24_phi_reg_1237 = 'bx;

assign ap_phi_reg_pp0_iter1_data_25_phi_reg_1225 = 'bx;

assign ap_phi_reg_pp0_iter1_data_26_phi_reg_1213 = 'bx;

assign ap_phi_reg_pp0_iter1_data_27_phi_reg_1201 = 'bx;

assign ap_phi_reg_pp0_iter1_data_28_phi_reg_1189 = 'bx;

assign ap_phi_reg_pp0_iter1_data_29_phi_reg_1177 = 'bx;

assign ap_phi_reg_pp0_iter1_data_2_phi_reg_1465 = 'bx;

assign ap_phi_reg_pp0_iter1_data_30_phi_reg_1165 = 'bx;

assign ap_phi_reg_pp0_iter1_data_31_phi_reg_1153 = 'bx;

assign ap_phi_reg_pp0_iter1_data_32_phi_reg_1141 = 'bx;

assign ap_phi_reg_pp0_iter1_data_33_phi_reg_1129 = 'bx;

assign ap_phi_reg_pp0_iter1_data_34_phi_reg_1117 = 'bx;

assign ap_phi_reg_pp0_iter1_data_35_phi_reg_1105 = 'bx;

assign ap_phi_reg_pp0_iter1_data_36_phi_reg_1093 = 'bx;

assign ap_phi_reg_pp0_iter1_data_37_phi_reg_1081 = 'bx;

assign ap_phi_reg_pp0_iter1_data_38_phi_reg_1069 = 'bx;

assign ap_phi_reg_pp0_iter1_data_39_phi_reg_1057 = 'bx;

assign ap_phi_reg_pp0_iter1_data_3_phi_reg_1453 = 'bx;

assign ap_phi_reg_pp0_iter1_data_40_phi_reg_1489 = 'bx;

assign ap_phi_reg_pp0_iter1_data_41_phi_reg_1537 = 'bx;

assign ap_phi_reg_pp0_iter1_data_42_phi_reg_1549 = 'bx;

assign ap_phi_reg_pp0_iter1_data_4_phi_reg_1441 = 'bx;

assign ap_phi_reg_pp0_iter1_data_5_phi_reg_1429 = 'bx;

assign ap_phi_reg_pp0_iter1_data_6_phi_reg_1417 = 'bx;

assign ap_phi_reg_pp0_iter1_data_7_phi_reg_1525 = 'bx;

assign ap_phi_reg_pp0_iter1_data_8_phi_reg_1513 = 'bx;

assign ap_phi_reg_pp0_iter1_data_9_phi_reg_1501 = 'bx;

assign ap_phi_reg_pp0_iter1_p_phi_reg_1561 = 'bx;

assign ap_ready = internal_ap_ready;

assign data_fu_1591_p1 = layer12_out_dout[15:0];

assign icmp_ln124_fu_1585_p2 = ((ap_phi_mux_ir23_phi_fu_333_p6 == 9'd300) ? 1'b1 : 1'b0);

assign icmp_ln133_10_fu_2214_p2 = ((outidx_q0 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln133_11_fu_2220_p2 = ((outidx_q0 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln133_12_fu_2226_p2 = ((outidx_q0 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln133_13_fu_2232_p2 = ((outidx_q0 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln133_14_fu_2238_p2 = ((outidx_q0 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln133_15_fu_2244_p2 = ((sext_ln133_3_fu_2198_p1 != sub_ln133_fu_2202_p2) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_2208_p2 = ((outidx_q0 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_2386_p2 = ((in_index_3_fu_2380_p2 > 6'd42) ? 1'b1 : 1'b0);

assign in_index_3_fu_2380_p2 = (in_index24_reg_945 + 6'd1);

assign in_index_fu_2392_p3 = ((icmp_ln141_fu_2386_p2[0:0] == 1'b1) ? 6'd0 : in_index_3_fu_2380_p2);

assign ir_fu_1579_p2 = (ap_phi_mux_ir23_phi_fu_333_p6 + 9'd1);

assign layer13_out_din = $signed(tmp_9_fu_2432_p7);

assign or_ln133_13_fu_2256_p2 = (or_ln133_fu_2250_p2 | icmp_ln133_fu_2208_p2);

assign or_ln133_14_fu_2262_p2 = (icmp_ln133_12_fu_2226_p2 | icmp_ln133_11_fu_2220_p2);

assign or_ln133_15_fu_2268_p2 = (icmp_ln133_14_fu_2238_p2 | icmp_ln133_13_fu_2232_p2);

assign or_ln133_16_fu_2274_p2 = (or_ln133_15_fu_2268_p2 | or_ln133_14_fu_2262_p2);

assign or_ln133_17_fu_2280_p2 = (or_ln133_16_fu_2274_p2 | or_ln133_13_fu_2256_p2);

assign or_ln133_18_fu_2300_p2 = (icmp_ln133_11_fu_2220_p2 | icmp_ln133_10_fu_2214_p2);

assign or_ln133_19_fu_2306_p2 = (or_ln133_18_fu_2300_p2 | icmp_ln133_fu_2208_p2);

assign or_ln133_20_fu_2312_p2 = (or_ln133_15_fu_2268_p2 | icmp_ln133_12_fu_2226_p2);

assign or_ln133_21_fu_2318_p2 = (or_ln133_20_fu_2312_p2 | or_ln133_19_fu_2306_p2);

assign or_ln133_fu_2250_p2 = (icmp_ln133_15_fu_2244_p2 | icmp_ln133_10_fu_2214_p2);

assign outidx_address0 = zext_ln124_fu_1573_p1;

assign sext_ln111_fu_2400_p1 = acc_fu_2372_p3;

assign sext_ln133_3_fu_2198_p1 = trunc_ln_fu_2164_p4;

assign sext_ln133_fu_2194_p1 = tmp_s_fu_2174_p9;

assign sext_ln77_1_fu_2416_p1 = $signed(tmp_fu_2408_p3);

assign sext_ln77_2_fu_2420_p1 = acc_33_fu_2348_p3;

assign sext_ln77_3_fu_2424_p1 = acc_34_fu_2340_p3;

assign sext_ln77_4_fu_2428_p1 = acc_35_fu_2332_p3;

assign sext_ln77_fu_2404_p1 = acc_31_fu_2364_p3;

assign start_out = real_start;

assign sub_ln133_fu_2202_p2 = ($signed(16'd0) - $signed(sext_ln133_fu_2194_p1));

assign tmp_9_fu_2432_p7 = {{{{{{acc_36_fu_2324_p3}, {sext_ln77_4_fu_2428_p1}}, {sext_ln77_3_fu_2424_p1}}, {sext_ln77_2_fu_2420_p1}}, {sext_ln77_1_fu_2416_p1}}, {sext_ln111_fu_2400_p1}};

assign tmp_fu_2408_p3 = {{acc_32_fu_2356_p3}, {sext_ln77_fu_2404_p1}};

assign trunc_ln_fu_2164_p4 = {{mul_ln133_fu_2158_p2[21:7]}};

assign w13_address0 = zext_ln124_fu_1573_p1;

assign zext_ln124_fu_1573_p1 = ap_phi_mux_ir23_phi_fu_333_p6;

endmodule //myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s
