{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 02:47:24 2014 " "Info: Processing started: Thu Apr 10 02:47:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_utc_to_mtc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_utc_to_mtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_UTC_to_MTC-behaviour " "Info: Found design unit 1: g01_UTC_to_MTC-behaviour" {  } { { "g01_UTC_to_MTC.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_UTC_to_MTC.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_UTC_to_MTC " "Info: Found entity 1: g01_UTC_to_MTC" {  } { { "g01_UTC_to_MTC.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_UTC_to_MTC.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_to_local.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_to_local.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_to_local-behaviour " "Info: Found design unit 1: g01_to_local-behaviour" {  } { { "g01_to_local.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_to_local.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_to_local " "Info: Found entity 1: g01_to_local" {  } { { "g01_to_local.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_to_local.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_hms_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_hms_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_HMS_Counter-behaviour " "Info: Found design unit 1: g01_HMS_Counter-behaviour" {  } { { "g01_HMS_Counter.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_HMS_Counter " "Info: Found entity 1: g01_HMS_Counter" {  } { { "g01_HMS_Counter.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_HMS_Counter.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_7_segment_decoder-decode " "Info: Found design unit 1: g01_7_segment_decoder-decode" {  } { { "g01_7_segment_decoder.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_7_segment_decoder.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_7_segment_decoder " "Info: Found entity 1: g01_7_segment_decoder" {  } { { "g01_7_segment_decoder.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_7_segment_decoder.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_Basic_Timer-behaviour " "Info: Found design unit 1: g01_Basic_Timer-behaviour" {  } { { "g01_Basic_Timer.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Basic_Timer.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_Basic_Timer " "Info: Found entity 1: g01_Basic_Timer" {  } { { "g01_Basic_Timer.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Basic_Timer.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_earth_mars_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_earth_mars_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_Earth_Mars_Timer-behaviour " "Info: Found design unit 1: g01_Earth_Mars_Timer-behaviour" {  } { { "g01_Earth_Mars_Timer.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Earth_Mars_Timer.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_Earth_Mars_Timer " "Info: Found entity 1: g01_Earth_Mars_Timer" {  } { { "g01_Earth_Mars_Timer.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Earth_Mars_Timer.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_mars_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_mars_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_Mars_Clock_System-behaviour " "Info: Found design unit 1: g01_Mars_Clock_System-behaviour" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_Mars_Clock_System " "Info: Found entity 1: g01_Mars_Clock_System" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_to_utc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_to_utc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_to_UTC-behaviour " "Info: Found design unit 1: g01_to_UTC-behaviour" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_to_UTC.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_to_UTC " "Info: Found entity 1: g01_to_UTC" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_to_UTC.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_YMD_Counter-behaviour " "Info: Found design unit 1: g01_YMD_Counter-behaviour" {  } { { "g01_YMD_Counter.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_YMD_Counter.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_YMD_Counter " "Info: Found entity 1: g01_YMD_Counter" {  } { { "g01_YMD_Counter.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_YMD_Counter.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g01_Mars_Clock_System " "Info: Elaborating entity \"g01_Mars_Clock_System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "E_DST g01_Mars_Clock.vhd(159) " "Warning (10540): VHDL Signal Declaration warning at g01_Mars_Clock.vhd(159): used explicit default value for signal \"E_DST\" because signal was never assigned a value" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 159 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_Year_set g01_Mars_Clock.vhd(304) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(304): signal \"E_Year_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_Year_set g01_Mars_Clock.vhd(306) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(306): signal \"E_Year_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_Month_set g01_Mars_Clock.vhd(308) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(308): signal \"E_Month_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_Day_set g01_Mars_Clock.vhd(310) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(310): signal \"E_Day_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd_in g01_Mars_Clock.vhd(242) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(242): inferring latch(es) for signal or variable \"bcd_in\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_timezone g01_Mars_Clock.vhd(320) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(320): inferring latch(es) for signal or variable \"E_timezone\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M_timezone g01_Mars_Clock.vhd(320) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(320): inferring latch(es) for signal or variable \"M_timezone\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Hour_set g01_Mars_Clock.vhd(320) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(320): inferring latch(es) for signal or variable \"E_Hour_set\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Minute_set g01_Mars_Clock.vhd(320) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(320): inferring latch(es) for signal or variable \"E_Minute_set\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Second_set g01_Mars_Clock.vhd(320) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(320): inferring latch(es) for signal or variable \"E_Second_set\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Year_set g01_Mars_Clock.vhd(320) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(320): inferring latch(es) for signal or variable \"E_Year_set\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Month_set g01_Mars_Clock.vhd(320) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(320): inferring latch(es) for signal or variable \"E_Month_set\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Day_set g01_Mars_Clock.vhd(320) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(320): inferring latch(es) for signal or variable \"E_Day_set\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "convert_clr g01_Mars_Clock.vhd(378) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): signal \"convert_clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_load g01_Mars_Clock.vhd(387) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(387): signal \"M_load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "convert_clr g01_Mars_Clock.vhd(374) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(374): inferring latch(es) for signal or variable \"convert_clr\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledsRed\[8..0\] g01_Mars_Clock.vhd(21) " "Warning (10873): Using initial value X (don't care) for net \"ledsRed\[8..0\]\" at g01_Mars_Clock.vhd(21)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledsGreen\[7..4\] g01_Mars_Clock.vhd(22) " "Warning (10873): Using initial value X (don't care) for net \"ledsGreen\[7..4\]\" at g01_Mars_Clock.vhd(22)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "M_load g01_Mars_Clock.vhd(387) " "Error (10820): Netlist error at g01_Mars_Clock.vhd(387): can't infer register for M_load because its behavior depends on the edges of multiple distinct clocks" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 387 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_load g01_Mars_Clock.vhd(374) " "Info (10041): Inferred latch for \"M_load\" at g01_Mars_Clock.vhd(374)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "convert_en g01_Mars_Clock.vhd(387) " "Error (10818): Can't infer register for \"convert_en\" at g01_Mars_Clock.vhd(387) because it does not hold its value outside the clock edge" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 387 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert_en g01_Mars_Clock.vhd(374) " "Info (10041): Inferred latch for \"convert_en\" at g01_Mars_Clock.vhd(374)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "convert_clr g01_Mars_Clock.vhd(374) " "Info (10041): Inferred latch for \"convert_clr\" at g01_Mars_Clock.vhd(374)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set\[0\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Day_set\[0\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set\[1\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Day_set\[1\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set\[2\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Day_set\[2\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set\[3\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Day_set\[3\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set\[4\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Day_set\[4\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Month_set\[0\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Month_set\[0\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Month_set\[1\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Month_set\[1\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Month_set\[2\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Month_set\[2\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Month_set\[3\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Month_set\[3\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[0\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[0\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[1\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[1\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[2\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[2\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[3\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[3\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[4\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[4\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[5\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[5\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[6\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[6\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[7\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[7\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[8\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[8\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[9\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[9\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[10\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[10\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set\[11\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Year_set\[11\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set\[0\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Second_set\[0\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set\[1\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Second_set\[1\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set\[2\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Second_set\[2\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set\[3\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Second_set\[3\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set\[4\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Second_set\[4\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set\[5\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Second_set\[5\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set\[0\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Minute_set\[0\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set\[1\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Minute_set\[1\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set\[2\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Minute_set\[2\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set\[3\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Minute_set\[3\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set\[4\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Minute_set\[4\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set\[5\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Minute_set\[5\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set\[0\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Hour_set\[0\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set\[1\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Hour_set\[1\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set\[2\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Hour_set\[2\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set\[3\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Hour_set\[3\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set\[4\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_Hour_set\[4\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[0\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"M_timezone\[0\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[1\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"M_timezone\[1\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[2\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"M_timezone\[2\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[3\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"M_timezone\[3\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[4\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"M_timezone\[4\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[0\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_timezone\[0\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[1\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_timezone\[1\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[2\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_timezone\[2\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[3\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_timezone\[3\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[4\] g01_Mars_Clock.vhd(320) " "Info (10041): Inferred latch for \"E_timezone\[4\]\" at g01_Mars_Clock.vhd(320)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[0\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[0\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[1\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[1\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[2\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[2\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[3\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[3\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[4\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[4\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[5\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[5\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[6\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[6\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[7\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[7\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[8\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[8\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[9\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[9\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[10\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[10\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[11\] g01_Mars_Clock.vhd(245) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[11\]\" at g01_Mars_Clock.vhd(245)" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "g01_Mars_Clock.vhd(383) " "Error (10822): HDL error at g01_Mars_Clock.vhd(383): couldn't implement registers for assignments on this clock edge" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 383 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "g01_Mars_Clock.vhd(387) " "Error (10822): HDL error at g01_Mars_Clock.vhd(387): couldn't implement registers for assignments on this clock edge" {  } { { "g01_Mars_Clock.vhd" "" { Text "C:/Users/mcarru/DSDLabs/Lab5/g01_Mars_Clock.vhd" 387 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 19 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Error: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 10 02:47:25 2014 " "Error: Processing ended: Thu Apr 10 02:47:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 19 s " "Error: Quartus II Full Compilation was unsuccessful. 7 errors, 19 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
