`begin_keywords "1800-2012"
module ixc_rec_ts ( recTs, ecmTs, tbSync, recAck );
input wire logic recTs ;
output bit [39 : 0] ecmTs ;
output bit tbSync ;
output bit recAck ;
endmodule
`end_keywords
/**portGenericDumpBegin recTs ecmTs tbSync recAck portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
