INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'BlockRam' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'BlockRam'...
WARNING:sim - A core named 'BlockRam' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'BlockRam'...
Delivering associated files for 'BlockRam'...
WARNING:sim - Component blk_mem_gen_v7_1 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'BlockRam'...
Generating implementation netlist for 'BlockRam'...
INFO:sim - Pre-processing HDL files for 'BlockRam'...
Running synthesis for 'BlockRam'
Running ngcbuild...
Writing VEO instantiation template for 'BlockRam'...
Writing Verilog behavioral simulation model for 'BlockRam'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'BlockRam'...
Generating metadata file...
Generating ISE project...
XCO file found: BlockRam.xco
XMDF file found: BlockRam_xmdf.tcl
Adding X:/0_xlinx_ISE/ANC_Top_2.0/ipcore_dir/tmp/_cg/BlockRam.asy -view all
-origin_type imported
Adding X:/0_xlinx_ISE/ANC_Top_2.0/ipcore_dir/tmp/_cg/BlockRam.ngc -view all
-origin_type created
Checking file "X:/0_xlinx_ISE/ANC_Top_2.0/ipcore_dir/tmp/_cg/BlockRam.ngc" for
project device match ...
File "X:/0_xlinx_ISE/ANC_Top_2.0/ipcore_dir/tmp/_cg/BlockRam.ngc" device
information matches project device.
Adding X:/0_xlinx_ISE/ANC_Top_2.0/ipcore_dir/tmp/_cg/BlockRam.sym -view all
-origin_type imported
Adding X:/0_xlinx_ISE/ANC_Top_2.0/ipcore_dir/tmp/_cg/BlockRam.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "X:/0_xlinx_ISE/ANC_Top_2.0/ipcore_dir/tmp/_cg/BlockRam.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding X:/0_xlinx_ISE/ANC_Top_2.0/ipcore_dir/tmp/_cg/BlockRam.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/BlockRam"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'BlockRam'.
