INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 15:27:42 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.396ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/conflictPReg_8_15_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/dataQ_8_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.093ns (18.516%)  route 4.810ns (81.484%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3349, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/conflictPReg_8_15_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_A/loadQ/conflictPReg_8_15_reg/Q
                         net (fo=9, unplaced)         0.573     1.454    c_LSQ_A/loadQ/conflictPReg_8_15
                         LUT4 (Prop_lut4_I1_O)        0.153     1.607 f  c_LSQ_A/loadQ/dataQ_8[31]_i_9/O
                         net (fo=7, unplaced)         0.375     1.982    c_LSQ_A/loadQ/dataQ_8[31]_i_9_n_0
                         LUT5 (Prop_lut5_I1_O)        0.053     2.035 r  c_LSQ_A/loadQ/dataQ_8[31]_i_4/O
                         net (fo=44, unplaced)        0.419     2.454    c_LSQ_A/loadQ/dataQ_8[31]_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.507 r  c_LSQ_A/loadQ/dataQ_8[31]_i_27/O
                         net (fo=1, unplaced)         0.340     2.847    c_LSQ_A/loadQ/dataQ_8[31]_i_27_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.900 f  c_LSQ_A/loadQ/dataQ_8[31]_i_21/O
                         net (fo=143, unplaced)       0.449     3.349    c_LSQ_A/loadQ/dataQ_8[31]_i_21_n_0
                         LUT2 (Prop_lut2_I1_O)        0.053     3.402 r  c_LSQ_A/loadQ/dataQ_8[31]_i_49/O
                         net (fo=2, unplaced)         0.351     3.753    c_LSQ_A/loadQ/dataQ_8[31]_i_49_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     3.806 r  c_LSQ_A/loadQ/dataQ_8[31]_i_34/O
                         net (fo=1, unplaced)         0.363     4.169    c_LSQ_A/loadQ/dataQ_8[31]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     4.476 r  c_LSQ_A/loadQ/dataQ_8_reg[31]_i_26/CO[3]
                         net (fo=1, unplaced)         0.518     4.994    c_LSQ_A/loadQ/_T_93011
                         LUT4 (Prop_lut4_I2_O)        0.053     5.047 f  c_LSQ_A/loadQ/dataQ_8[31]_i_15/O
                         net (fo=1, unplaced)         0.340     5.387    c_LSQ_A/loadQ/dataQ_8[31]_i_15_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.440 r  c_LSQ_A/loadQ/dataQ_8[31]_i_6/O
                         net (fo=36, unplaced)        0.414     5.854    c_LSQ_A/loadQ/bypassRequest_8
                         LUT4 (Prop_lut4_I3_O)        0.053     5.907 r  c_LSQ_A/loadQ/dataQ_8[31]_i_1__0/O
                         net (fo=32, unplaced)        0.668     6.575    c_LSQ_A/loadQ/dataQ_8[31]_i_1__0_n_0
                         FDRE                                         r  c_LSQ_A/loadQ/dataQ_8_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3349, unset)         0.638     4.638    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/dataQ_8_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.424     4.179    c_LSQ_A/loadQ/dataQ_8_reg[0]
  -------------------------------------------------------------------
                         required time                          4.179    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 -2.396    




report_timing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.863 ; gain = 0.000
