Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Feb 13 01:08:13 2025
| Host         : Wangs-Linux running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_gpu_timing_summary_routed.rpt -pb top_gpu_timing_summary_routed.pb -rpx top_gpu_timing_summary_routed.rpx -warn_on_violation
| Design       : top_gpu
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (2524)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2524)
---------------------------------
 There are 2524 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.621        0.000                      0                 4972        0.009        0.000                      0                 4972        3.000        0.000                       0                  2530  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_50_clk_wiz_0      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_50_clk_wiz_0_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_50_clk_wiz_0            9.621        0.000                      0                 4972        0.093        0.000                      0                 4972        9.500        0.000                       0                  2526  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_50_clk_wiz_0_1          9.623        0.000                      0                 4972        0.093        0.000                      0                 4972        9.500        0.000                       0                  2526  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50_clk_wiz_0_1  clk_50_clk_wiz_0          9.621        0.000                      0                 4972        0.009        0.000                      0                 4972  
clk_50_clk_wiz_0    clk_50_clk_wiz_0_1        9.621        0.000                      0                 4972        0.009        0.000                      0                 4972  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_50_clk_wiz_0                            
(none)                clk_50_clk_wiz_0_1                          
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_50_clk_wiz_0      
(none)                                      clk_50_clk_wiz_0_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[4]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[5]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[6]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[8]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[8]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 0.931ns (9.981%)  route 8.397ns (90.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 18.458 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.889     8.374    gpu/vs1/x_clip_v2
    SLICE_X57Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.453    18.458    gpu/vs1/clk_50
    SLICE_X57Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[2]/C
                         clock pessimism              0.484    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.451    gpu/vs1/x_clip_v2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.163ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 0.931ns (9.930%)  route 8.444ns (90.070%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.937     8.421    gpu/vs1/x_clip_v2
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.509    18.513    gpu/vs1/clk_50
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/C
                         clock pessimism              0.562    19.075    
                         clock uncertainty           -0.084    18.991    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.407    18.584    gpu/vs1/x_clip_v2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 10.163    

Slack (MET) :             10.163ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 0.931ns (9.930%)  route 8.444ns (90.070%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.937     8.421    gpu/vs1/x_clip_v2
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.509    18.513    gpu/vs1/clk_50
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[10]/C
                         clock pessimism              0.562    19.075    
                         clock uncertainty           -0.084    18.991    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.407    18.584    gpu/vs1/x_clip_v2_reg[10]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 10.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gpu/vs1/bar_iz_dy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar_iz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.279ns (59.398%)  route 0.191ns (40.602%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X46Y50         FDRE                                         r  gpu/vs1/bar_iz_dy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar_iz_dy_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.264    gpu/vs1/mul/bar_iz_reg[19][12]
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.219 r  gpu/vs1/mul/bar_iz[12]_i_9/O
                         net (fo=1, routed)           0.000    -0.219    gpu/vs1/mul/bar_iz[12]_i_9_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.149 r  gpu/vs1/mul/bar_iz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    gpu/vs1/mul_n_114
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.835    -0.855    gpu/vs1/clk_50
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[12]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.241    gpu/vs1/bar_iz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.331ns (70.606%)  route 0.138ns (29.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.149 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    gpu/vs1/mul_n_130
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[8]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    gpu/vs1/bar2_iy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.342ns (71.280%)  route 0.138ns (28.720%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.138 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.138    gpu/vs1/mul_n_128
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[10]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    gpu/vs1/bar2_iy_reg[10]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gpu/vs1/bar_iz_dy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar_iz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.307ns (61.682%)  route 0.191ns (38.318%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X46Y50         FDRE                                         r  gpu/vs1/bar_iz_dy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar_iz_dy_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.264    gpu/vs1/bar_iz_dy[12]
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.046    -0.218 r  gpu/vs1/bar_iz[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    gpu/vs1/mul/bar_iz_reg[15][0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.121 r  gpu/vs1/mul/bar_iz_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.121    gpu/vs1/mul_n_113
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.835    -0.855    gpu/vs1/clk_50
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[13]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.241    gpu/vs1/bar_iz_reg[13]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.371ns (70.915%)  route 0.152ns (29.085%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X34Y49         FDRE                                         r  gpu/vs1/bar2_iz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar2_iz_reg[15]/Q
                         net (fo=2, routed)           0.151    -0.303    gpu/vs1/mul/bar2_iz[15]
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  gpu/vs1/mul/bar2_iz[12]_i_6/O
                         net (fo=1, routed)           0.000    -0.258    gpu/vs1/mul/bar2_iz[12]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.149 r  gpu/vs1/mul/bar2_iz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.148    gpu/vs1/mul/bar2_iz_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.095 r  gpu/vs1/mul/bar2_iz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.095    gpu/vs1/mul_n_158
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/bar2_iz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.829    -0.860    gpu/vs1/clk_50
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/bar2_iz_reg[16]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.217    gpu/vs1/bar2_iz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 gpu/raster1/b2_iy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/vi2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.310ns (63.112%)  route 0.181ns (36.888%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.561    -0.620    gpu/raster1/clk_50
    SLICE_X34Y52         FDRE                                         r  gpu/raster1/b2_iy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  gpu/raster1/b2_iy_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.275    gpu/raster1/b2_iy[13]
    SLICE_X36Y51         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.129 r  gpu/raster1/vi2_reg[15]_i_1/O[2]
                         net (fo=5, routed)           0.000    -0.129    gpu/raster1/b2_iy_reg[15]_0[2]
    SLICE_X36Y51         FDRE                                         r  gpu/raster1/vi2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/raster1/clk_50
    SLICE_X36Y51         FDRE                                         r  gpu/raster1/vi2_reg[14]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.102    -0.253    gpu/raster1/vi2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_50
    SLICE_X43Y28         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v1_buff1_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.400    gpu/vs1/x_screen_v1_buff1[5]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.048    -0.352 r  gpu/vs1/x_screen_v1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    gpu/vs1/x_screen_v1[5]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  gpu/vs1/x_screen_v1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.821    -0.869    gpu/vs1/clk_50
    SLICE_X42Y28         FDRE                                         r  gpu/vs1/x_screen_v1_reg[5]/C
                         clock pessimism              0.253    -0.615    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.131    -0.484    gpu/vs1/x_screen_v1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.367ns (72.702%)  route 0.138ns (27.298%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.113 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    gpu/vs1/mul_n_127
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[11]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    gpu/vs1/bar2_iy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.367ns (72.702%)  route 0.138ns (27.298%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.113 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.113    gpu/vs1/mul_n_129
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    gpu/vs1/bar2_iy_reg[9]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/div_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.592    -0.589    gpu/vs1/clk_50
    SLICE_X58Y54         FDRE                                         r  gpu/vs1/w_clip_v1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  gpu/vs1/w_clip_v1_reg[9]/Q
                         net (fo=1, routed)           0.053    -0.395    gpu/vs1/w_clip_v1_reg_n_0_[9]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.350 r  gpu/vs1/div_b[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    gpu/vs1/div_b[17]
    SLICE_X59Y54         FDRE                                         r  gpu/vs1/div_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.861    -0.828    gpu/vs1/clk_50
    SLICE_X59Y54         FDRE                                         r  gpu/vs1/div_b_reg[17]/C
                         clock pessimism              0.252    -0.576    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.092    -0.484    gpu/vs1/div_b_reg[17]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y68     gpu/light_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y61     gpu/light_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y61     gpu/light_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y62     gpu/light_x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y61     gpu/light_x_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y61     gpu/light_x_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y62     gpu/light_x_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y68     gpu/light_x_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y68     gpu/light_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y68     gpu/light_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y62     gpu/light_x_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y62     gpu/light_x_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y68     gpu/light_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y68     gpu/light_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y62     gpu/light_x_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y62     gpu/light_x_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.082    18.925    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.518    gpu/vs1/x_clip_v2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.082    18.925    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.518    gpu/vs1/x_clip_v2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[4]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.082    18.925    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.518    gpu/vs1/x_clip_v2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[5]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.082    18.925    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.518    gpu/vs1/x_clip_v2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[6]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.082    18.925    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.518    gpu/vs1/x_clip_v2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.082    18.925    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.518    gpu/vs1/x_clip_v2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[8]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.082    18.925    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.518    gpu/vs1/x_clip_v2_reg[8]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             10.079ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 0.931ns (9.981%)  route 8.397ns (90.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 18.458 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.889     8.374    gpu/vs1/x_clip_v2
    SLICE_X57Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.453    18.458    gpu/vs1/clk_50
    SLICE_X57Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[2]/C
                         clock pessimism              0.484    18.941    
                         clock uncertainty           -0.082    18.860    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.453    gpu/vs1/x_clip_v2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 10.079    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 0.931ns (9.930%)  route 8.444ns (90.070%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.937     8.421    gpu/vs1/x_clip_v2
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.509    18.513    gpu/vs1/clk_50
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/C
                         clock pessimism              0.562    19.075    
                         clock uncertainty           -0.082    18.993    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.407    18.586    gpu/vs1/x_clip_v2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 0.931ns (9.930%)  route 8.444ns (90.070%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.937     8.421    gpu/vs1/x_clip_v2
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.509    18.513    gpu/vs1/clk_50
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[10]/C
                         clock pessimism              0.562    19.075    
                         clock uncertainty           -0.082    18.993    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.407    18.586    gpu/vs1/x_clip_v2_reg[10]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 10.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gpu/vs1/bar_iz_dy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar_iz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.279ns (59.398%)  route 0.191ns (40.602%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X46Y50         FDRE                                         r  gpu/vs1/bar_iz_dy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar_iz_dy_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.264    gpu/vs1/mul/bar_iz_reg[19][12]
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.219 r  gpu/vs1/mul/bar_iz[12]_i_9/O
                         net (fo=1, routed)           0.000    -0.219    gpu/vs1/mul/bar_iz[12]_i_9_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.149 r  gpu/vs1/mul/bar_iz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    gpu/vs1/mul_n_114
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.835    -0.855    gpu/vs1/clk_50
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[12]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.241    gpu/vs1/bar_iz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.331ns (70.606%)  route 0.138ns (29.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.149 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    gpu/vs1/mul_n_130
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[8]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    gpu/vs1/bar2_iy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.342ns (71.280%)  route 0.138ns (28.720%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.138 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.138    gpu/vs1/mul_n_128
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[10]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    gpu/vs1/bar2_iy_reg[10]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gpu/vs1/bar_iz_dy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar_iz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.307ns (61.682%)  route 0.191ns (38.318%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X46Y50         FDRE                                         r  gpu/vs1/bar_iz_dy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar_iz_dy_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.264    gpu/vs1/bar_iz_dy[12]
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.046    -0.218 r  gpu/vs1/bar_iz[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    gpu/vs1/mul/bar_iz_reg[15][0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.121 r  gpu/vs1/mul/bar_iz_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.121    gpu/vs1/mul_n_113
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.835    -0.855    gpu/vs1/clk_50
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[13]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.241    gpu/vs1/bar_iz_reg[13]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.371ns (70.915%)  route 0.152ns (29.085%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X34Y49         FDRE                                         r  gpu/vs1/bar2_iz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar2_iz_reg[15]/Q
                         net (fo=2, routed)           0.151    -0.303    gpu/vs1/mul/bar2_iz[15]
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  gpu/vs1/mul/bar2_iz[12]_i_6/O
                         net (fo=1, routed)           0.000    -0.258    gpu/vs1/mul/bar2_iz[12]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.149 r  gpu/vs1/mul/bar2_iz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.148    gpu/vs1/mul/bar2_iz_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.095 r  gpu/vs1/mul/bar2_iz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.095    gpu/vs1/mul_n_158
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/bar2_iz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.829    -0.860    gpu/vs1/clk_50
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/bar2_iz_reg[16]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.217    gpu/vs1/bar2_iz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 gpu/raster1/b2_iy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/vi2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.310ns (63.112%)  route 0.181ns (36.888%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.561    -0.620    gpu/raster1/clk_50
    SLICE_X34Y52         FDRE                                         r  gpu/raster1/b2_iy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  gpu/raster1/b2_iy_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.275    gpu/raster1/b2_iy[13]
    SLICE_X36Y51         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.129 r  gpu/raster1/vi2_reg[15]_i_1/O[2]
                         net (fo=5, routed)           0.000    -0.129    gpu/raster1/b2_iy_reg[15]_0[2]
    SLICE_X36Y51         FDRE                                         r  gpu/raster1/vi2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/raster1/clk_50
    SLICE_X36Y51         FDRE                                         r  gpu/raster1/vi2_reg[14]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.102    -0.253    gpu/raster1/vi2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_50
    SLICE_X43Y28         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v1_buff1_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.400    gpu/vs1/x_screen_v1_buff1[5]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.048    -0.352 r  gpu/vs1/x_screen_v1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    gpu/vs1/x_screen_v1[5]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  gpu/vs1/x_screen_v1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.821    -0.869    gpu/vs1/clk_50
    SLICE_X42Y28         FDRE                                         r  gpu/vs1/x_screen_v1_reg[5]/C
                         clock pessimism              0.253    -0.615    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.131    -0.484    gpu/vs1/x_screen_v1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.367ns (72.702%)  route 0.138ns (27.298%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.113 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    gpu/vs1/mul_n_127
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[11]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    gpu/vs1/bar2_iy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.367ns (72.702%)  route 0.138ns (27.298%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.113 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.113    gpu/vs1/mul_n_129
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    gpu/vs1/bar2_iy_reg[9]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/div_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.592    -0.589    gpu/vs1/clk_50
    SLICE_X58Y54         FDRE                                         r  gpu/vs1/w_clip_v1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  gpu/vs1/w_clip_v1_reg[9]/Q
                         net (fo=1, routed)           0.053    -0.395    gpu/vs1/w_clip_v1_reg_n_0_[9]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.350 r  gpu/vs1/div_b[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    gpu/vs1/div_b[17]
    SLICE_X59Y54         FDRE                                         r  gpu/vs1/div_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.861    -0.828    gpu/vs1/clk_50
    SLICE_X59Y54         FDRE                                         r  gpu/vs1/div_b_reg[17]/C
                         clock pessimism              0.252    -0.576    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.092    -0.484    gpu/vs1/div_b_reg[17]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y68     gpu/light_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y61     gpu/light_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y61     gpu/light_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y62     gpu/light_x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y61     gpu/light_x_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y61     gpu/light_x_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y62     gpu/light_x_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y68     gpu/light_x_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y68     gpu/light_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y68     gpu/light_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y62     gpu/light_x_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y62     gpu/light_x_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y68     gpu/light_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y68     gpu/light_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y62     gpu/light_x_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y62     gpu/light_x_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y61     gpu/light_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[4]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[5]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[6]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[8]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[8]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 0.931ns (9.981%)  route 8.397ns (90.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 18.458 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.889     8.374    gpu/vs1/x_clip_v2
    SLICE_X57Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.453    18.458    gpu/vs1/clk_50
    SLICE_X57Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[2]/C
                         clock pessimism              0.484    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.451    gpu/vs1/x_clip_v2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.163ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 0.931ns (9.930%)  route 8.444ns (90.070%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.937     8.421    gpu/vs1/x_clip_v2
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.509    18.513    gpu/vs1/clk_50
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/C
                         clock pessimism              0.562    19.075    
                         clock uncertainty           -0.084    18.991    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.407    18.584    gpu/vs1/x_clip_v2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 10.163    

Slack (MET) :             10.163ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 0.931ns (9.930%)  route 8.444ns (90.070%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.937     8.421    gpu/vs1/x_clip_v2
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.509    18.513    gpu/vs1/clk_50
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[10]/C
                         clock pessimism              0.562    19.075    
                         clock uncertainty           -0.084    18.991    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.407    18.584    gpu/vs1/x_clip_v2_reg[10]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 10.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gpu/vs1/bar_iz_dy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar_iz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.279ns (59.398%)  route 0.191ns (40.602%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X46Y50         FDRE                                         r  gpu/vs1/bar_iz_dy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar_iz_dy_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.264    gpu/vs1/mul/bar_iz_reg[19][12]
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.219 r  gpu/vs1/mul/bar_iz[12]_i_9/O
                         net (fo=1, routed)           0.000    -0.219    gpu/vs1/mul/bar_iz[12]_i_9_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.149 r  gpu/vs1/mul/bar_iz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    gpu/vs1/mul_n_114
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.835    -0.855    gpu/vs1/clk_50
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[12]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.084    -0.263    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.158    gpu/vs1/bar_iz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.331ns (70.606%)  route 0.138ns (29.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.149 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    gpu/vs1/mul_n_130
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[8]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.084    -0.267    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.162    gpu/vs1/bar2_iy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.342ns (71.280%)  route 0.138ns (28.720%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.138 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.138    gpu/vs1/mul_n_128
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[10]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.084    -0.267    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.162    gpu/vs1/bar2_iy_reg[10]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gpu/vs1/bar_iz_dy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar_iz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.307ns (61.682%)  route 0.191ns (38.318%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X46Y50         FDRE                                         r  gpu/vs1/bar_iz_dy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar_iz_dy_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.264    gpu/vs1/bar_iz_dy[12]
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.046    -0.218 r  gpu/vs1/bar_iz[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    gpu/vs1/mul/bar_iz_reg[15][0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.121 r  gpu/vs1/mul/bar_iz_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.121    gpu/vs1/mul_n_113
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.835    -0.855    gpu/vs1/clk_50
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[13]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.084    -0.263    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.158    gpu/vs1/bar_iz_reg[13]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.371ns (70.915%)  route 0.152ns (29.085%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X34Y49         FDRE                                         r  gpu/vs1/bar2_iz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar2_iz_reg[15]/Q
                         net (fo=2, routed)           0.151    -0.303    gpu/vs1/mul/bar2_iz[15]
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  gpu/vs1/mul/bar2_iz[12]_i_6/O
                         net (fo=1, routed)           0.000    -0.258    gpu/vs1/mul/bar2_iz[12]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.149 r  gpu/vs1/mul/bar2_iz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.148    gpu/vs1/mul/bar2_iz_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.095 r  gpu/vs1/mul/bar2_iz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.095    gpu/vs1/mul_n_158
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/bar2_iz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.829    -0.860    gpu/vs1/clk_50
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/bar2_iz_reg[16]/C
                         clock pessimism              0.508    -0.351    
                         clock uncertainty            0.084    -0.268    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.134    gpu/vs1/bar2_iz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 gpu/raster1/b2_iy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/vi2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.310ns (63.112%)  route 0.181ns (36.888%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.561    -0.620    gpu/raster1/clk_50
    SLICE_X34Y52         FDRE                                         r  gpu/raster1/b2_iy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  gpu/raster1/b2_iy_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.275    gpu/raster1/b2_iy[13]
    SLICE_X36Y51         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.129 r  gpu/raster1/vi2_reg[15]_i_1/O[2]
                         net (fo=5, routed)           0.000    -0.129    gpu/raster1/b2_iy_reg[15]_0[2]
    SLICE_X36Y51         FDRE                                         r  gpu/raster1/vi2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/raster1/clk_50
    SLICE_X36Y51         FDRE                                         r  gpu/raster1/vi2_reg[14]/C
                         clock pessimism              0.503    -0.355    
                         clock uncertainty            0.084    -0.272    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.102    -0.170    gpu/raster1/vi2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_50
    SLICE_X43Y28         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v1_buff1_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.400    gpu/vs1/x_screen_v1_buff1[5]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.048    -0.352 r  gpu/vs1/x_screen_v1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    gpu/vs1/x_screen_v1[5]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  gpu/vs1/x_screen_v1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.821    -0.869    gpu/vs1/clk_50
    SLICE_X42Y28         FDRE                                         r  gpu/vs1/x_screen_v1_reg[5]/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.084    -0.532    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.131    -0.401    gpu/vs1/x_screen_v1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.367ns (72.702%)  route 0.138ns (27.298%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.113 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    gpu/vs1/mul_n_127
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[11]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.084    -0.267    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.162    gpu/vs1/bar2_iy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.367ns (72.702%)  route 0.138ns (27.298%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.113 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.113    gpu/vs1/mul_n_129
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.084    -0.267    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.162    gpu/vs1/bar2_iy_reg[9]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/div_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.592    -0.589    gpu/vs1/clk_50
    SLICE_X58Y54         FDRE                                         r  gpu/vs1/w_clip_v1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  gpu/vs1/w_clip_v1_reg[9]/Q
                         net (fo=1, routed)           0.053    -0.395    gpu/vs1/w_clip_v1_reg_n_0_[9]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.350 r  gpu/vs1/div_b[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    gpu/vs1/div_b[17]
    SLICE_X59Y54         FDRE                                         r  gpu/vs1/div_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.861    -0.828    gpu/vs1/clk_50
    SLICE_X59Y54         FDRE                                         r  gpu/vs1/div_b_reg[17]/C
                         clock pessimism              0.252    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.092    -0.401    gpu/vs1/div_b_reg[17]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[1]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[3]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[4]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[5]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[5]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[6]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[7]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.849ns  (logic 0.931ns (9.453%)  route 8.918ns (90.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          1.410     8.895    gpu/vs1/x_clip_v2
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.518    18.523    gpu/vs1/clk_50
    SLICE_X61Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[8]/C
                         clock pessimism              0.484    19.006    
                         clock uncertainty           -0.084    18.923    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.516    gpu/vs1/x_clip_v2_reg[8]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             10.077ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 0.931ns (9.981%)  route 8.397ns (90.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 18.458 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.889     8.374    gpu/vs1/x_clip_v2
    SLICE_X57Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.453    18.458    gpu/vs1/clk_50
    SLICE_X57Y46         FDRE                                         r  gpu/vs1/x_clip_v2_reg[2]/C
                         clock pessimism              0.484    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.407    18.451    gpu/vs1/x_clip_v2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 10.077    

Slack (MET) :             10.163ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 0.931ns (9.930%)  route 8.444ns (90.070%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.937     8.421    gpu/vs1/x_clip_v2
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.509    18.513    gpu/vs1/clk_50
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[0]/C
                         clock pessimism              0.562    19.075    
                         clock uncertainty           -0.084    18.991    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.407    18.584    gpu/vs1/x_clip_v2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 10.163    

Slack (MET) :             10.163ns  (required time - arrival time)
  Source:                 gpu/vs1/FSM_sequential_state_transform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_clip_v2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 0.931ns (9.930%)  route 8.444ns (90.070%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/vs1/clk_50
    SLICE_X49Y55         FDRE                                         r  gpu/vs1/FSM_sequential_state_transform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/vs1/FSM_sequential_state_transform_reg[1]/Q
                         net (fo=225, routed)         5.725     5.227    gpu/vs1/state_transform[1]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.120     5.347 r  gpu/vs1/x_ndc_v3[14]_i_4/O
                         net (fo=2, routed)           1.783     7.130    gpu/vs1/dot/x_clip_v2_reg[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.355     7.485 r  gpu/vs1/dot/x_clip_v2[15]_i_1/O
                         net (fo=16, routed)          0.937     8.421    gpu/vs1/x_clip_v2
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.509    18.513    gpu/vs1/clk_50
    SLICE_X62Y53         FDRE                                         r  gpu/vs1/x_clip_v2_reg[10]/C
                         clock pessimism              0.562    19.075    
                         clock uncertainty           -0.084    18.991    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.407    18.584    gpu/vs1/x_clip_v2_reg[10]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 10.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gpu/vs1/bar_iz_dy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar_iz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.279ns (59.398%)  route 0.191ns (40.602%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X46Y50         FDRE                                         r  gpu/vs1/bar_iz_dy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar_iz_dy_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.264    gpu/vs1/mul/bar_iz_reg[19][12]
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.219 r  gpu/vs1/mul/bar_iz[12]_i_9/O
                         net (fo=1, routed)           0.000    -0.219    gpu/vs1/mul/bar_iz[12]_i_9_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.149 r  gpu/vs1/mul/bar_iz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    gpu/vs1/mul_n_114
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.835    -0.855    gpu/vs1/clk_50
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[12]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.084    -0.263    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.158    gpu/vs1/bar_iz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.331ns (70.606%)  route 0.138ns (29.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.149 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    gpu/vs1/mul_n_130
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[8]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.084    -0.267    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.162    gpu/vs1/bar2_iy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.342ns (71.280%)  route 0.138ns (28.720%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.138 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.138    gpu/vs1/mul_n_128
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[10]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.084    -0.267    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.162    gpu/vs1/bar2_iy_reg[10]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gpu/vs1/bar_iz_dy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar_iz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.307ns (61.682%)  route 0.191ns (38.318%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X46Y50         FDRE                                         r  gpu/vs1/bar_iz_dy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar_iz_dy_reg[12]/Q
                         net (fo=2, routed)           0.191    -0.264    gpu/vs1/bar_iz_dy[12]
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.046    -0.218 r  gpu/vs1/bar_iz[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    gpu/vs1/mul/bar_iz_reg[15][0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.121 r  gpu/vs1/mul/bar_iz_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.121    gpu/vs1/mul_n_113
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.835    -0.855    gpu/vs1/clk_50
    SLICE_X44Y49         FDRE                                         r  gpu/vs1/bar_iz_reg[13]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.084    -0.263    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105    -0.158    gpu/vs1/bar_iz_reg[13]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.371ns (70.915%)  route 0.152ns (29.085%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.563    -0.618    gpu/vs1/clk_50
    SLICE_X34Y49         FDRE                                         r  gpu/vs1/bar2_iz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gpu/vs1/bar2_iz_reg[15]/Q
                         net (fo=2, routed)           0.151    -0.303    gpu/vs1/mul/bar2_iz[15]
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  gpu/vs1/mul/bar2_iz[12]_i_6/O
                         net (fo=1, routed)           0.000    -0.258    gpu/vs1/mul/bar2_iz[12]_i_6_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.149 r  gpu/vs1/mul/bar2_iz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.148    gpu/vs1/mul/bar2_iz_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.095 r  gpu/vs1/mul/bar2_iz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.095    gpu/vs1/mul_n_158
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/bar2_iz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.829    -0.860    gpu/vs1/clk_50
    SLICE_X34Y50         FDRE                                         r  gpu/vs1/bar2_iz_reg[16]/C
                         clock pessimism              0.508    -0.351    
                         clock uncertainty            0.084    -0.268    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.134    gpu/vs1/bar2_iz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 gpu/raster1/b2_iy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/raster1/vi2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.310ns (63.112%)  route 0.181ns (36.888%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.561    -0.620    gpu/raster1/clk_50
    SLICE_X34Y52         FDRE                                         r  gpu/raster1/b2_iy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  gpu/raster1/b2_iy_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.275    gpu/raster1/b2_iy[13]
    SLICE_X36Y51         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.129 r  gpu/raster1/vi2_reg[15]_i_1/O[2]
                         net (fo=5, routed)           0.000    -0.129    gpu/raster1/b2_iy_reg[15]_0[2]
    SLICE_X36Y51         FDRE                                         r  gpu/raster1/vi2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/raster1/clk_50
    SLICE_X36Y51         FDRE                                         r  gpu/raster1/vi2_reg[14]/C
                         clock pessimism              0.503    -0.355    
                         clock uncertainty            0.084    -0.272    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.102    -0.170    gpu/raster1/vi2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/x_screen_v1_buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/x_screen_v1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.553    -0.628    gpu/vs1/clk_50
    SLICE_X43Y28         FDRE                                         r  gpu/vs1/x_screen_v1_buff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gpu/vs1/x_screen_v1_buff1_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.400    gpu/vs1/x_screen_v1_buff1[5]
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.048    -0.352 r  gpu/vs1/x_screen_v1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    gpu/vs1/x_screen_v1[5]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  gpu/vs1/x_screen_v1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.821    -0.869    gpu/vs1/clk_50
    SLICE_X42Y28         FDRE                                         r  gpu/vs1/x_screen_v1_reg[5]/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.084    -0.532    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.131    -0.401    gpu/vs1/x_screen_v1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.367ns (72.702%)  route 0.138ns (27.298%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.113 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    gpu/vs1/mul_n_127
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[11]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.084    -0.267    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.162    gpu/vs1/bar2_iy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 gpu/vs1/bar2_iy_dy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.367ns (72.702%)  route 0.138ns (27.298%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/vs1/clk_50
    SLICE_X33Y49         FDRE                                         r  gpu/vs1/bar2_iy_dy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/vs1/bar2_iy_dy_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.339    gpu/vs1/bar2_iy_dy[7]
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.044    -0.295 r  gpu/vs1/bar2_iy[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    gpu/vs1/mul/bar2_iy_reg[7][3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.203 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    gpu/vs1/mul/bar2_iy_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.113 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.113    gpu/vs1/mul_n_129
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.859    gpu/vs1/clk_50
    SLICE_X32Y50         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.084    -0.267    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.162    gpu/vs1/bar2_iy_reg[9]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpu/vs1/div_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.592    -0.589    gpu/vs1/clk_50
    SLICE_X58Y54         FDRE                                         r  gpu/vs1/w_clip_v1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  gpu/vs1/w_clip_v1_reg[9]/Q
                         net (fo=1, routed)           0.053    -0.395    gpu/vs1/w_clip_v1_reg_n_0_[9]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.350 r  gpu/vs1/div_b[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    gpu/vs1/div_b[17]
    SLICE_X59Y54         FDRE                                         r  gpu/vs1/div_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.861    -0.828    gpu/vs1/clk_50
    SLICE_X59Y54         FDRE                                         r  gpu/vs1/div_b_reg[17]/C
                         clock pessimism              0.252    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.092    -0.401    gpu/vs1/div_b_reg[17]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.050    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.229ns (42.751%)  route 5.663ns (57.249%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.010     1.940    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     2.064 r  gpu/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.349     5.413    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.938 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.938    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.833ns  (logic 4.206ns (42.779%)  route 5.626ns (57.221%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.852     1.782    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.906 r  gpu/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.470     5.377    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     8.879 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.879    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.228ns (44.032%)  route 5.374ns (55.968%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.000     1.930    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     2.054 r  gpu/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.070     5.124    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524     8.648 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.648    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.586ns  (logic 4.233ns (44.160%)  route 5.353ns (55.840%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.745     1.675    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.799 r  gpu/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.304     5.103    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529     8.632 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.632    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 4.223ns (45.750%)  route 5.007ns (54.250%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.470     1.400    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.524 r  gpu/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.233     4.757    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.276 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.276    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.098ns  (logic 4.234ns (46.545%)  route 4.863ns (53.455%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.756     1.686    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  gpu/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.803     4.613    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.144 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.144    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 3.953ns (51.466%)  route 3.727ns (48.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y53         FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           3.727     3.229    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.726 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.726    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 3.959ns (53.657%)  route 3.420ns (46.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.555    -0.957    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           3.420     2.919    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.422 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.422    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.345ns (53.263%)  route 1.181ns (46.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           1.181     0.702    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.907 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.907    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.417ns (55.792%)  route 1.123ns (44.208%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.207    -0.271    gpu/v/y[9]
    SLICE_X44Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.226 r  gpu/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.916     0.690    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.921 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.921    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.339ns (51.115%)  route 1.280ns (48.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/v/clk_50
    SLICE_X49Y53         FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           1.280     0.804    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.002 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.002    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.406ns (51.925%)  route 1.302ns (48.075%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.212    -0.266    gpu/v/y[9]
    SLICE_X44Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.221 r  gpu/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.089     0.868    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.088 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.088    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.411ns (51.711%)  route 1.317ns (48.289%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.271    -0.208    gpu/v/y[9]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  gpu/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.047     0.884    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.109 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.109    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.416ns (51.644%)  route 1.326ns (48.356%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.206    -0.272    gpu/v/y[9]
    SLICE_X44Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  gpu/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.120     0.893    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.123 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.123    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.390ns (50.177%)  route 1.380ns (49.823%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.560    -0.621    gpu/raster1/clk_50
    SLICE_X43Y58         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=1, routed)           0.247    -0.233    gpu/v/uio_out[2][1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.045    -0.188 r  gpu/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.132     0.945    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.148 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.148    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.412ns (50.721%)  route 1.372ns (49.279%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.560    -0.621    gpu/raster1/clk_50
    SLICE_X43Y58         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=1, routed)           0.229    -0.251    gpu/v/uio_out[2][5]
    SLICE_X42Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.206 r  gpu/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.143     0.936    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.162 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.162    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.229ns (42.751%)  route 5.663ns (57.249%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.010     1.940    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     2.064 r  gpu/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.349     5.413    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.938 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.938    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.833ns  (logic 4.206ns (42.779%)  route 5.626ns (57.221%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.852     1.782    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I3_O)        0.124     1.906 r  gpu/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.470     5.377    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     8.879 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.879    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.228ns (44.032%)  route 5.374ns (55.968%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.000     1.930    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     2.054 r  gpu/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.070     5.124    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524     8.648 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.648    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.586ns  (logic 4.233ns (44.160%)  route 5.353ns (55.840%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.745     1.675    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.799 r  gpu/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.304     5.103    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529     8.632 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.632    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 4.223ns (45.750%)  route 5.007ns (54.250%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.470     1.400    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.524 r  gpu/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.233     4.757    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.276 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.276    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/xc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.098ns  (logic 4.234ns (46.545%)  route 4.863ns (53.455%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y54         FDRE                                         r  gpu/v/xc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  gpu/v/xc_reg[9]/Q
                         net (fo=17, routed)          1.304     0.806    gpu/v/x[9]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.930 f  gpu/v/uio_out_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.756     1.686    gpu/v/uio_out_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124     1.810 r  gpu/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.803     4.613    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.144 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.144    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 3.953ns (51.466%)  route 3.727ns (48.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.558    -0.954    gpu/v/clk_50
    SLICE_X49Y53         FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           3.727     3.229    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.726 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.726    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 3.959ns (53.657%)  route 3.420ns (46.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.555    -0.957    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           3.420     2.919    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.422 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.422    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpu/v/VS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.345ns (53.263%)  route 1.181ns (46.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/VS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/v/VS_reg_reg/Q
                         net (fo=1, routed)           1.181     0.702    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.907 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.907    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.417ns (55.792%)  route 1.123ns (44.208%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.207    -0.271    gpu/v/y[9]
    SLICE_X44Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.226 r  gpu/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.916     0.690    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.921 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.921    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/HS_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.339ns (51.115%)  route 1.280ns (48.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.564    -0.617    gpu/v/clk_50
    SLICE_X49Y53         FDRE                                         r  gpu/v/HS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gpu/v/HS_reg_reg/Q
                         net (fo=1, routed)           1.280     0.804    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.002 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.002    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.406ns (51.925%)  route 1.302ns (48.075%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.212    -0.266    gpu/v/y[9]
    SLICE_X44Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.221 r  gpu/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.089     0.868    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.088 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.088    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.411ns (51.711%)  route 1.317ns (48.289%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.271    -0.208    gpu/v/y[9]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  gpu/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.047     0.884    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.109 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.109    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/v/yc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.416ns (51.644%)  route 1.326ns (48.356%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.562    -0.619    gpu/v/clk_50
    SLICE_X45Y54         FDRE                                         r  gpu/v/yc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  gpu/v/yc_reg[9]/Q
                         net (fo=16, routed)          0.206    -0.272    gpu/v/y[9]
    SLICE_X44Y53         LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  gpu/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.120     0.893    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.123 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.123    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.390ns (50.177%)  route 1.380ns (49.823%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.560    -0.621    gpu/raster1/clk_50
    SLICE_X43Y58         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=1, routed)           0.247    -0.233    gpu/v/uio_out[2][1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.045    -0.188 r  gpu/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.132     0.945    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.148 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.148    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.412ns (50.721%)  route 1.372ns (49.279%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.560    -0.621    gpu/raster1/clk_50
    SLICE_X43Y58         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=1, routed)           0.229    -0.251    gpu/v/uio_out[2][5]
    SLICE_X42Y53         LUT5 (Prop_lut5_I4_O)        0.045    -0.206 r  gpu/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.143     0.936    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.162 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.162    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_clk_wiz_0

Max Delay          2137 Endpoints
Min Delay          2137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_screen_v0_buff1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.181ns  (logic 1.603ns (12.161%)  route 11.578ns (87.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.461    13.181    gpu/vs1/SR[0]
    SLICE_X50Y37         FDRE                                         r  gpu/vs1/x_screen_v0_buff1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.448    -1.547    gpu/vs1/clk_50
    SLICE_X50Y37         FDRE                                         r  gpu/vs1/x_screen_v0_buff1_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_screen_v0_buff1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.181ns  (logic 1.603ns (12.161%)  route 11.578ns (87.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.461    13.181    gpu/vs1/SR[0]
    SLICE_X50Y37         FDRE                                         r  gpu/vs1/x_screen_v0_buff1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.448    -1.547    gpu/vs1/clk_50
    SLICE_X50Y37         FDRE                                         r  gpu/vs1/x_screen_v0_buff1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/denom2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.047ns  (logic 1.603ns (12.286%)  route 11.444ns (87.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.327    13.047    gpu/vs1/SR[0]
    SLICE_X32Y35         FDRE                                         r  gpu/vs1/denom2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.440    -1.555    gpu/vs1/clk_50
    SLICE_X32Y35         FDRE                                         r  gpu/vs1/denom2_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/denom_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/vs1/SR[0]
    SLICE_X33Y35         FDRE                                         r  gpu/vs1/denom_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.440    -1.555    gpu/vs1/clk_50
    SLICE_X33Y35         FDRE                                         r  gpu/vs1/denom_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e1_t2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e1_t2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e1_t2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e1_t2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e2_t2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e2_t2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e2_t2_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e2_t2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e2_t2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e2_t2_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.266ns (18.444%)  route 1.176ns (81.556%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.397    gpu/vs1/mul/rst_n_IBUF
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.442 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     1.442    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.860    gpu/vs1/mul/clk_50
    SLICE_X31Y39         FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 ui_in[3]
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.224ns (12.247%)  route 1.607ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  ui_in[3] (IN)
                         net (fo=0)                   0.000     0.000    ui_in[3]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  ui_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.607     1.831    gpu/ia1/UART_UNIT/UART_RX_UNIT/ui_in_IBUF[0]
    SLICE_X52Y70         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.823    -0.866    gpu/ia1/UART_UNIT/UART_RX_UNIT/clk_50
    SLICE_X52Y70         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/prescaler_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.266ns (13.800%)  route 1.661ns (86.200%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.661     1.882    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.927 r  gpu/v/prescaler[0]_i_1/O
                         net (fo=1, routed)           0.000     1.927    gpu/v/prescaler[0]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  gpu/v/prescaler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X46Y53         FDRE                                         r  gpu/v/prescaler_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/prescaler_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.267ns (13.845%)  route 1.661ns (86.155%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.661     1.882    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.046     1.928 r  gpu/v/prescaler[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    gpu/v/prescaler[1]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  gpu/v/prescaler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X46Y53         FDRE                                         r  gpu/v/prescaler_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.268ns (12.617%)  route 1.856ns (87.383%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.196     2.124    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X47Y54         FDRE                                         r  gpu/v/yc_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X47Y54         FDRE                                         r  gpu/v/yc_next_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_clk_wiz_0_1

Max Delay          2137 Endpoints
Min Delay          2137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_screen_v0_buff1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.181ns  (logic 1.603ns (12.161%)  route 11.578ns (87.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.461    13.181    gpu/vs1/SR[0]
    SLICE_X50Y37         FDRE                                         r  gpu/vs1/x_screen_v0_buff1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.448    -1.547    gpu/vs1/clk_50
    SLICE_X50Y37         FDRE                                         r  gpu/vs1/x_screen_v0_buff1_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_screen_v0_buff1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.181ns  (logic 1.603ns (12.161%)  route 11.578ns (87.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.461    13.181    gpu/vs1/SR[0]
    SLICE_X50Y37         FDRE                                         r  gpu/vs1/x_screen_v0_buff1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.448    -1.547    gpu/vs1/clk_50
    SLICE_X50Y37         FDRE                                         r  gpu/vs1/x_screen_v0_buff1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/denom2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.047ns  (logic 1.603ns (12.286%)  route 11.444ns (87.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.327    13.047    gpu/vs1/SR[0]
    SLICE_X32Y35         FDRE                                         r  gpu/vs1/denom2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.440    -1.555    gpu/vs1/clk_50
    SLICE_X32Y35         FDRE                                         r  gpu/vs1/denom2_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/denom_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/vs1/SR[0]
    SLICE_X33Y35         FDRE                                         r  gpu/vs1/denom_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.440    -1.555    gpu/vs1/clk_50
    SLICE_X33Y35         FDRE                                         r  gpu/vs1/denom_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e1_t2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e1_t2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e1_t2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e1_t2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e1_t2_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e2_t2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e2_t2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X50Y36         FDRE                                         r  gpu/raster1/e2_t2_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/raster1/e2_t2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.042ns  (logic 1.603ns (12.290%)  route 11.439ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          4.117     5.570    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.720 r  gpu/vs1/dot/mul2/instance_name_i_1/O
                         net (fo=2096, routed)        7.322    13.042    gpu/raster1/SR[0]
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e2_t2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        1.447    -1.548    gpu/raster1/clk_50
    SLICE_X51Y36         FDRE                                         r  gpu/raster1/e2_t2_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.266ns (18.444%)  route 1.176ns (81.556%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.397    gpu/vs1/mul/rst_n_IBUF
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.442 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     1.442    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.830    -0.860    gpu/vs1/mul/clk_50
    SLICE_X31Y39         FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 ui_in[3]
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.224ns (12.247%)  route 1.607ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  ui_in[3] (IN)
                         net (fo=0)                   0.000     0.000    ui_in[3]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  ui_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.607     1.831    gpu/ia1/UART_UNIT/UART_RX_UNIT/ui_in_IBUF[0]
    SLICE_X52Y70         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.823    -0.866    gpu/ia1/UART_UNIT/UART_RX_UNIT/clk_50
    SLICE_X52Y70         FDRE                                         r  gpu/ia1/UART_UNIT/UART_RX_UNIT/data_reg_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/prescaler_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.266ns (13.800%)  route 1.661ns (86.200%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.661     1.882    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.927 r  gpu/v/prescaler[0]_i_1/O
                         net (fo=1, routed)           0.000     1.927    gpu/v/prescaler[0]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  gpu/v/prescaler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X46Y53         FDRE                                         r  gpu/v/prescaler_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/prescaler_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.267ns (13.845%)  route 1.661ns (86.155%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.661     1.882    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.046     1.928 r  gpu/v/prescaler[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    gpu/v/prescaler[1]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  gpu/v/prescaler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X46Y53         FDRE                                         r  gpu/v/prescaler_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.268ns (12.655%)  route 1.849ns (87.345%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.117    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X44Y54         FDRE                                         r  gpu/v/yc_next_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/v/yc_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.268ns (12.617%)  route 1.856ns (87.383%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=10, routed)          1.660     1.881    gpu/v/rst_n_IBUF
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.047     1.928 r  gpu/v/yc_next[9]_i_1/O
                         net (fo=10, routed)          0.196     2.124    gpu/v/yc_next[9]_i_1_n_0
    SLICE_X47Y54         FDRE                                         r  gpu/v/yc_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2524, routed)        0.831    -0.858    gpu/v/clk_50
    SLICE_X47Y54         FDRE                                         r  gpu/v/yc_next_reg[0]/C





