
mini-projet-442.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd40  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e4d8  0800cf10  0800cf10  0000df10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b3e8  0801b3e8  0001d0b8  2**0
                  CONTENTS
  4 .ARM          00000008  0801b3e8  0801b3e8  0001c3e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b3f0  0801b3f0  0001d0b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b3f0  0801b3f0  0001c3f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b3f4  0801b3f4  0001c3f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  0801b3f8  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bac  200000b8  0801b4b0  0001d0b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c64  0801b4b0  0001dc64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d0b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002dfaf  00000000  00000000  0001d0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006f97  00000000  00000000  0004b097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002710  00000000  00000000  00052030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e17  00000000  00000000  00054740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030f62  00000000  00000000  00056557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00034714  00000000  00000000  000874b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00118a46  00000000  00000000  000bbbcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d4613  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000acd4  00000000  00000000  001d4658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001df32c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b8 	.word	0x200000b8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cef8 	.word	0x0800cef8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000bc 	.word	0x200000bc
 800020c:	0800cef8 	.word	0x0800cef8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a6:	463b      	mov	r3, r7
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
 80005ac:	605a      	str	r2, [r3, #4]
 80005ae:	609a      	str	r2, [r3, #8]
 80005b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005b2:	4b21      	ldr	r3, [pc, #132]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005b4:	4a21      	ldr	r2, [pc, #132]	@ (800063c <MX_ADC1_Init+0x9c>)
 80005b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005d2:	4b19      	ldr	r3, [pc, #100]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005da:	4b17      	ldr	r3, [pc, #92]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005dc:	2200      	movs	r2, #0
 80005de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005e0:	4b15      	ldr	r3, [pc, #84]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005e2:	4a17      	ldr	r2, [pc, #92]	@ (8000640 <MX_ADC1_Init+0xa0>)
 80005e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e6:	4b14      	ldr	r3, [pc, #80]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ec:	4b12      	ldr	r3, [pc, #72]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005f2:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005fc:	2201      	movs	r2, #1
 80005fe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000600:	480d      	ldr	r0, [pc, #52]	@ (8000638 <MX_ADC1_Init+0x98>)
 8000602:	f004 f8a9 	bl	8004758 <HAL_ADC_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800060c:	f001 fee0 	bl	80023d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000610:	2300      	movs	r3, #0
 8000612:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000614:	2301      	movs	r3, #1
 8000616:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000618:	2300      	movs	r3, #0
 800061a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061c:	463b      	mov	r3, r7
 800061e:	4619      	mov	r1, r3
 8000620:	4805      	ldr	r0, [pc, #20]	@ (8000638 <MX_ADC1_Init+0x98>)
 8000622:	f004 fa43 	bl	8004aac <HAL_ADC_ConfigChannel>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800062c:	f001 fed0 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000630:	bf00      	nop
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	200000d4 	.word	0x200000d4
 800063c:	40012000 	.word	0x40012000
 8000640:	0f000001 	.word	0x0f000001

08000644 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800064a:	463b      	mov	r3, r7
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000656:	4b21      	ldr	r3, [pc, #132]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000658:	4a21      	ldr	r2, [pc, #132]	@ (80006e0 <MX_ADC3_Init+0x9c>)
 800065a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800065c:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <MX_ADC3_Init+0x98>)
 800065e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000662:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000664:	4b1d      	ldr	r3, [pc, #116]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800066a:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <MX_ADC3_Init+0x98>)
 800066c:	2200      	movs	r2, #0
 800066e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000670:	4b1a      	ldr	r3, [pc, #104]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000672:	2200      	movs	r2, #0
 8000674:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000676:	4b19      	ldr	r3, [pc, #100]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000678:	2200      	movs	r2, #0
 800067a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800067e:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000680:	2200      	movs	r2, #0
 8000682:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000684:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000686:	4a17      	ldr	r2, [pc, #92]	@ (80006e4 <MX_ADC3_Init+0xa0>)
 8000688:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800068a:	4b14      	ldr	r3, [pc, #80]	@ (80006dc <MX_ADC3_Init+0x98>)
 800068c:	2200      	movs	r2, #0
 800068e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000690:	4b12      	ldr	r3, [pc, #72]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000692:	2201      	movs	r2, #1
 8000694:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000696:	4b11      	ldr	r3, [pc, #68]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000698:	2200      	movs	r2, #0
 800069a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800069e:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <MX_ADC3_Init+0x98>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80006a4:	480d      	ldr	r0, [pc, #52]	@ (80006dc <MX_ADC3_Init+0x98>)
 80006a6:	f004 f857 	bl	8004758 <HAL_ADC_Init>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80006b0:	f001 fe8e 	bl	80023d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006b4:	2306      	movs	r3, #6
 80006b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006b8:	2301      	movs	r3, #1
 80006ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006bc:	2300      	movs	r3, #0
 80006be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80006c0:	463b      	mov	r3, r7
 80006c2:	4619      	mov	r1, r3
 80006c4:	4805      	ldr	r0, [pc, #20]	@ (80006dc <MX_ADC3_Init+0x98>)
 80006c6:	f004 f9f1 	bl	8004aac <HAL_ADC_ConfigChannel>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80006d0:	f001 fe7e 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80006d4:	bf00      	nop
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	2000011c 	.word	0x2000011c
 80006e0:	40012200 	.word	0x40012200
 80006e4:	0f000001 	.word	0x0f000001

080006e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b08c      	sub	sp, #48	@ 0x30
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f0:	f107 031c 	add.w	r3, r7, #28
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]
 80006fa:	609a      	str	r2, [r3, #8]
 80006fc:	60da      	str	r2, [r3, #12]
 80006fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a2a      	ldr	r2, [pc, #168]	@ (80007b0 <HAL_ADC_MspInit+0xc8>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d124      	bne.n	8000754 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800070a:	4b2a      	ldr	r3, [pc, #168]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 800070c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800070e:	4a29      	ldr	r2, [pc, #164]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000710:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000714:	6453      	str	r3, [r2, #68]	@ 0x44
 8000716:	4b27      	ldr	r3, [pc, #156]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800071a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800071e:	61bb      	str	r3, [r7, #24]
 8000720:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	4b24      	ldr	r3, [pc, #144]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a23      	ldr	r2, [pc, #140]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b21      	ldr	r3, [pc, #132]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	617b      	str	r3, [r7, #20]
 8000738:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800073a:	2301      	movs	r3, #1
 800073c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800073e:	2303      	movs	r3, #3
 8000740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000742:	2300      	movs	r3, #0
 8000744:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000746:	f107 031c 	add.w	r3, r7, #28
 800074a:	4619      	mov	r1, r3
 800074c:	481a      	ldr	r0, [pc, #104]	@ (80007b8 <HAL_ADC_MspInit+0xd0>)
 800074e:	f005 fb19 	bl	8005d84 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000752:	e029      	b.n	80007a8 <HAL_ADC_MspInit+0xc0>
  else if(adcHandle->Instance==ADC3)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a18      	ldr	r2, [pc, #96]	@ (80007bc <HAL_ADC_MspInit+0xd4>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d124      	bne.n	80007a8 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800075e:	4b15      	ldr	r3, [pc, #84]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000762:	4a14      	ldr	r2, [pc, #80]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000764:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000768:	6453      	str	r3, [r2, #68]	@ 0x44
 800076a:	4b12      	ldr	r3, [pc, #72]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 800076c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800076e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000772:	613b      	str	r3, [r7, #16]
 8000774:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000776:	4b0f      	ldr	r3, [pc, #60]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a0e      	ldr	r2, [pc, #56]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 800077c:	f043 0320 	orr.w	r3, r3, #32
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b0c      	ldr	r3, [pc, #48]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0320 	and.w	r3, r3, #32
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 800078e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000794:	2303      	movs	r3, #3
 8000796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	2300      	movs	r3, #0
 800079a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800079c:	f107 031c 	add.w	r3, r7, #28
 80007a0:	4619      	mov	r1, r3
 80007a2:	4807      	ldr	r0, [pc, #28]	@ (80007c0 <HAL_ADC_MspInit+0xd8>)
 80007a4:	f005 faee 	bl	8005d84 <HAL_GPIO_Init>
}
 80007a8:	bf00      	nop
 80007aa:	3730      	adds	r7, #48	@ 0x30
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40012000 	.word	0x40012000
 80007b4:	40023800 	.word	0x40023800
 80007b8:	40020000 	.word	0x40020000
 80007bc:	40012200 	.word	0x40012200
 80007c0:	40021400 	.word	0x40021400

080007c4 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007ca:	463b      	mov	r3, r7
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80007d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <MX_DAC_Init+0x4c>)
 80007d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000814 <MX_DAC_Init+0x50>)
 80007d6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80007d8:	480d      	ldr	r0, [pc, #52]	@ (8000810 <MX_DAC_Init+0x4c>)
 80007da:	f004 fc99 	bl	8005110 <HAL_DAC_Init>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80007e4:	f001 fdf4 	bl	80023d0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007e8:	2300      	movs	r3, #0
 80007ea:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007ec:	2300      	movs	r3, #0
 80007ee:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007f0:	463b      	mov	r3, r7
 80007f2:	2200      	movs	r2, #0
 80007f4:	4619      	mov	r1, r3
 80007f6:	4806      	ldr	r0, [pc, #24]	@ (8000810 <MX_DAC_Init+0x4c>)
 80007f8:	f004 fd10 	bl	800521c <HAL_DAC_ConfigChannel>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000802:	f001 fde5 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000164 	.word	0x20000164
 8000814:	40007400 	.word	0x40007400

08000818 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08a      	sub	sp, #40	@ 0x28
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	60da      	str	r2, [r3, #12]
 800082e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a19      	ldr	r2, [pc, #100]	@ (800089c <HAL_DAC_MspInit+0x84>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d12b      	bne.n	8000892 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800083a:	4b19      	ldr	r3, [pc, #100]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083e:	4a18      	ldr	r2, [pc, #96]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000840:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000844:	6413      	str	r3, [r2, #64]	@ 0x40
 8000846:	4b16      	ldr	r3, [pc, #88]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	4b13      	ldr	r3, [pc, #76]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a12      	ldr	r2, [pc, #72]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b10      	ldr	r3, [pc, #64]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800086a:	2310      	movs	r3, #16
 800086c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800086e:	2303      	movs	r3, #3
 8000870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	4809      	ldr	r0, [pc, #36]	@ (80008a4 <HAL_DAC_MspInit+0x8c>)
 800087e:	f005 fa81 	bl	8005d84 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8000882:	2200      	movs	r2, #0
 8000884:	210f      	movs	r1, #15
 8000886:	2036      	movs	r0, #54	@ 0x36
 8000888:	f004 fc18 	bl	80050bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800088c:	2036      	movs	r0, #54	@ 0x36
 800088e:	f004 fc31 	bl	80050f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8000892:	bf00      	nop
 8000894:	3728      	adds	r7, #40	@ 0x28
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40007400 	.word	0x40007400
 80008a0:	40023800 	.word	0x40023800
 80008a4:	40020000 	.word	0x40020000

080008a8 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80008ac:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008ae:	4a16      	ldr	r2, [pc, #88]	@ (8000908 <MX_DMA2D_Init+0x60>)
 80008b0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80008b2:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80008b8:	4b12      	ldr	r3, [pc, #72]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80008dc:	4809      	ldr	r0, [pc, #36]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008de:	f004 feb5 	bl	800564c <HAL_DMA2D_Init>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80008e8:	f001 fd72 	bl	80023d0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80008ec:	2101      	movs	r1, #1
 80008ee:	4805      	ldr	r0, [pc, #20]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008f0:	f005 f91a 	bl	8005b28 <HAL_DMA2D_ConfigLayer>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80008fa:	f001 fd69 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	20000178 	.word	0x20000178
 8000908:	4002b000 	.word	0x4002b000

0800090c <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a0d      	ldr	r2, [pc, #52]	@ (8000950 <HAL_DMA2D_MspInit+0x44>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d113      	bne.n	8000946 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800091e:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <HAL_DMA2D_MspInit+0x48>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	4a0c      	ldr	r2, [pc, #48]	@ (8000954 <HAL_DMA2D_MspInit+0x48>)
 8000924:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000928:	6313      	str	r3, [r2, #48]	@ 0x30
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <HAL_DMA2D_MspInit+0x48>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8000936:	2200      	movs	r2, #0
 8000938:	2105      	movs	r1, #5
 800093a:	205a      	movs	r0, #90	@ 0x5a
 800093c:	f004 fbbe 	bl	80050bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000940:	205a      	movs	r0, #90	@ 0x5a
 8000942:	f004 fbd7 	bl	80050f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8000946:	bf00      	nop
 8000948:	3710      	adds	r7, #16
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	4002b000 	.word	0x4002b000
 8000954:	40023800 	.word	0x40023800

08000958 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b088      	sub	sp, #32
 800095c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
 800096c:	615a      	str	r2, [r3, #20]
 800096e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000970:	4b1f      	ldr	r3, [pc, #124]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000972:	4a20      	ldr	r2, [pc, #128]	@ (80009f4 <MX_FMC_Init+0x9c>)
 8000974:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000976:	4b1e      	ldr	r3, [pc, #120]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000978:	2200      	movs	r2, #0
 800097a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800097c:	4b1c      	ldr	r3, [pc, #112]	@ (80009f0 <MX_FMC_Init+0x98>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000982:	4b1b      	ldr	r3, [pc, #108]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000984:	2204      	movs	r2, #4
 8000986:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000988:	4b19      	ldr	r3, [pc, #100]	@ (80009f0 <MX_FMC_Init+0x98>)
 800098a:	2210      	movs	r2, #16
 800098c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800098e:	4b18      	ldr	r3, [pc, #96]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000990:	2240      	movs	r2, #64	@ 0x40
 8000992:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000994:	4b16      	ldr	r3, [pc, #88]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000996:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800099a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800099c:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <MX_FMC_Init+0x98>)
 800099e:	2200      	movs	r2, #0
 80009a0:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80009a2:	4b13      	ldr	r3, [pc, #76]	@ (80009f0 <MX_FMC_Init+0x98>)
 80009a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80009a8:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80009aa:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <MX_FMC_Init+0x98>)
 80009ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80009b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80009b2:	4b0f      	ldr	r3, [pc, #60]	@ (80009f0 <MX_FMC_Init+0x98>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80009b8:	2302      	movs	r3, #2
 80009ba:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80009bc:	2307      	movs	r3, #7
 80009be:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80009c0:	2304      	movs	r3, #4
 80009c2:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80009c4:	2307      	movs	r3, #7
 80009c6:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80009c8:	2303      	movs	r3, #3
 80009ca:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80009cc:	2302      	movs	r3, #2
 80009ce:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80009d0:	2302      	movs	r3, #2
 80009d2:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80009d4:	1d3b      	adds	r3, r7, #4
 80009d6:	4619      	mov	r1, r3
 80009d8:	4805      	ldr	r0, [pc, #20]	@ (80009f0 <MX_FMC_Init+0x98>)
 80009da:	f008 fb2d 	bl	8009038 <HAL_SDRAM_Init>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80009e4:	f001 fcf4 	bl	80023d0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80009e8:	bf00      	nop
 80009ea:	3720      	adds	r7, #32
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	200001b8 	.word	0x200001b8
 80009f4:	a0000140 	.word	0xa0000140

080009f8 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	605a      	str	r2, [r3, #4]
 8000a06:	609a      	str	r2, [r3, #8]
 8000a08:	60da      	str	r2, [r3, #12]
 8000a0a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000a0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000af8 <HAL_FMC_MspInit+0x100>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d16d      	bne.n	8000af0 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8000a14:	4b38      	ldr	r3, [pc, #224]	@ (8000af8 <HAL_FMC_MspInit+0x100>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000a1a:	4b38      	ldr	r3, [pc, #224]	@ (8000afc <HAL_FMC_MspInit+0x104>)
 8000a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a1e:	4a37      	ldr	r2, [pc, #220]	@ (8000afc <HAL_FMC_MspInit+0x104>)
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	6393      	str	r3, [r2, #56]	@ 0x38
 8000a26:	4b35      	ldr	r3, [pc, #212]	@ (8000afc <HAL_FMC_MspInit+0x104>)
 8000a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8000a32:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8000a36:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a40:	2303      	movs	r3, #3
 8000a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a44:	230c      	movs	r3, #12
 8000a46:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	482c      	ldr	r0, [pc, #176]	@ (8000b00 <HAL_FMC_MspInit+0x108>)
 8000a4e:	f005 f999 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8000a52:	f248 1333 	movw	r3, #33075	@ 0x8133
 8000a56:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a60:	2303      	movs	r3, #3
 8000a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a64:	230c      	movs	r3, #12
 8000a66:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4825      	ldr	r0, [pc, #148]	@ (8000b04 <HAL_FMC_MspInit+0x10c>)
 8000a6e:	f005 f989 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8000a72:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8000a76:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a80:	2303      	movs	r3, #3
 8000a82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a84:	230c      	movs	r3, #12
 8000a86:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	481e      	ldr	r0, [pc, #120]	@ (8000b08 <HAL_FMC_MspInit+0x110>)
 8000a8e:	f005 f979 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000a92:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000a96:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000aa4:	230c      	movs	r3, #12
 8000aa6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4817      	ldr	r0, [pc, #92]	@ (8000b0c <HAL_FMC_MspInit+0x114>)
 8000aae:	f005 f969 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000ab2:	2328      	movs	r3, #40	@ 0x28
 8000ab4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ac2:	230c      	movs	r3, #12
 8000ac4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4811      	ldr	r0, [pc, #68]	@ (8000b10 <HAL_FMC_MspInit+0x118>)
 8000acc:	f005 f95a 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000ad0:	2308      	movs	r3, #8
 8000ad2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000adc:	2303      	movs	r3, #3
 8000ade:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ae0:	230c      	movs	r3, #12
 8000ae2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	480a      	ldr	r0, [pc, #40]	@ (8000b14 <HAL_FMC_MspInit+0x11c>)
 8000aea:	f005 f94b 	bl	8005d84 <HAL_GPIO_Init>
 8000aee:	e000      	b.n	8000af2 <HAL_FMC_MspInit+0xfa>
    return;
 8000af0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000af2:	3718      	adds	r7, #24
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	200001ec 	.word	0x200001ec
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40021800 	.word	0x40021800
 8000b08:	40020c00 	.word	0x40020c00
 8000b0c:	40021400 	.word	0x40021400
 8000b10:	40021c00 	.word	0x40021c00
 8000b14:	40020800 	.word	0x40020800

08000b18 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000b20:	f7ff ff6a 	bl	80009f8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8000b24:	bf00      	nop
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	4a07      	ldr	r2, [pc, #28]	@ (8000b58 <vApplicationGetIdleTaskMemory+0x2c>)
 8000b3c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000b3e:	68bb      	ldr	r3, [r7, #8]
 8000b40:	4a06      	ldr	r2, [pc, #24]	@ (8000b5c <vApplicationGetIdleTaskMemory+0x30>)
 8000b42:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2280      	movs	r2, #128	@ 0x80
 8000b48:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000b4a:	bf00      	nop
 8000b4c:	3714      	adds	r7, #20
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	2000037c 	.word	0x2000037c
 8000b5c:	200003d0 	.word	0x200003d0

08000b60 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000b60:	b5b0      	push	{r4, r5, r7, lr}
 8000b62:	b09c      	sub	sp, #112	@ 0x70
 8000b64:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000b66:	4b27      	ldr	r3, [pc, #156]	@ (8000c04 <MX_FREERTOS_Init+0xa4>)
 8000b68:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000b6c:	461d      	mov	r5, r3
 8000b6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b72:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b76:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000b7a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b7e:	2100      	movs	r1, #0
 8000b80:	4618      	mov	r0, r3
 8000b82:	f009 fdd0 	bl	800a726 <osThreadCreate>
 8000b86:	4603      	mov	r3, r0
 8000b88:	4a1f      	ldr	r2, [pc, #124]	@ (8000c08 <MX_FREERTOS_Init+0xa8>)
 8000b8a:	6013      	str	r3, [r2, #0]

  /* definition and creation of displayTask */
  osThreadDef(displayTask, StartDisplayTask, osPriorityNormal, 0, 1024);
 8000b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <MX_FREERTOS_Init+0xac>)
 8000b8e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000b92:	461d      	mov	r5, r3
 8000b94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b98:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8000ba0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f009 fdbd 	bl	800a726 <osThreadCreate>
 8000bac:	4603      	mov	r3, r0
 8000bae:	4a18      	ldr	r2, [pc, #96]	@ (8000c10 <MX_FREERTOS_Init+0xb0>)
 8000bb0:	6013      	str	r3, [r2, #0]

  /* definition and creation of joystickTask */
  osThreadDef(joystickTask, StartJoystickTask, osPriorityAboveNormal, 0, 128);
 8000bb2:	4b18      	ldr	r3, [pc, #96]	@ (8000c14 <MX_FREERTOS_Init+0xb4>)
 8000bb4:	f107 041c 	add.w	r4, r7, #28
 8000bb8:	461d      	mov	r5, r3
 8000bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bbe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  joystickTaskHandle = osThreadCreate(osThread(joystickTask), NULL);
 8000bc6:	f107 031c 	add.w	r3, r7, #28
 8000bca:	2100      	movs	r1, #0
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f009 fdaa 	bl	800a726 <osThreadCreate>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	4a10      	ldr	r2, [pc, #64]	@ (8000c18 <MX_FREERTOS_Init+0xb8>)
 8000bd6:	6013      	str	r3, [r2, #0]

  /* definition and creation of manageBodyParts */
  osThreadDef(manageBodyParts, StartManageBodyParts, osPriorityAboveNormal, 0, 128);
 8000bd8:	4b10      	ldr	r3, [pc, #64]	@ (8000c1c <MX_FREERTOS_Init+0xbc>)
 8000bda:	463c      	mov	r4, r7
 8000bdc:	461d      	mov	r5, r3
 8000bde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000be0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000be2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000be6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  manageBodyPartsHandle = osThreadCreate(osThread(manageBodyParts), NULL);
 8000bea:	463b      	mov	r3, r7
 8000bec:	2100      	movs	r1, #0
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f009 fd99 	bl	800a726 <osThreadCreate>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c20 <MX_FREERTOS_Init+0xc0>)
 8000bf8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000bfa:	bf00      	nop
 8000bfc:	3770      	adds	r7, #112	@ 0x70
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bdb0      	pop	{r4, r5, r7, pc}
 8000c02:	bf00      	nop
 8000c04:	0800cf1c 	.word	0x0800cf1c
 8000c08:	2000036c 	.word	0x2000036c
 8000c0c:	0800cf44 	.word	0x0800cf44
 8000c10:	20000370 	.word	0x20000370
 8000c14:	0800cf70 	.word	0x0800cf70
 8000c18:	20000374 	.word	0x20000374
 8000c1c:	0800cf9c 	.word	0x0800cf9c
 8000c20:	20000378 	.word	0x20000378

08000c24 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	f009 fdc6 	bl	800a7be <osDelay>
 8000c32:	e7fb      	b.n	8000c2c <StartDefaultTask+0x8>

08000c34 <StartDisplayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void const * argument)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b0b6      	sub	sp, #216	@ 0xd8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  /* Infinite loop */
  for(;;)
  {
    BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8000c3c:	48b3      	ldr	r0, [pc, #716]	@ (8000f0c <StartDisplayTask+0x2d8>)
 8000c3e:	f001 ffeb 	bl	8002c18 <BSP_LCD_SetTextColor>
    BSP_LCD_DrawHLine(0, 8*32, BSP_LCD_GetXSize());
 8000c42:	f001 ff51 	bl	8002ae8 <BSP_LCD_GetXSize>
 8000c46:	4603      	mov	r3, r0
 8000c48:	b29b      	uxth	r3, r3
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c50:	2000      	movs	r0, #0
 8000c52:	f002 f961 	bl	8002f18 <BSP_LCD_DrawHLine>
    BSP_LCD_DrawHLine(0, 8*32 + 1, BSP_LCD_GetXSize());
 8000c56:	f001 ff47 	bl	8002ae8 <BSP_LCD_GetXSize>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	461a      	mov	r2, r3
 8000c60:	f240 1101 	movw	r1, #257	@ 0x101
 8000c64:	2000      	movs	r0, #0
 8000c66:	f002 f957 	bl	8002f18 <BSP_LCD_DrawHLine>

    char directionText[100];
    // on affiche la direction
    switch (direction) {
 8000c6a:	4ba9      	ldr	r3, [pc, #676]	@ (8000f10 <StartDisplayTask+0x2dc>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b03      	cmp	r3, #3
 8000c70:	d826      	bhi.n	8000cc0 <StartDisplayTask+0x8c>
 8000c72:	a201      	add	r2, pc, #4	@ (adr r2, 8000c78 <StartDisplayTask+0x44>)
 8000c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c78:	08000c89 	.word	0x08000c89
 8000c7c:	08000c97 	.word	0x08000c97
 8000c80:	08000ca5 	.word	0x08000ca5
 8000c84:	08000cb3 	.word	0x08000cb3
      case Up:
        sprintf(directionText, (char *)"Direction: Up   ");
 8000c88:	f107 030c 	add.w	r3, r7, #12
 8000c8c:	49a1      	ldr	r1, [pc, #644]	@ (8000f14 <StartDisplayTask+0x2e0>)
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f00b f87e 	bl	800bd90 <siprintf>
        break;
 8000c94:	e014      	b.n	8000cc0 <StartDisplayTask+0x8c>
      case Down:
        sprintf(directionText, (char *)"Direction: Down ");
 8000c96:	f107 030c 	add.w	r3, r7, #12
 8000c9a:	499f      	ldr	r1, [pc, #636]	@ (8000f18 <StartDisplayTask+0x2e4>)
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f00b f877 	bl	800bd90 <siprintf>
        break;
 8000ca2:	e00d      	b.n	8000cc0 <StartDisplayTask+0x8c>
      case Left:
        sprintf(directionText, (char *)"Direction: Left ");
 8000ca4:	f107 030c 	add.w	r3, r7, #12
 8000ca8:	499c      	ldr	r1, [pc, #624]	@ (8000f1c <StartDisplayTask+0x2e8>)
 8000caa:	4618      	mov	r0, r3
 8000cac:	f00b f870 	bl	800bd90 <siprintf>
        break;
 8000cb0:	e006      	b.n	8000cc0 <StartDisplayTask+0x8c>
      case Right:
        sprintf(directionText, (char *)"Direction: Right");
 8000cb2:	f107 030c 	add.w	r3, r7, #12
 8000cb6:	499a      	ldr	r1, [pc, #616]	@ (8000f20 <StartDisplayTask+0x2ec>)
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f00b f869 	bl	800bd90 <siprintf>
        break;
 8000cbe:	bf00      	nop
    }
    BSP_LCD_DisplayStringAt(0, 8*32 + 2, (uint8_t *)directionText, LEFT_MODE);
 8000cc0:	f107 020c 	add.w	r2, r7, #12
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f002 f85c 	bl	8002d88 <BSP_LCD_DisplayStringAt>

    // On affiche le score a la suite de la direction
    char scoreText[100];
    sprintf(scoreText, (char *)"Score: %d", snakeSize);
 8000cd0:	4b94      	ldr	r3, [pc, #592]	@ (8000f24 <StartDisplayTask+0x2f0>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000cda:	4993      	ldr	r1, [pc, #588]	@ (8000f28 <StartDisplayTask+0x2f4>)
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f00b f857 	bl	800bd90 <siprintf>
    BSP_LCD_DisplayStringAt(200, 8*32 + 2, (uint8_t *)scoreText, LEFT_MODE);
 8000ce2:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000cec:	20c8      	movs	r0, #200	@ 0xc8
 8000cee:	f002 f84b 	bl	8002d88 <BSP_LCD_DisplayStringAt>


    // On affiche la tte du snake
    switch (headPart) {
 8000cf2:	4b8e      	ldr	r3, [pc, #568]	@ (8000f2c <StartDisplayTask+0x2f8>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b03      	cmp	r3, #3
 8000cf8:	d83a      	bhi.n	8000d70 <StartDisplayTask+0x13c>
 8000cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8000d00 <StartDisplayTask+0xcc>)
 8000cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d00:	08000d29 	.word	0x08000d29
 8000d04:	08000d11 	.word	0x08000d11
 8000d08:	08000d41 	.word	0x08000d41
 8000d0c:	08000d59 	.word	0x08000d59
      case HeadBottom:
        BSP_LCD_DrawBitmap(snakeHeadPosition[0]*32, snakeHeadPosition[1]*32, (uint8_t*)images_bmp_color_head_bottom_81CD4B_bmp);
 8000d10:	4b87      	ldr	r3, [pc, #540]	@ (8000f30 <StartDisplayTask+0x2fc>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	015b      	lsls	r3, r3, #5
 8000d16:	4618      	mov	r0, r3
 8000d18:	4b85      	ldr	r3, [pc, #532]	@ (8000f30 <StartDisplayTask+0x2fc>)
 8000d1a:	785b      	ldrb	r3, [r3, #1]
 8000d1c:	015b      	lsls	r3, r3, #5
 8000d1e:	4a85      	ldr	r2, [pc, #532]	@ (8000f34 <StartDisplayTask+0x300>)
 8000d20:	4619      	mov	r1, r3
 8000d22:	f002 f99f 	bl	8003064 <BSP_LCD_DrawBitmap>
        break;
 8000d26:	e023      	b.n	8000d70 <StartDisplayTask+0x13c>
      case HeadTop:
        BSP_LCD_DrawBitmap(snakeHeadPosition[0]*32, snakeHeadPosition[1]*32, (uint8_t*)images_bmp_color_head_top_81CD4B_bmp);
 8000d28:	4b81      	ldr	r3, [pc, #516]	@ (8000f30 <StartDisplayTask+0x2fc>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	015b      	lsls	r3, r3, #5
 8000d2e:	4618      	mov	r0, r3
 8000d30:	4b7f      	ldr	r3, [pc, #508]	@ (8000f30 <StartDisplayTask+0x2fc>)
 8000d32:	785b      	ldrb	r3, [r3, #1]
 8000d34:	015b      	lsls	r3, r3, #5
 8000d36:	4a80      	ldr	r2, [pc, #512]	@ (8000f38 <StartDisplayTask+0x304>)
 8000d38:	4619      	mov	r1, r3
 8000d3a:	f002 f993 	bl	8003064 <BSP_LCD_DrawBitmap>
        break;
 8000d3e:	e017      	b.n	8000d70 <StartDisplayTask+0x13c>
      case HeadLeft:
        BSP_LCD_DrawBitmap(snakeHeadPosition[0]*32, snakeHeadPosition[1]*32, (uint8_t*)images_bmp_color_head_left_81CD4B_bmp);
 8000d40:	4b7b      	ldr	r3, [pc, #492]	@ (8000f30 <StartDisplayTask+0x2fc>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	015b      	lsls	r3, r3, #5
 8000d46:	4618      	mov	r0, r3
 8000d48:	4b79      	ldr	r3, [pc, #484]	@ (8000f30 <StartDisplayTask+0x2fc>)
 8000d4a:	785b      	ldrb	r3, [r3, #1]
 8000d4c:	015b      	lsls	r3, r3, #5
 8000d4e:	4a7b      	ldr	r2, [pc, #492]	@ (8000f3c <StartDisplayTask+0x308>)
 8000d50:	4619      	mov	r1, r3
 8000d52:	f002 f987 	bl	8003064 <BSP_LCD_DrawBitmap>
        break;
 8000d56:	e00b      	b.n	8000d70 <StartDisplayTask+0x13c>
      case HeadRight:
        BSP_LCD_DrawBitmap(snakeHeadPosition[0]*32, snakeHeadPosition[1]*32, (uint8_t*)images_bmp_color_head_right_81CD4B_bmp);
 8000d58:	4b75      	ldr	r3, [pc, #468]	@ (8000f30 <StartDisplayTask+0x2fc>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	015b      	lsls	r3, r3, #5
 8000d5e:	4618      	mov	r0, r3
 8000d60:	4b73      	ldr	r3, [pc, #460]	@ (8000f30 <StartDisplayTask+0x2fc>)
 8000d62:	785b      	ldrb	r3, [r3, #1]
 8000d64:	015b      	lsls	r3, r3, #5
 8000d66:	4a76      	ldr	r2, [pc, #472]	@ (8000f40 <StartDisplayTask+0x30c>)
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f002 f97b 	bl	8003064 <BSP_LCD_DrawBitmap>
        break;
 8000d6e:	bf00      	nop
    }


    // On affiche le corps du snake
    for (int i = 1; i <= snakeSize; i++) {
 8000d70:	2301      	movs	r3, #1
 8000d72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000d76:	e08e      	b.n	8000e96 <StartDisplayTask+0x262>
      switch (snakeBodyParts[i]) {
 8000d78:	4a72      	ldr	r2, [pc, #456]	@ (8000f44 <StartDisplayTask+0x310>)
 8000d7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000d7e:	4413      	add	r3, r2
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b05      	cmp	r3, #5
 8000d84:	f200 8082 	bhi.w	8000e8c <StartDisplayTask+0x258>
 8000d88:	a201      	add	r2, pc, #4	@ (adr r2, 8000d90 <StartDisplayTask+0x15c>)
 8000d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d8e:	bf00      	nop
 8000d90:	08000da9 	.word	0x08000da9
 8000d94:	08000dcf 	.word	0x08000dcf
 8000d98:	08000df5 	.word	0x08000df5
 8000d9c:	08000e1b 	.word	0x08000e1b
 8000da0:	08000e41 	.word	0x08000e41
 8000da4:	08000e67 	.word	0x08000e67
        case BottomLeft:
          BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_bottom_left_81CD4B_bmp);
 8000da8:	4a67      	ldr	r2, [pc, #412]	@ (8000f48 <StartDisplayTask+0x314>)
 8000daa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000dae:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000db2:	015b      	lsls	r3, r3, #5
 8000db4:	4618      	mov	r0, r3
 8000db6:	4a64      	ldr	r2, [pc, #400]	@ (8000f48 <StartDisplayTask+0x314>)
 8000db8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	4413      	add	r3, r2
 8000dc0:	785b      	ldrb	r3, [r3, #1]
 8000dc2:	015b      	lsls	r3, r3, #5
 8000dc4:	4a61      	ldr	r2, [pc, #388]	@ (8000f4c <StartDisplayTask+0x318>)
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	f002 f94c 	bl	8003064 <BSP_LCD_DrawBitmap>
          break;
 8000dcc:	e05e      	b.n	8000e8c <StartDisplayTask+0x258>
        case BottomRight:
          BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_bottom_right_81CD4B_bmp);
 8000dce:	4a5e      	ldr	r2, [pc, #376]	@ (8000f48 <StartDisplayTask+0x314>)
 8000dd0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000dd4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000dd8:	015b      	lsls	r3, r3, #5
 8000dda:	4618      	mov	r0, r3
 8000ddc:	4a5a      	ldr	r2, [pc, #360]	@ (8000f48 <StartDisplayTask+0x314>)
 8000dde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	4413      	add	r3, r2
 8000de6:	785b      	ldrb	r3, [r3, #1]
 8000de8:	015b      	lsls	r3, r3, #5
 8000dea:	4a59      	ldr	r2, [pc, #356]	@ (8000f50 <StartDisplayTask+0x31c>)
 8000dec:	4619      	mov	r1, r3
 8000dee:	f002 f939 	bl	8003064 <BSP_LCD_DrawBitmap>
          break;
 8000df2:	e04b      	b.n	8000e8c <StartDisplayTask+0x258>
        case BottomTop:
          BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_bottom_top_81CD4B_bmp);
 8000df4:	4a54      	ldr	r2, [pc, #336]	@ (8000f48 <StartDisplayTask+0x314>)
 8000df6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000dfa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000dfe:	015b      	lsls	r3, r3, #5
 8000e00:	4618      	mov	r0, r3
 8000e02:	4a51      	ldr	r2, [pc, #324]	@ (8000f48 <StartDisplayTask+0x314>)
 8000e04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	4413      	add	r3, r2
 8000e0c:	785b      	ldrb	r3, [r3, #1]
 8000e0e:	015b      	lsls	r3, r3, #5
 8000e10:	4a50      	ldr	r2, [pc, #320]	@ (8000f54 <StartDisplayTask+0x320>)
 8000e12:	4619      	mov	r1, r3
 8000e14:	f002 f926 	bl	8003064 <BSP_LCD_DrawBitmap>
          break;
 8000e18:	e038      	b.n	8000e8c <StartDisplayTask+0x258>
        case LeftRight:
          BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_left_right_81CD4B_bmp);
 8000e1a:	4a4b      	ldr	r2, [pc, #300]	@ (8000f48 <StartDisplayTask+0x314>)
 8000e1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000e20:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000e24:	015b      	lsls	r3, r3, #5
 8000e26:	4618      	mov	r0, r3
 8000e28:	4a47      	ldr	r2, [pc, #284]	@ (8000f48 <StartDisplayTask+0x314>)
 8000e2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	4413      	add	r3, r2
 8000e32:	785b      	ldrb	r3, [r3, #1]
 8000e34:	015b      	lsls	r3, r3, #5
 8000e36:	4a48      	ldr	r2, [pc, #288]	@ (8000f58 <StartDisplayTask+0x324>)
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f002 f913 	bl	8003064 <BSP_LCD_DrawBitmap>
          break;
 8000e3e:	e025      	b.n	8000e8c <StartDisplayTask+0x258>
        case LeftTop:
          BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_left_top_81CD4B_bmp);
 8000e40:	4a41      	ldr	r2, [pc, #260]	@ (8000f48 <StartDisplayTask+0x314>)
 8000e42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000e46:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000e4a:	015b      	lsls	r3, r3, #5
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	4a3e      	ldr	r2, [pc, #248]	@ (8000f48 <StartDisplayTask+0x314>)
 8000e50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	4413      	add	r3, r2
 8000e58:	785b      	ldrb	r3, [r3, #1]
 8000e5a:	015b      	lsls	r3, r3, #5
 8000e5c:	4a3f      	ldr	r2, [pc, #252]	@ (8000f5c <StartDisplayTask+0x328>)
 8000e5e:	4619      	mov	r1, r3
 8000e60:	f002 f900 	bl	8003064 <BSP_LCD_DrawBitmap>
          break;
 8000e64:	e012      	b.n	8000e8c <StartDisplayTask+0x258>
        case RightTop:
          BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_right_top_81CD4B_bmp);
 8000e66:	4a38      	ldr	r2, [pc, #224]	@ (8000f48 <StartDisplayTask+0x314>)
 8000e68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000e6c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000e70:	015b      	lsls	r3, r3, #5
 8000e72:	4618      	mov	r0, r3
 8000e74:	4a34      	ldr	r2, [pc, #208]	@ (8000f48 <StartDisplayTask+0x314>)
 8000e76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	4413      	add	r3, r2
 8000e7e:	785b      	ldrb	r3, [r3, #1]
 8000e80:	015b      	lsls	r3, r3, #5
 8000e82:	4a37      	ldr	r2, [pc, #220]	@ (8000f60 <StartDisplayTask+0x32c>)
 8000e84:	4619      	mov	r1, r3
 8000e86:	f002 f8ed 	bl	8003064 <BSP_LCD_DrawBitmap>
          break;
 8000e8a:	bf00      	nop
    for (int i = 1; i <= snakeSize; i++) {
 8000e8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000e90:	3301      	adds	r3, #1
 8000e92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000e96:	4b23      	ldr	r3, [pc, #140]	@ (8000f24 <StartDisplayTask+0x2f0>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	f77f af69 	ble.w	8000d78 <StartDisplayTask+0x144>
      }
    }

    // On affiche la queue du snake
    switch (tailPart) {
 8000ea6:	4b2f      	ldr	r3, [pc, #188]	@ (8000f64 <StartDisplayTask+0x330>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	2b03      	cmp	r3, #3
 8000eac:	d870      	bhi.n	8000f90 <StartDisplayTask+0x35c>
 8000eae:	a201      	add	r2, pc, #4	@ (adr r2, 8000eb4 <StartDisplayTask+0x280>)
 8000eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb4:	08000ec5 	.word	0x08000ec5
 8000eb8:	08000edd 	.word	0x08000edd
 8000ebc:	08000ef5 	.word	0x08000ef5
 8000ec0:	08000f79 	.word	0x08000f79
      case TailBottom:
        BSP_LCD_DrawBitmap(snakeTailPosition[0]*32, snakeTailPosition[1]*32, (uint8_t*)images_bmp_color_tail_bottom_81CD4B_bmp);
 8000ec4:	4b28      	ldr	r3, [pc, #160]	@ (8000f68 <StartDisplayTask+0x334>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	015b      	lsls	r3, r3, #5
 8000eca:	4618      	mov	r0, r3
 8000ecc:	4b26      	ldr	r3, [pc, #152]	@ (8000f68 <StartDisplayTask+0x334>)
 8000ece:	785b      	ldrb	r3, [r3, #1]
 8000ed0:	015b      	lsls	r3, r3, #5
 8000ed2:	4a26      	ldr	r2, [pc, #152]	@ (8000f6c <StartDisplayTask+0x338>)
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f002 f8c5 	bl	8003064 <BSP_LCD_DrawBitmap>
        break;
 8000eda:	e059      	b.n	8000f90 <StartDisplayTask+0x35c>
      case TailTop:
        BSP_LCD_DrawBitmap(snakeTailPosition[0]*32, snakeTailPosition[1]*32, (uint8_t*)images_bmp_color_tail_top_81CD4B_bmp);
 8000edc:	4b22      	ldr	r3, [pc, #136]	@ (8000f68 <StartDisplayTask+0x334>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	015b      	lsls	r3, r3, #5
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	4b20      	ldr	r3, [pc, #128]	@ (8000f68 <StartDisplayTask+0x334>)
 8000ee6:	785b      	ldrb	r3, [r3, #1]
 8000ee8:	015b      	lsls	r3, r3, #5
 8000eea:	4a21      	ldr	r2, [pc, #132]	@ (8000f70 <StartDisplayTask+0x33c>)
 8000eec:	4619      	mov	r1, r3
 8000eee:	f002 f8b9 	bl	8003064 <BSP_LCD_DrawBitmap>
        break;
 8000ef2:	e04d      	b.n	8000f90 <StartDisplayTask+0x35c>
      case TailLeft:
        BSP_LCD_DrawBitmap(snakeTailPosition[0]*32, snakeTailPosition[1]*32, (uint8_t*)images_bmp_color_tail_left_81CD4B_bmp);
 8000ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f68 <StartDisplayTask+0x334>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	015b      	lsls	r3, r3, #5
 8000efa:	4618      	mov	r0, r3
 8000efc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f68 <StartDisplayTask+0x334>)
 8000efe:	785b      	ldrb	r3, [r3, #1]
 8000f00:	015b      	lsls	r3, r3, #5
 8000f02:	4a1c      	ldr	r2, [pc, #112]	@ (8000f74 <StartDisplayTask+0x340>)
 8000f04:	4619      	mov	r1, r3
 8000f06:	f002 f8ad 	bl	8003064 <BSP_LCD_DrawBitmap>
        break;
 8000f0a:	e041      	b.n	8000f90 <StartDisplayTask+0x35c>
 8000f0c:	ffa52a2a 	.word	0xffa52a2a
 8000f10:	200001f8 	.word	0x200001f8
 8000f14:	0800cfb8 	.word	0x0800cfb8
 8000f18:	0800cfcc 	.word	0x0800cfcc
 8000f1c:	0800cfe0 	.word	0x0800cfe0
 8000f20:	0800cff4 	.word	0x0800cff4
 8000f24:	20000274 	.word	0x20000274
 8000f28:	0800d008 	.word	0x0800d008
 8000f2c:	200001f9 	.word	0x200001f9
 8000f30:	20000004 	.word	0x20000004
 8000f34:	0801024c 	.word	0x0801024c
 8000f38:	08010ed8 	.word	0x08010ed8
 8000f3c:	08011b64 	.word	0x08011b64
 8000f40:	080127f0 	.word	0x080127f0
 8000f44:	200001fc 	.word	0x200001fc
 8000f48:	20000278 	.word	0x20000278
 8000f4c:	0800dca8 	.word	0x0800dca8
 8000f50:	0800e934 	.word	0x0800e934
 8000f54:	0800f5c0 	.word	0x0800f5c0
 8000f58:	0801347c 	.word	0x0801347c
 8000f5c:	08014108 	.word	0x08014108
 8000f60:	08014d94 	.word	0x08014d94
 8000f64:	20000000 	.word	0x20000000
 8000f68:	20000008 	.word	0x20000008
 8000f6c:	08015a20 	.word	0x08015a20
 8000f70:	080166ac 	.word	0x080166ac
 8000f74:	08017338 	.word	0x08017338
      case TailRight:
        BSP_LCD_DrawBitmap(snakeTailPosition[0]*32, snakeTailPosition[1]*32, (uint8_t*)images_bmp_color_tail_right_81CD4B_bmp);
 8000f78:	4b14      	ldr	r3, [pc, #80]	@ (8000fcc <StartDisplayTask+0x398>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	015b      	lsls	r3, r3, #5
 8000f7e:	4618      	mov	r0, r3
 8000f80:	4b12      	ldr	r3, [pc, #72]	@ (8000fcc <StartDisplayTask+0x398>)
 8000f82:	785b      	ldrb	r3, [r3, #1]
 8000f84:	015b      	lsls	r3, r3, #5
 8000f86:	4a12      	ldr	r2, [pc, #72]	@ (8000fd0 <StartDisplayTask+0x39c>)
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f002 f86b 	bl	8003064 <BSP_LCD_DrawBitmap>
        break;
 8000f8e:	bf00      	nop
    }

    // On efface l'ancienne queue avec un carr vert
    BSP_LCD_SetTextColor((uint32_t)0xFF81CD4B);
 8000f90:	4810      	ldr	r0, [pc, #64]	@ (8000fd4 <StartDisplayTask+0x3a0>)
 8000f92:	f001 fe41 	bl	8002c18 <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(oldTailPosition[0]*32, oldTailPosition[1]*32, 32, 32);
 8000f96:	4b10      	ldr	r3, [pc, #64]	@ (8000fd8 <StartDisplayTask+0x3a4>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	015b      	lsls	r3, r3, #5
 8000f9c:	b298      	uxth	r0, r3
 8000f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd8 <StartDisplayTask+0x3a4>)
 8000fa0:	785b      	ldrb	r3, [r3, #1]
 8000fa2:	015b      	lsls	r3, r3, #5
 8000fa4:	b299      	uxth	r1, r3
 8000fa6:	2320      	movs	r3, #32
 8000fa8:	2220      	movs	r2, #32
 8000faa:	f002 f90d 	bl	80031c8 <BSP_LCD_FillRect>

    // On affiche la pomme
    BSP_LCD_DrawBitmap(applePosition[0]*32, applePosition[1]*32, (uint8_t*)images_bmp_color_apple_81CD4B_bmp);
 8000fae:	4b0b      	ldr	r3, [pc, #44]	@ (8000fdc <StartDisplayTask+0x3a8>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	015b      	lsls	r3, r3, #5
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <StartDisplayTask+0x3a8>)
 8000fb8:	785b      	ldrb	r3, [r3, #1]
 8000fba:	015b      	lsls	r3, r3, #5
 8000fbc:	4a08      	ldr	r2, [pc, #32]	@ (8000fe0 <StartDisplayTask+0x3ac>)
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	f002 f850 	bl	8003064 <BSP_LCD_DrawBitmap>


    osDelay(100);
 8000fc4:	2064      	movs	r0, #100	@ 0x64
 8000fc6:	f009 fbfa 	bl	800a7be <osDelay>
  {
 8000fca:	e637      	b.n	8000c3c <StartDisplayTask+0x8>
 8000fcc:	20000008 	.word	0x20000008
 8000fd0:	08017fc4 	.word	0x08017fc4
 8000fd4:	ff81cd4b 	.word	0xff81cd4b
 8000fd8:	20000368 	.word	0x20000368
 8000fdc:	2000000c 	.word	0x2000000c
 8000fe0:	0800d01c 	.word	0x0800d01c

08000fe4 <StartJoystickTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartJoystickTask */
void StartJoystickTask(void const * argument)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartJoystickTask */
  /* Infinite loop */
  for(;;)
  {
    sConfig.Channel = ADC_CHANNEL_8;
 8000fec:	4b30      	ldr	r3, [pc, #192]	@ (80010b0 <StartJoystickTask+0xcc>)
 8000fee:	2208      	movs	r2, #8
 8000ff0:	601a      	str	r2, [r3, #0]
	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000ff2:	492f      	ldr	r1, [pc, #188]	@ (80010b0 <StartJoystickTask+0xcc>)
 8000ff4:	482f      	ldr	r0, [pc, #188]	@ (80010b4 <StartJoystickTask+0xd0>)
 8000ff6:	f003 fd59 	bl	8004aac <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc3);
 8000ffa:	482e      	ldr	r0, [pc, #184]	@ (80010b4 <StartJoystickTask+0xd0>)
 8000ffc:	f003 fbf0 	bl	80047e0 <HAL_ADC_Start>
	while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8001000:	bf00      	nop
 8001002:	2164      	movs	r1, #100	@ 0x64
 8001004:	482b      	ldr	r0, [pc, #172]	@ (80010b4 <StartJoystickTask+0xd0>)
 8001006:	f003 fcb9 	bl	800497c <HAL_ADC_PollForConversion>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d1f8      	bne.n	8001002 <StartJoystickTask+0x1e>
	joystick_v = HAL_ADC_GetValue(&hadc3);
 8001010:	4828      	ldr	r0, [pc, #160]	@ (80010b4 <StartJoystickTask+0xd0>)
 8001012:	f003 fd3e 	bl	8004a92 <HAL_ADC_GetValue>
 8001016:	4603      	mov	r3, r0
 8001018:	4a27      	ldr	r2, [pc, #156]	@ (80010b8 <StartJoystickTask+0xd4>)
 800101a:	6013      	str	r3, [r2, #0]

	HAL_ADC_Start(&hadc1);
 800101c:	4827      	ldr	r0, [pc, #156]	@ (80010bc <StartJoystickTask+0xd8>)
 800101e:	f003 fbdf 	bl	80047e0 <HAL_ADC_Start>
	while(HAL_ADC_PollForConversion(&hadc1, 100)!=HAL_OK);
 8001022:	bf00      	nop
 8001024:	2164      	movs	r1, #100	@ 0x64
 8001026:	4825      	ldr	r0, [pc, #148]	@ (80010bc <StartJoystickTask+0xd8>)
 8001028:	f003 fca8 	bl	800497c <HAL_ADC_PollForConversion>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1f8      	bne.n	8001024 <StartJoystickTask+0x40>
	joystick_h = HAL_ADC_GetValue(&hadc1);
 8001032:	4822      	ldr	r0, [pc, #136]	@ (80010bc <StartJoystickTask+0xd8>)
 8001034:	f003 fd2d 	bl	8004a92 <HAL_ADC_GetValue>
 8001038:	4603      	mov	r3, r0
 800103a:	4a21      	ldr	r2, [pc, #132]	@ (80010c0 <StartJoystickTask+0xdc>)
 800103c:	6013      	str	r3, [r2, #0]

    // max range of joystick is 0 to 4095

    if (joystick_v < 1000 && direction != Up) {
 800103e:	4b1e      	ldr	r3, [pc, #120]	@ (80010b8 <StartJoystickTask+0xd4>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001046:	d207      	bcs.n	8001058 <StartJoystickTask+0x74>
 8001048:	4b1e      	ldr	r3, [pc, #120]	@ (80010c4 <StartJoystickTask+0xe0>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d003      	beq.n	8001058 <StartJoystickTask+0x74>
      direction = Down;
 8001050:	4b1c      	ldr	r3, [pc, #112]	@ (80010c4 <StartJoystickTask+0xe0>)
 8001052:	2201      	movs	r2, #1
 8001054:	701a      	strb	r2, [r3, #0]
 8001056:	e027      	b.n	80010a8 <StartJoystickTask+0xc4>
    } else if (joystick_v > 3000 && direction != Down) {
 8001058:	4b17      	ldr	r3, [pc, #92]	@ (80010b8 <StartJoystickTask+0xd4>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001060:	4293      	cmp	r3, r2
 8001062:	d907      	bls.n	8001074 <StartJoystickTask+0x90>
 8001064:	4b17      	ldr	r3, [pc, #92]	@ (80010c4 <StartJoystickTask+0xe0>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d003      	beq.n	8001074 <StartJoystickTask+0x90>
      direction = Up;
 800106c:	4b15      	ldr	r3, [pc, #84]	@ (80010c4 <StartJoystickTask+0xe0>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
 8001072:	e019      	b.n	80010a8 <StartJoystickTask+0xc4>
    } else if (joystick_h < 1000 && direction != Left) {
 8001074:	4b12      	ldr	r3, [pc, #72]	@ (80010c0 <StartJoystickTask+0xdc>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800107c:	d207      	bcs.n	800108e <StartJoystickTask+0xaa>
 800107e:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <StartJoystickTask+0xe0>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b02      	cmp	r3, #2
 8001084:	d003      	beq.n	800108e <StartJoystickTask+0xaa>
      direction = Right;
 8001086:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <StartJoystickTask+0xe0>)
 8001088:	2203      	movs	r2, #3
 800108a:	701a      	strb	r2, [r3, #0]
 800108c:	e00c      	b.n	80010a8 <StartJoystickTask+0xc4>
    } else if (joystick_h > 3000 && direction != Right) {
 800108e:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <StartJoystickTask+0xdc>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001096:	4293      	cmp	r3, r2
 8001098:	d906      	bls.n	80010a8 <StartJoystickTask+0xc4>
 800109a:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <StartJoystickTask+0xe0>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b03      	cmp	r3, #3
 80010a0:	d002      	beq.n	80010a8 <StartJoystickTask+0xc4>
      direction = Left;
 80010a2:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <StartJoystickTask+0xe0>)
 80010a4:	2202      	movs	r2, #2
 80010a6:	701a      	strb	r2, [r3, #0]
    }
    osDelay(1);
 80010a8:	2001      	movs	r0, #1
 80010aa:	f009 fb88 	bl	800a7be <osDelay>
    sConfig.Channel = ADC_CHANNEL_8;
 80010ae:	e79d      	b.n	8000fec <StartJoystickTask+0x8>
 80010b0:	20000728 	.word	0x20000728
 80010b4:	2000011c 	.word	0x2000011c
 80010b8:	200001f0 	.word	0x200001f0
 80010bc:	200000d4 	.word	0x200000d4
 80010c0:	200001f4 	.word	0x200001f4
 80010c4:	200001f8 	.word	0x200001f8

080010c8 <StartManageBodyParts>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartManageBodyParts */
void StartManageBodyParts(void const * argument)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
    // remplir le tableau snakeBodyParts en fonction de snakePosition
    // on doit changer la tete et la bodyPart juste apres la tete, le reste ne change pas
    // on doit aussi faire avancer la queue
    // on avance le snake

    oldTailPosition[0] = snakeTailPosition[0];
 80010d0:	4b74      	ldr	r3, [pc, #464]	@ (80012a4 <StartManageBodyParts+0x1dc>)
 80010d2:	781a      	ldrb	r2, [r3, #0]
 80010d4:	4b74      	ldr	r3, [pc, #464]	@ (80012a8 <StartManageBodyParts+0x1e0>)
 80010d6:	701a      	strb	r2, [r3, #0]
    oldTailPosition[1] = snakeTailPosition[1];
 80010d8:	4b72      	ldr	r3, [pc, #456]	@ (80012a4 <StartManageBodyParts+0x1dc>)
 80010da:	785a      	ldrb	r2, [r3, #1]
 80010dc:	4b72      	ldr	r3, [pc, #456]	@ (80012a8 <StartManageBodyParts+0x1e0>)
 80010de:	705a      	strb	r2, [r3, #1]

    uint8_t oldHeadPosition[2] = {snakeHeadPosition[0], snakeHeadPosition[1]};
 80010e0:	4b72      	ldr	r3, [pc, #456]	@ (80012ac <StartManageBodyParts+0x1e4>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	723b      	strb	r3, [r7, #8]
 80010e6:	4b71      	ldr	r3, [pc, #452]	@ (80012ac <StartManageBodyParts+0x1e4>)
 80010e8:	785b      	ldrb	r3, [r3, #1]
 80010ea:	727b      	strb	r3, [r7, #9]


    // la tte
    switch (direction) {
 80010ec:	4b70      	ldr	r3, [pc, #448]	@ (80012b0 <StartManageBodyParts+0x1e8>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b03      	cmp	r3, #3
 80010f2:	d833      	bhi.n	800115c <StartManageBodyParts+0x94>
 80010f4:	a201      	add	r2, pc, #4	@ (adr r2, 80010fc <StartManageBodyParts+0x34>)
 80010f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010fa:	bf00      	nop
 80010fc:	0800110d 	.word	0x0800110d
 8001100:	08001121 	.word	0x08001121
 8001104:	08001135 	.word	0x08001135
 8001108:	08001149 	.word	0x08001149
      case Up:
        headPart = HeadTop;
 800110c:	4b69      	ldr	r3, [pc, #420]	@ (80012b4 <StartManageBodyParts+0x1ec>)
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]
        snakeHeadPosition[1]--;
 8001112:	4b66      	ldr	r3, [pc, #408]	@ (80012ac <StartManageBodyParts+0x1e4>)
 8001114:	785b      	ldrb	r3, [r3, #1]
 8001116:	3b01      	subs	r3, #1
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4b64      	ldr	r3, [pc, #400]	@ (80012ac <StartManageBodyParts+0x1e4>)
 800111c:	705a      	strb	r2, [r3, #1]
        break;
 800111e:	e01d      	b.n	800115c <StartManageBodyParts+0x94>
      case Down:
        headPart = HeadBottom;
 8001120:	4b64      	ldr	r3, [pc, #400]	@ (80012b4 <StartManageBodyParts+0x1ec>)
 8001122:	2201      	movs	r2, #1
 8001124:	701a      	strb	r2, [r3, #0]
        snakeHeadPosition[1]++;
 8001126:	4b61      	ldr	r3, [pc, #388]	@ (80012ac <StartManageBodyParts+0x1e4>)
 8001128:	785b      	ldrb	r3, [r3, #1]
 800112a:	3301      	adds	r3, #1
 800112c:	b2da      	uxtb	r2, r3
 800112e:	4b5f      	ldr	r3, [pc, #380]	@ (80012ac <StartManageBodyParts+0x1e4>)
 8001130:	705a      	strb	r2, [r3, #1]
        break;
 8001132:	e013      	b.n	800115c <StartManageBodyParts+0x94>
      case Left:
        headPart = HeadLeft;
 8001134:	4b5f      	ldr	r3, [pc, #380]	@ (80012b4 <StartManageBodyParts+0x1ec>)
 8001136:	2202      	movs	r2, #2
 8001138:	701a      	strb	r2, [r3, #0]
        snakeHeadPosition[0]--;
 800113a:	4b5c      	ldr	r3, [pc, #368]	@ (80012ac <StartManageBodyParts+0x1e4>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	3b01      	subs	r3, #1
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4b5a      	ldr	r3, [pc, #360]	@ (80012ac <StartManageBodyParts+0x1e4>)
 8001144:	701a      	strb	r2, [r3, #0]
        break;
 8001146:	e009      	b.n	800115c <StartManageBodyParts+0x94>
      case Right:
        headPart = HeadRight;
 8001148:	4b5a      	ldr	r3, [pc, #360]	@ (80012b4 <StartManageBodyParts+0x1ec>)
 800114a:	2203      	movs	r2, #3
 800114c:	701a      	strb	r2, [r3, #0]
        snakeHeadPosition[0]++;
 800114e:	4b57      	ldr	r3, [pc, #348]	@ (80012ac <StartManageBodyParts+0x1e4>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	3301      	adds	r3, #1
 8001154:	b2da      	uxtb	r2, r3
 8001156:	4b55      	ldr	r3, [pc, #340]	@ (80012ac <StartManageBodyParts+0x1e4>)
 8001158:	701a      	strb	r2, [r3, #0]
        break;
 800115a:	bf00      	nop
    }
    
    // on vrifie si on a mang la pomme avant de bouger le corps et la queue
    if (snakeHeadPosition[0] == applePosition[0] && snakeHeadPosition[1] == applePosition[1]) {
 800115c:	4b53      	ldr	r3, [pc, #332]	@ (80012ac <StartManageBodyParts+0x1e4>)
 800115e:	781a      	ldrb	r2, [r3, #0]
 8001160:	4b55      	ldr	r3, [pc, #340]	@ (80012b8 <StartManageBodyParts+0x1f0>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	429a      	cmp	r2, r3
 8001166:	d12d      	bne.n	80011c4 <StartManageBodyParts+0xfc>
 8001168:	4b50      	ldr	r3, [pc, #320]	@ (80012ac <StartManageBodyParts+0x1e4>)
 800116a:	785a      	ldrb	r2, [r3, #1]
 800116c:	4b52      	ldr	r3, [pc, #328]	@ (80012b8 <StartManageBodyParts+0x1f0>)
 800116e:	785b      	ldrb	r3, [r3, #1]
 8001170:	429a      	cmp	r2, r3
 8001172:	d127      	bne.n	80011c4 <StartManageBodyParts+0xfc>
      snakeSize++;
 8001174:	4b51      	ldr	r3, [pc, #324]	@ (80012bc <StartManageBodyParts+0x1f4>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	b2da      	uxtb	r2, r3
 800117c:	4b4f      	ldr	r3, [pc, #316]	@ (80012bc <StartManageBodyParts+0x1f4>)
 800117e:	701a      	strb	r2, [r3, #0]

      // il ne faut pas que la pomme apparaisse sur le snake
      applePosition[0] = rand() % gridSizeX;
 8001180:	f00a fd06 	bl	800bb90 <rand>
 8001184:	4603      	mov	r3, r0
 8001186:	220f      	movs	r2, #15
 8001188:	fb93 f1f2 	sdiv	r1, r3, r2
 800118c:	fb01 f202 	mul.w	r2, r1, r2
 8001190:	1a9b      	subs	r3, r3, r2
 8001192:	b2da      	uxtb	r2, r3
 8001194:	4b48      	ldr	r3, [pc, #288]	@ (80012b8 <StartManageBodyParts+0x1f0>)
 8001196:	701a      	strb	r2, [r3, #0]
      applePosition[1] = rand() % gridSizeY;
 8001198:	f00a fcfa 	bl	800bb90 <rand>
 800119c:	4603      	mov	r3, r0
 800119e:	2208      	movs	r2, #8
 80011a0:	fb93 f1f2 	sdiv	r1, r3, r2
 80011a4:	fb01 f202 	mul.w	r2, r1, r2
 80011a8:	1a9b      	subs	r3, r3, r2
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	4b42      	ldr	r3, [pc, #264]	@ (80012b8 <StartManageBodyParts+0x1f0>)
 80011ae:	705a      	strb	r2, [r3, #1]

      // on ajoute un bodyPart juste derrire la tte
      snakeBodyParts[0] = BottomTop;
 80011b0:	4b43      	ldr	r3, [pc, #268]	@ (80012c0 <StartManageBodyParts+0x1f8>)
 80011b2:	2202      	movs	r2, #2
 80011b4:	701a      	strb	r2, [r3, #0]
      snakeBodyPosition[0][0] = oldHeadPosition[0];
 80011b6:	7a3a      	ldrb	r2, [r7, #8]
 80011b8:	4b42      	ldr	r3, [pc, #264]	@ (80012c4 <StartManageBodyParts+0x1fc>)
 80011ba:	701a      	strb	r2, [r3, #0]
      snakeBodyPosition[0][1] = oldHeadPosition[1];
 80011bc:	7a7a      	ldrb	r2, [r7, #9]
 80011be:	4b41      	ldr	r3, [pc, #260]	@ (80012c4 <StartManageBodyParts+0x1fc>)
 80011c0:	705a      	strb	r2, [r3, #1]
    if (snakeHeadPosition[0] == applePosition[0] && snakeHeadPosition[1] == applePosition[1]) {
 80011c2:	e069      	b.n	8001298 <StartManageBodyParts+0x1d0>
    }
    else {
      // On avance le corps
      for (int i = snakeSize - 1; i > 0; i--) {
 80011c4:	4b3d      	ldr	r3, [pc, #244]	@ (80012bc <StartManageBodyParts+0x1f4>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	3b01      	subs	r3, #1
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	e020      	b.n	8001210 <StartManageBodyParts+0x148>
        snakeBodyParts[i] = snakeBodyParts[i - 1];
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	3b01      	subs	r3, #1
 80011d2:	4a3b      	ldr	r2, [pc, #236]	@ (80012c0 <StartManageBodyParts+0x1f8>)
 80011d4:	5cd1      	ldrb	r1, [r2, r3]
 80011d6:	4a3a      	ldr	r2, [pc, #232]	@ (80012c0 <StartManageBodyParts+0x1f8>)
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	4413      	add	r3, r2
 80011dc:	460a      	mov	r2, r1
 80011de:	701a      	strb	r2, [r3, #0]
        // on met a jour snakeBodyPosition
        snakeBodyPosition[i][0] = snakeBodyPosition[i - 1][0];
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	3b01      	subs	r3, #1
 80011e4:	4a37      	ldr	r2, [pc, #220]	@ (80012c4 <StartManageBodyParts+0x1fc>)
 80011e6:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
 80011ea:	4a36      	ldr	r2, [pc, #216]	@ (80012c4 <StartManageBodyParts+0x1fc>)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
        snakeBodyPosition[i][1] = snakeBodyPosition[i - 1][1];
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	3b01      	subs	r3, #1
 80011f6:	4a33      	ldr	r2, [pc, #204]	@ (80012c4 <StartManageBodyParts+0x1fc>)
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	4413      	add	r3, r2
 80011fc:	7859      	ldrb	r1, [r3, #1]
 80011fe:	4a31      	ldr	r2, [pc, #196]	@ (80012c4 <StartManageBodyParts+0x1fc>)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4413      	add	r3, r2
 8001206:	460a      	mov	r2, r1
 8001208:	705a      	strb	r2, [r3, #1]
      for (int i = snakeSize - 1; i > 0; i--) {
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	3b01      	subs	r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	2b00      	cmp	r3, #0
 8001214:	dcdb      	bgt.n	80011ce <StartManageBodyParts+0x106>
      }

      // On avance la queue
      if (snakeSize > 0) {
 8001216:	4b29      	ldr	r3, [pc, #164]	@ (80012bc <StartManageBodyParts+0x1f4>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d016      	beq.n	800124c <StartManageBodyParts+0x184>
        switch (snakeBodyParts[snakeSize - 1]) {
 800121e:	4b27      	ldr	r3, [pc, #156]	@ (80012bc <StartManageBodyParts+0x1f4>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	3b01      	subs	r3, #1
 8001224:	4a26      	ldr	r2, [pc, #152]	@ (80012c0 <StartManageBodyParts+0x1f8>)
 8001226:	5cd3      	ldrb	r3, [r2, r3]
 8001228:	2b05      	cmp	r3, #5
 800122a:	d835      	bhi.n	8001298 <StartManageBodyParts+0x1d0>
 800122c:	a201      	add	r2, pc, #4	@ (adr r2, 8001234 <StartManageBodyParts+0x16c>)
 800122e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001232:	bf00      	nop
 8001234:	08001299 	.word	0x08001299
 8001238:	08001299 	.word	0x08001299
 800123c:	08001299 	.word	0x08001299
 8001240:	08001299 	.word	0x08001299
 8001244:	08001299 	.word	0x08001299
 8001248:	08001299 	.word	0x08001299
            // TailRight ou TailTop
            break;
        }
      }
      else {
        switch (headPart) {
 800124c:	4b19      	ldr	r3, [pc, #100]	@ (80012b4 <StartManageBodyParts+0x1ec>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b03      	cmp	r3, #3
 8001252:	d81b      	bhi.n	800128c <StartManageBodyParts+0x1c4>
 8001254:	a201      	add	r2, pc, #4	@ (adr r2, 800125c <StartManageBodyParts+0x194>)
 8001256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800125a:	bf00      	nop
 800125c:	0800126d 	.word	0x0800126d
 8001260:	08001275 	.word	0x08001275
 8001264:	0800127d 	.word	0x0800127d
 8001268:	08001285 	.word	0x08001285
          case HeadTop:
            tailPart = TailTop;
 800126c:	4b16      	ldr	r3, [pc, #88]	@ (80012c8 <StartManageBodyParts+0x200>)
 800126e:	2201      	movs	r2, #1
 8001270:	701a      	strb	r2, [r3, #0]
            break;
 8001272:	e00b      	b.n	800128c <StartManageBodyParts+0x1c4>
          case HeadBottom:
            tailPart = TailBottom;
 8001274:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <StartManageBodyParts+0x200>)
 8001276:	2200      	movs	r2, #0
 8001278:	701a      	strb	r2, [r3, #0]
            break;
 800127a:	e007      	b.n	800128c <StartManageBodyParts+0x1c4>
          case HeadLeft:
            tailPart = TailLeft;
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <StartManageBodyParts+0x200>)
 800127e:	2202      	movs	r2, #2
 8001280:	701a      	strb	r2, [r3, #0]
            break;
 8001282:	e003      	b.n	800128c <StartManageBodyParts+0x1c4>
          case HeadRight:
            tailPart = TailRight;
 8001284:	4b10      	ldr	r3, [pc, #64]	@ (80012c8 <StartManageBodyParts+0x200>)
 8001286:	2203      	movs	r2, #3
 8001288:	701a      	strb	r2, [r3, #0]
            break;
 800128a:	bf00      	nop
        }
      
        snakeTailPosition[0] = oldHeadPosition[0];
 800128c:	7a3a      	ldrb	r2, [r7, #8]
 800128e:	4b05      	ldr	r3, [pc, #20]	@ (80012a4 <StartManageBodyParts+0x1dc>)
 8001290:	701a      	strb	r2, [r3, #0]
        snakeTailPosition[1] = oldHeadPosition[1];
 8001292:	7a7a      	ldrb	r2, [r7, #9]
 8001294:	4b03      	ldr	r3, [pc, #12]	@ (80012a4 <StartManageBodyParts+0x1dc>)
 8001296:	705a      	strb	r2, [r3, #1]





    osDelay(300);
 8001298:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800129c:	f009 fa8f 	bl	800a7be <osDelay>
  {
 80012a0:	e716      	b.n	80010d0 <StartManageBodyParts+0x8>
 80012a2:	bf00      	nop
 80012a4:	20000008 	.word	0x20000008
 80012a8:	20000368 	.word	0x20000368
 80012ac:	20000004 	.word	0x20000004
 80012b0:	200001f8 	.word	0x200001f8
 80012b4:	200001f9 	.word	0x200001f9
 80012b8:	2000000c 	.word	0x2000000c
 80012bc:	20000274 	.word	0x20000274
 80012c0:	200001fc 	.word	0x200001fc
 80012c4:	20000278 	.word	0x20000278
 80012c8:	20000000 	.word	0x20000000

080012cc <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 80012d6:	20c8      	movs	r0, #200	@ 0xc8
 80012d8:	f001 fb8a 	bl	80029f0 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80012dc:	f000 f9b4 	bl	8001648 <ft5336_I2C_InitializeIfRequired>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b084      	sub	sp, #16
 8001302:	af00      	add	r7, sp, #0
 8001304:	4603      	mov	r3, r0
 8001306:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8001310:	2300      	movs	r3, #0
 8001312:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8001314:	f000 f998 	bl	8001648 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8001318:	2300      	movs	r3, #0
 800131a:	73fb      	strb	r3, [r7, #15]
 800131c:	e010      	b.n	8001340 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800131e:	88fb      	ldrh	r3, [r7, #6]
 8001320:	b2db      	uxtb	r3, r3
 8001322:	21a8      	movs	r1, #168	@ 0xa8
 8001324:	4618      	mov	r0, r3
 8001326:	f001 fb45 	bl	80029b4 <TS_IO_Read>
 800132a:	4603      	mov	r3, r0
 800132c:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800132e:	7b7b      	ldrb	r3, [r7, #13]
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b51      	cmp	r3, #81	@ 0x51
 8001334:	d101      	bne.n	800133a <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8001336:	2301      	movs	r3, #1
 8001338:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	3301      	adds	r3, #1
 800133e:	73fb      	strb	r3, [r7, #15]
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	2b02      	cmp	r3, #2
 8001344:	d802      	bhi.n	800134c <ft5336_ReadID+0x4e>
 8001346:	7bbb      	ldrb	r3, [r7, #14]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d0e8      	beq.n	800131e <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 800134c:	7b7b      	ldrb	r3, [r7, #13]
 800134e:	b2db      	uxtb	r3, r3
}
 8001350:	4618      	mov	r0, r3
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8001362:	88fb      	ldrh	r3, [r7, #6]
 8001364:	4618      	mov	r0, r3
 8001366:	f000 f97f 	bl	8001668 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	4618      	mov	r0, r3
 800136e:	f000 f933 	bl	80015d8 <ft5336_TS_DisableIT>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 800138a:	88fb      	ldrh	r3, [r7, #6]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2102      	movs	r1, #2
 8001390:	4618      	mov	r0, r3
 8001392:	f001 fb0f 	bl	80029b4 <TS_IO_Read>
 8001396:	4603      	mov	r3, r0
 8001398:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	b2db      	uxtb	r3, r3
 800139e:	f003 030f 	and.w	r3, r3, #15
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	2b05      	cmp	r3, #5
 80013ac:	d901      	bls.n	80013b2 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	b2da      	uxtb	r2, r3
 80013b6:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <ft5336_TS_DetectTouch+0x50>)
 80013b8:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 80013ba:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <ft5336_TS_DetectTouch+0x50>)
 80013bc:	2200      	movs	r2, #0
 80013be:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	b2db      	uxtb	r3, r3
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	200005d0 	.word	0x200005d0

080013d0 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
 80013dc:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 80013f2:	4b6d      	ldr	r3, [pc, #436]	@ (80015a8 <ft5336_TS_GetXY+0x1d8>)
 80013f4:	789a      	ldrb	r2, [r3, #2]
 80013f6:	4b6c      	ldr	r3, [pc, #432]	@ (80015a8 <ft5336_TS_GetXY+0x1d8>)
 80013f8:	785b      	ldrb	r3, [r3, #1]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	f080 80cf 	bcs.w	800159e <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8001400:	4b69      	ldr	r3, [pc, #420]	@ (80015a8 <ft5336_TS_GetXY+0x1d8>)
 8001402:	789b      	ldrb	r3, [r3, #2]
 8001404:	2b09      	cmp	r3, #9
 8001406:	d871      	bhi.n	80014ec <ft5336_TS_GetXY+0x11c>
 8001408:	a201      	add	r2, pc, #4	@ (adr r2, 8001410 <ft5336_TS_GetXY+0x40>)
 800140a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140e:	bf00      	nop
 8001410:	08001439 	.word	0x08001439
 8001414:	0800144b 	.word	0x0800144b
 8001418:	0800145d 	.word	0x0800145d
 800141c:	0800146f 	.word	0x0800146f
 8001420:	08001481 	.word	0x08001481
 8001424:	08001493 	.word	0x08001493
 8001428:	080014a5 	.word	0x080014a5
 800142c:	080014b7 	.word	0x080014b7
 8001430:	080014c9 	.word	0x080014c9
 8001434:	080014db 	.word	0x080014db
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8001438:	2304      	movs	r3, #4
 800143a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 800143c:	2303      	movs	r3, #3
 800143e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 8001440:	2306      	movs	r3, #6
 8001442:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8001444:	2305      	movs	r3, #5
 8001446:	753b      	strb	r3, [r7, #20]
      break;
 8001448:	e051      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 800144a:	230a      	movs	r3, #10
 800144c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 800144e:	2309      	movs	r3, #9
 8001450:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 8001452:	230c      	movs	r3, #12
 8001454:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 8001456:	230b      	movs	r3, #11
 8001458:	753b      	strb	r3, [r7, #20]
      break;
 800145a:	e048      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 800145c:	2310      	movs	r3, #16
 800145e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8001460:	230f      	movs	r3, #15
 8001462:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8001464:	2312      	movs	r3, #18
 8001466:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8001468:	2311      	movs	r3, #17
 800146a:	753b      	strb	r3, [r7, #20]
      break;
 800146c:	e03f      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 800146e:	2316      	movs	r3, #22
 8001470:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 8001472:	2315      	movs	r3, #21
 8001474:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8001476:	2318      	movs	r3, #24
 8001478:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 800147a:	2317      	movs	r3, #23
 800147c:	753b      	strb	r3, [r7, #20]
      break;
 800147e:	e036      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 8001480:	231c      	movs	r3, #28
 8001482:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8001484:	231b      	movs	r3, #27
 8001486:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8001488:	231e      	movs	r3, #30
 800148a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 800148c:	231d      	movs	r3, #29
 800148e:	753b      	strb	r3, [r7, #20]
      break;
 8001490:	e02d      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8001492:	2322      	movs	r3, #34	@ 0x22
 8001494:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8001496:	2321      	movs	r3, #33	@ 0x21
 8001498:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 800149a:	2324      	movs	r3, #36	@ 0x24
 800149c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 800149e:	2323      	movs	r3, #35	@ 0x23
 80014a0:	753b      	strb	r3, [r7, #20]
      break;
 80014a2:	e024      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 80014a4:	2328      	movs	r3, #40	@ 0x28
 80014a6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 80014a8:	2327      	movs	r3, #39	@ 0x27
 80014aa:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 80014ac:	232a      	movs	r3, #42	@ 0x2a
 80014ae:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 80014b0:	2329      	movs	r3, #41	@ 0x29
 80014b2:	753b      	strb	r3, [r7, #20]
      break;
 80014b4:	e01b      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 80014b6:	232e      	movs	r3, #46	@ 0x2e
 80014b8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 80014ba:	232d      	movs	r3, #45	@ 0x2d
 80014bc:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 80014be:	2330      	movs	r3, #48	@ 0x30
 80014c0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 80014c2:	232f      	movs	r3, #47	@ 0x2f
 80014c4:	753b      	strb	r3, [r7, #20]
      break;
 80014c6:	e012      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 80014c8:	2334      	movs	r3, #52	@ 0x34
 80014ca:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 80014cc:	2333      	movs	r3, #51	@ 0x33
 80014ce:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 80014d0:	2336      	movs	r3, #54	@ 0x36
 80014d2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 80014d4:	2335      	movs	r3, #53	@ 0x35
 80014d6:	753b      	strb	r3, [r7, #20]
      break;
 80014d8:	e009      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 80014da:	233a      	movs	r3, #58	@ 0x3a
 80014dc:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 80014de:	2339      	movs	r3, #57	@ 0x39
 80014e0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 80014e2:	233c      	movs	r3, #60	@ 0x3c
 80014e4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 80014e6:	233b      	movs	r3, #59	@ 0x3b
 80014e8:	753b      	strb	r3, [r7, #20]
      break;
 80014ea:	e000      	b.n	80014ee <ft5336_TS_GetXY+0x11e>

    default :
      break;
 80014ec:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 80014ee:	89fb      	ldrh	r3, [r7, #14]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	7dfa      	ldrb	r2, [r7, #23]
 80014f4:	4611      	mov	r1, r2
 80014f6:	4618      	mov	r0, r3
 80014f8:	f001 fa5c 	bl	80029b4 <TS_IO_Read>
 80014fc:	4603      	mov	r3, r0
 80014fe:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8001500:	7cfb      	ldrb	r3, [r7, #19]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	461a      	mov	r2, r3
 8001506:	4b29      	ldr	r3, [pc, #164]	@ (80015ac <ft5336_TS_GetXY+0x1dc>)
 8001508:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800150a:	89fb      	ldrh	r3, [r7, #14]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	7dba      	ldrb	r2, [r7, #22]
 8001510:	4611      	mov	r1, r2
 8001512:	4618      	mov	r0, r3
 8001514:	f001 fa4e 	bl	80029b4 <TS_IO_Read>
 8001518:	4603      	mov	r3, r0
 800151a:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800151c:	7cfb      	ldrb	r3, [r7, #19]
 800151e:	b2db      	uxtb	r3, r3
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001526:	b21a      	sxth	r2, r3
 8001528:	4b20      	ldr	r3, [pc, #128]	@ (80015ac <ft5336_TS_GetXY+0x1dc>)
 800152a:	881b      	ldrh	r3, [r3, #0]
 800152c:	b21b      	sxth	r3, r3
 800152e:	4313      	orrs	r3, r2
 8001530:	b21b      	sxth	r3, r3
 8001532:	b29a      	uxth	r2, r3
 8001534:	4b1d      	ldr	r3, [pc, #116]	@ (80015ac <ft5336_TS_GetXY+0x1dc>)
 8001536:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8001538:	4b1c      	ldr	r3, [pc, #112]	@ (80015ac <ft5336_TS_GetXY+0x1dc>)
 800153a:	881a      	ldrh	r2, [r3, #0]
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8001540:	89fb      	ldrh	r3, [r7, #14]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	7d7a      	ldrb	r2, [r7, #21]
 8001546:	4611      	mov	r1, r2
 8001548:	4618      	mov	r0, r3
 800154a:	f001 fa33 	bl	80029b4 <TS_IO_Read>
 800154e:	4603      	mov	r3, r0
 8001550:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8001552:	7cfb      	ldrb	r3, [r7, #19]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	461a      	mov	r2, r3
 8001558:	4b14      	ldr	r3, [pc, #80]	@ (80015ac <ft5336_TS_GetXY+0x1dc>)
 800155a:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 800155c:	89fb      	ldrh	r3, [r7, #14]
 800155e:	b2db      	uxtb	r3, r3
 8001560:	7d3a      	ldrb	r2, [r7, #20]
 8001562:	4611      	mov	r1, r2
 8001564:	4618      	mov	r0, r3
 8001566:	f001 fa25 	bl	80029b4 <TS_IO_Read>
 800156a:	4603      	mov	r3, r0
 800156c:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800156e:	7cfb      	ldrb	r3, [r7, #19]
 8001570:	b2db      	uxtb	r3, r3
 8001572:	021b      	lsls	r3, r3, #8
 8001574:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001578:	b21a      	sxth	r2, r3
 800157a:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <ft5336_TS_GetXY+0x1dc>)
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	b21b      	sxth	r3, r3
 8001580:	4313      	orrs	r3, r2
 8001582:	b21b      	sxth	r3, r3
 8001584:	b29a      	uxth	r2, r3
 8001586:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <ft5336_TS_GetXY+0x1dc>)
 8001588:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 800158a:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <ft5336_TS_GetXY+0x1dc>)
 800158c:	881a      	ldrh	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8001592:	4b05      	ldr	r3, [pc, #20]	@ (80015a8 <ft5336_TS_GetXY+0x1d8>)
 8001594:	789b      	ldrb	r3, [r3, #2]
 8001596:	3301      	adds	r3, #1
 8001598:	b2da      	uxtb	r2, r3
 800159a:	4b03      	ldr	r3, [pc, #12]	@ (80015a8 <ft5336_TS_GetXY+0x1d8>)
 800159c:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 800159e:	bf00      	nop
 80015a0:	3718      	adds	r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200005d0 	.word	0x200005d0
 80015ac:	200005d4 	.word	0x200005d4

080015b0 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 80015be:	2301      	movs	r3, #1
 80015c0:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 80015c2:	88fb      	ldrh	r3, [r7, #6]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	7bfa      	ldrb	r2, [r7, #15]
 80015c8:	21a4      	movs	r1, #164	@ 0xa4
 80015ca:	4618      	mov	r0, r3
 80015cc:	f001 f9d8 	bl	8002980 <TS_IO_Write>
}
 80015d0:	bf00      	nop
 80015d2:	3710      	adds	r7, #16
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 80015e6:	2300      	movs	r3, #0
 80015e8:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 80015ea:	88fb      	ldrh	r3, [r7, #6]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	7bfa      	ldrb	r2, [r7, #15]
 80015f0:	21a4      	movs	r1, #164	@ 0xa4
 80015f2:	4618      	mov	r0, r3
 80015f4:	f001 f9c4 	bl	8002980 <TS_IO_Write>
}
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800160a:	2300      	movs	r3, #0
}
 800160c:	4618      	mov	r0, r3
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8001634:	4b03      	ldr	r3, [pc, #12]	@ (8001644 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8001636:	781b      	ldrb	r3, [r3, #0]
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	200005d0 	.word	0x200005d0

08001648 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 800164c:	f7ff fff0 	bl	8001630 <ft5336_Get_I2C_InitializedStatus>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d104      	bne.n	8001660 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8001656:	f001 f989 	bl	800296c <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 800165a:	4b02      	ldr	r3, [pc, #8]	@ (8001664 <ft5336_I2C_InitializeIfRequired+0x1c>)
 800165c:	2201      	movs	r2, #1
 800165e:	701a      	strb	r2, [r3, #0]
  }
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200005d0 	.word	0x200005d0

08001668 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8001676:	68fb      	ldr	r3, [r7, #12]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3714      	adds	r7, #20
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <MX_GPIO_Init>:
     PB1   ------> USB_OTG_HS_ULPI_D2
     PB0   ------> USB_OTG_HS_ULPI_D1
     PB11   ------> USB_OTG_HS_ULPI_D4
*/
void MX_GPIO_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b090      	sub	sp, #64	@ 0x40
 8001688:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	60da      	str	r2, [r3, #12]
 8001698:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800169a:	4baf      	ldr	r3, [pc, #700]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	4aae      	ldr	r2, [pc, #696]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016a0:	f043 0310 	orr.w	r3, r3, #16
 80016a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a6:	4bac      	ldr	r3, [pc, #688]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	f003 0310 	and.w	r3, r3, #16
 80016ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016b2:	4ba9      	ldr	r3, [pc, #676]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	4aa8      	ldr	r2, [pc, #672]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016be:	4ba6      	ldr	r3, [pc, #664]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80016c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ca:	4ba3      	ldr	r3, [pc, #652]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4aa2      	ldr	r2, [pc, #648]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016d0:	f043 0302 	orr.w	r3, r3, #2
 80016d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d6:	4ba0      	ldr	r3, [pc, #640]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	623b      	str	r3, [r7, #32]
 80016e0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016e2:	4b9d      	ldr	r3, [pc, #628]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	4a9c      	ldr	r2, [pc, #624]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016e8:	f043 0308 	orr.w	r3, r3, #8
 80016ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ee:	4b9a      	ldr	r3, [pc, #616]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	f003 0308 	and.w	r3, r3, #8
 80016f6:	61fb      	str	r3, [r7, #28]
 80016f8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fa:	4b97      	ldr	r3, [pc, #604]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	4a96      	ldr	r2, [pc, #600]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	6313      	str	r3, [r2, #48]	@ 0x30
 8001706:	4b94      	ldr	r3, [pc, #592]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	61bb      	str	r3, [r7, #24]
 8001710:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001712:	4b91      	ldr	r3, [pc, #580]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	4a90      	ldr	r2, [pc, #576]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6313      	str	r3, [r2, #48]	@ 0x30
 800171e:	4b8e      	ldr	r3, [pc, #568]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800172a:	4b8b      	ldr	r3, [pc, #556]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	4a8a      	ldr	r2, [pc, #552]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001730:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001734:	6313      	str	r3, [r2, #48]	@ 0x30
 8001736:	4b88      	ldr	r3, [pc, #544]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800173e:	613b      	str	r3, [r7, #16]
 8001740:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001742:	4b85      	ldr	r3, [pc, #532]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a84      	ldr	r2, [pc, #528]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001748:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b82      	ldr	r3, [pc, #520]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800175a:	4b7f      	ldr	r3, [pc, #508]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	4a7e      	ldr	r2, [pc, #504]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001760:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001764:	6313      	str	r3, [r2, #48]	@ 0x30
 8001766:	4b7c      	ldr	r3, [pc, #496]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001772:	4b79      	ldr	r3, [pc, #484]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	4a78      	ldr	r2, [pc, #480]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001778:	f043 0320 	orr.w	r3, r3, #32
 800177c:	6313      	str	r3, [r2, #48]	@ 0x30
 800177e:	4b76      	ldr	r3, [pc, #472]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	f003 0320 	and.w	r3, r3, #32
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800178a:	4b73      	ldr	r3, [pc, #460]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	4a72      	ldr	r2, [pc, #456]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001790:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001794:	6313      	str	r3, [r2, #48]	@ 0x30
 8001796:	4b70      	ldr	r3, [pc, #448]	@ (8001958 <MX_GPIO_Init+0x2d4>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2160      	movs	r1, #96	@ 0x60
 80017a6:	486d      	ldr	r0, [pc, #436]	@ (800195c <MX_GPIO_Init+0x2d8>)
 80017a8:	f004 fda4 	bl	80062f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80017ac:	2201      	movs	r2, #1
 80017ae:	2120      	movs	r1, #32
 80017b0:	486b      	ldr	r0, [pc, #428]	@ (8001960 <MX_GPIO_Init+0x2dc>)
 80017b2:	f004 fd9f 	bl	80062f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 80017b6:	2200      	movs	r2, #0
 80017b8:	2108      	movs	r1, #8
 80017ba:	4869      	ldr	r0, [pc, #420]	@ (8001960 <MX_GPIO_Init+0x2dc>)
 80017bc:	f004 fd9a 	bl	80062f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80017c0:	2201      	movs	r2, #1
 80017c2:	2108      	movs	r1, #8
 80017c4:	4867      	ldr	r0, [pc, #412]	@ (8001964 <MX_GPIO_Init+0x2e0>)
 80017c6:	f004 fd95 	bl	80062f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80017ca:	2201      	movs	r2, #1
 80017cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017d0:	4865      	ldr	r0, [pc, #404]	@ (8001968 <MX_GPIO_Init+0x2e4>)
 80017d2:	f004 fd8f 	bl	80062f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 80017d6:	2200      	movs	r2, #0
 80017d8:	f645 6140 	movw	r1, #24128	@ 0x5e40
 80017dc:	4863      	ldr	r0, [pc, #396]	@ (800196c <MX_GPIO_Init+0x2e8>)
 80017de:	f004 fd89 	bl	80062f4 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	21c8      	movs	r1, #200	@ 0xc8
 80017e6:	4862      	ldr	r0, [pc, #392]	@ (8001970 <MX_GPIO_Init+0x2ec>)
 80017e8:	f004 fd84 	bl	80062f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80017ec:	2308      	movs	r3, #8
 80017ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f0:	2300      	movs	r3, #0
 80017f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80017f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017fc:	4619      	mov	r1, r3
 80017fe:	4857      	ldr	r0, [pc, #348]	@ (800195c <MX_GPIO_Init+0x2d8>)
 8001800:	f004 fac0 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001804:	2304      	movs	r3, #4
 8001806:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001810:	2303      	movs	r3, #3
 8001812:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001814:	2309      	movs	r3, #9
 8001816:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001818:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800181c:	4619      	mov	r1, r3
 800181e:	484f      	ldr	r0, [pc, #316]	@ (800195c <MX_GPIO_Init+0x2d8>)
 8001820:	f004 fab0 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001824:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001828:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182a:	2302      	movs	r3, #2
 800182c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001832:	2303      	movs	r3, #3
 8001834:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001836:	230b      	movs	r3, #11
 8001838:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800183a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800183e:	4619      	mov	r1, r3
 8001840:	484b      	ldr	r0, [pc, #300]	@ (8001970 <MX_GPIO_Init+0x2ec>)
 8001842:	f004 fa9f 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001846:	f643 0323 	movw	r3, #14371	@ 0x3823
 800184a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184c:	2302      	movs	r3, #2
 800184e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001854:	2303      	movs	r3, #3
 8001856:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001858:	230a      	movs	r3, #10
 800185a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800185c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001860:	4619      	mov	r1, r3
 8001862:	4844      	ldr	r0, [pc, #272]	@ (8001974 <MX_GPIO_Init+0x2f0>)
 8001864:	f004 fa8e 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8001868:	2380      	movs	r3, #128	@ 0x80
 800186a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186c:	2302      	movs	r3, #2
 800186e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001874:	2300      	movs	r3, #0
 8001876:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8001878:	2308      	movs	r3, #8
 800187a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800187c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001880:	4619      	mov	r1, r3
 8001882:	4837      	ldr	r0, [pc, #220]	@ (8001960 <MX_GPIO_Init+0x2dc>)
 8001884:	f004 fa7e 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8001888:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800188c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188e:	2302      	movs	r3, #2
 8001890:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	2300      	movs	r3, #0
 8001894:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001896:	2303      	movs	r3, #3
 8001898:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800189a:	230c      	movs	r3, #12
 800189c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018a2:	4619      	mov	r1, r3
 80018a4:	4834      	ldr	r0, [pc, #208]	@ (8001978 <MX_GPIO_Init+0x2f4>)
 80018a6:	f004 fa6d 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PA6 */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin|GPIO_PIN_6;
 80018aa:	f248 1340 	movw	r3, #33088	@ 0x8140
 80018ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b0:	2300      	movs	r3, #0
 80018b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018bc:	4619      	mov	r1, r3
 80018be:	482f      	ldr	r0, [pc, #188]	@ (800197c <MX_GPIO_Init+0x2f8>)
 80018c0:	f004 fa60 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 80018c4:	2360      	movs	r3, #96	@ 0x60
 80018c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c8:	2301      	movs	r3, #1
 80018ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d0:	2300      	movs	r3, #0
 80018d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018d8:	4619      	mov	r1, r3
 80018da:	4820      	ldr	r0, [pc, #128]	@ (800195c <MX_GPIO_Init+0x2d8>)
 80018dc:	f004 fa52 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80018e0:	2340      	movs	r3, #64	@ 0x40
 80018e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e4:	2302      	movs	r3, #2
 80018e6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ec:	2303      	movs	r3, #3
 80018ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80018f0:	230a      	movs	r3, #10
 80018f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80018f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018f8:	4619      	mov	r1, r3
 80018fa:	481e      	ldr	r0, [pc, #120]	@ (8001974 <MX_GPIO_Init+0x2f0>)
 80018fc:	f004 fa42 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001900:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001904:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001906:	2300      	movs	r3, #0
 8001908:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800190e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001912:	4619      	mov	r1, r3
 8001914:	481a      	ldr	r0, [pc, #104]	@ (8001980 <MX_GPIO_Init+0x2fc>)
 8001916:	f004 fa35 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800191a:	2340      	movs	r3, #64	@ 0x40
 800191c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800191e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001922:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001928:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800192c:	4619      	mov	r1, r3
 800192e:	480c      	ldr	r0, [pc, #48]	@ (8001960 <MX_GPIO_Init+0x2dc>)
 8001930:	f004 fa28 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin;
 8001934:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193a:	2302      	movs	r3, #2
 800193c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001942:	2303      	movs	r3, #3
 8001944:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001946:	230a      	movs	r3, #10
 8001948:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800194e:	4619      	mov	r1, r3
 8001950:	480a      	ldr	r0, [pc, #40]	@ (800197c <MX_GPIO_Init+0x2f8>)
 8001952:	f004 fa17 	bl	8005d84 <HAL_GPIO_Init>
 8001956:	e015      	b.n	8001984 <MX_GPIO_Init+0x300>
 8001958:	40023800 	.word	0x40023800
 800195c:	40021000 	.word	0x40021000
 8001960:	40020c00 	.word	0x40020c00
 8001964:	40022800 	.word	0x40022800
 8001968:	40022000 	.word	0x40022000
 800196c:	40021c00 	.word	0x40021c00
 8001970:	40021800 	.word	0x40021800
 8001974:	40020400 	.word	0x40020400
 8001978:	40020800 	.word	0x40020800
 800197c:	40020000 	.word	0x40020000
 8001980:	40022400 	.word	0x40022400

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8001984:	23f0      	movs	r3, #240	@ 0xf0
 8001986:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001988:	2302      	movs	r3, #2
 800198a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001990:	2300      	movs	r3, #0
 8001992:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001994:	230a      	movs	r3, #10
 8001996:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001998:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800199c:	4619      	mov	r1, r3
 800199e:	4891      	ldr	r0, [pc, #580]	@ (8001be4 <MX_GPIO_Init+0x560>)
 80019a0:	f004 f9f0 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 80019a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019aa:	2302      	movs	r3, #2
 80019ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b2:	2300      	movs	r3, #0
 80019b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80019b6:	230a      	movs	r3, #10
 80019b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80019ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019be:	4619      	mov	r1, r3
 80019c0:	4889      	ldr	r0, [pc, #548]	@ (8001be8 <MX_GPIO_Init+0x564>)
 80019c2:	f004 f9df 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 80019c6:	2328      	movs	r3, #40	@ 0x28
 80019c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019da:	4619      	mov	r1, r3
 80019dc:	4883      	ldr	r0, [pc, #524]	@ (8001bec <MX_GPIO_Init+0x568>)
 80019de:	f004 f9d1 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80019e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019e8:	2300      	movs	r3, #0
 80019ea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80019f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019f4:	4619      	mov	r1, r3
 80019f6:	487e      	ldr	r0, [pc, #504]	@ (8001bf0 <MX_GPIO_Init+0x56c>)
 80019f8:	f004 f9c4 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80019fc:	2308      	movs	r3, #8
 80019fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a00:	2301      	movs	r3, #1
 8001a02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001a0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a10:	4619      	mov	r1, r3
 8001a12:	4878      	ldr	r0, [pc, #480]	@ (8001bf4 <MX_GPIO_Init+0x570>)
 8001a14:	f004 f9b6 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PGPin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|RMII_RXER_Pin;
 8001a18:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8001a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	486e      	ldr	r0, [pc, #440]	@ (8001be8 <MX_GPIO_Init+0x564>)
 8001a2e:	f004 f9a9 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001a32:	2310      	movs	r3, #16
 8001a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a36:	2300      	movs	r3, #0
 8001a38:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a3e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a42:	4619      	mov	r1, r3
 8001a44:	4869      	ldr	r0, [pc, #420]	@ (8001bec <MX_GPIO_Init+0x568>)
 8001a46:	f004 f99d 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8001a4a:	2304      	movs	r3, #4
 8001a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a56:	2303      	movs	r3, #3
 8001a58:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001a5a:	230c      	movs	r3, #12
 8001a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a62:	4619      	mov	r1, r3
 8001a64:	4861      	ldr	r0, [pc, #388]	@ (8001bec <MX_GPIO_Init+0x568>)
 8001a66:	f004 f98d 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PH13 PHPin */
  GPIO_InitStruct.Pin = TP3_Pin|GPIO_PIN_13|NC2_Pin;
 8001a6a:	f24a 0304 	movw	r3, #40964	@ 0xa004
 8001a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a70:	2300      	movs	r3, #0
 8001a72:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	485e      	ldr	r0, [pc, #376]	@ (8001bf8 <MX_GPIO_Init+0x574>)
 8001a80:	f004 f980 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 8001a84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a92:	2300      	movs	r3, #0
 8001a94:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 8001a96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4851      	ldr	r0, [pc, #324]	@ (8001be4 <MX_GPIO_Init+0x560>)
 8001a9e:	f004 f971 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin
                           PHPin PHPin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001aa2:	f645 6340 	movw	r3, #24128	@ 0x5e40
 8001aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001ab4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ab8:	4619      	mov	r1, r3
 8001aba:	484f      	ldr	r0, [pc, #316]	@ (8001bf8 <MX_GPIO_Init+0x574>)
 8001abc:	f004 f962 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001ac0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ac6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001aca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001ad0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4843      	ldr	r0, [pc, #268]	@ (8001be4 <MX_GPIO_Init+0x560>)
 8001ad8:	f004 f954 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001adc:	2310      	movs	r3, #16
 8001ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001aec:	230a      	movs	r3, #10
 8001aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001af0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001af4:	4619      	mov	r1, r3
 8001af6:	4840      	ldr	r0, [pc, #256]	@ (8001bf8 <MX_GPIO_Init+0x574>)
 8001af8:	f004 f944 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001afc:	23c8      	movs	r3, #200	@ 0xc8
 8001afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b00:	2301      	movs	r3, #1
 8001b02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b10:	4619      	mov	r1, r3
 8001b12:	4835      	ldr	r0, [pc, #212]	@ (8001be8 <MX_GPIO_Init+0x564>)
 8001b14:	f004 f936 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001b18:	2305      	movs	r3, #5
 8001b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b24:	2303      	movs	r3, #3
 8001b26:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b28:	230a      	movs	r3, #10
 8001b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b2c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b30:	4619      	mov	r1, r3
 8001b32:	482f      	ldr	r0, [pc, #188]	@ (8001bf0 <MX_GPIO_Init+0x56c>)
 8001b34:	f004 f926 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001b38:	2332      	movs	r3, #50	@ 0x32
 8001b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b48:	230b      	movs	r3, #11
 8001b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b50:	4619      	mov	r1, r3
 8001b52:	4827      	ldr	r0, [pc, #156]	@ (8001bf0 <MX_GPIO_Init+0x56c>)
 8001b54:	f004 f916 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b58:	2304      	movs	r3, #4
 8001b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b64:	2303      	movs	r3, #3
 8001b66:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001b68:	2309      	movs	r3, #9
 8001b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b70:	4619      	mov	r1, r3
 8001b72:	4822      	ldr	r0, [pc, #136]	@ (8001bfc <MX_GPIO_Init+0x578>)
 8001b74:	f004 f906 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8001b78:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b86:	2303      	movs	r3, #3
 8001b88:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001b8a:	2309      	movs	r3, #9
 8001b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b92:	4619      	mov	r1, r3
 8001b94:	4815      	ldr	r0, [pc, #84]	@ (8001bec <MX_GPIO_Init+0x568>)
 8001b96:	f004 f8f5 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001b9a:	2386      	movs	r3, #134	@ 0x86
 8001b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001baa:	230b      	movs	r3, #11
 8001bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4812      	ldr	r0, [pc, #72]	@ (8001c00 <MX_GPIO_Init+0x57c>)
 8001bb6:	f004 f8e5 	bl	8005d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001bba:	2328      	movs	r3, #40	@ 0x28
 8001bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001bca:	230a      	movs	r3, #10
 8001bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	480a      	ldr	r0, [pc, #40]	@ (8001c00 <MX_GPIO_Init+0x57c>)
 8001bd6:	f004 f8d5 	bl	8005d84 <HAL_GPIO_Init>

}
 8001bda:	bf00      	nop
 8001bdc:	3740      	adds	r7, #64	@ 0x40
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40022000 	.word	0x40022000
 8001be8:	40021800 	.word	0x40021800
 8001bec:	40020c00 	.word	0x40020c00
 8001bf0:	40020800 	.word	0x40020800
 8001bf4:	40022800 	.word	0x40022800
 8001bf8:	40021c00 	.word	0x40021c00
 8001bfc:	40020400 	.word	0x40020400
 8001c00:	40020000 	.word	0x40020000

08001c04 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c08:	4b1b      	ldr	r3, [pc, #108]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8001c7c <MX_I2C1_Init+0x78>)
 8001c0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c10:	4a1b      	ldr	r2, [pc, #108]	@ (8001c80 <MX_I2C1_Init+0x7c>)
 8001c12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c14:	4b18      	ldr	r3, [pc, #96]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c1a:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c20:	4b15      	ldr	r3, [pc, #84]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c26:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c2c:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c32:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c38:	4b0f      	ldr	r3, [pc, #60]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c3e:	480e      	ldr	r0, [pc, #56]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c40:	f004 fb72 	bl	8006328 <HAL_I2C_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c4a:	f000 fbc1 	bl	80023d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c4e:	2100      	movs	r1, #0
 8001c50:	4809      	ldr	r0, [pc, #36]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c52:	f005 f8ff 	bl	8006e54 <HAL_I2CEx_ConfigAnalogFilter>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c5c:	f000 fbb8 	bl	80023d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c60:	2100      	movs	r1, #0
 8001c62:	4805      	ldr	r0, [pc, #20]	@ (8001c78 <MX_I2C1_Init+0x74>)
 8001c64:	f005 f941 	bl	8006eea <HAL_I2CEx_ConfigDigitalFilter>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c6e:	f000 fbaf 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200005d8 	.word	0x200005d8
 8001c7c:	40005400 	.word	0x40005400
 8001c80:	00c0eaff 	.word	0x00c0eaff

08001c84 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001c88:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001cfc <MX_I2C3_Init+0x78>)
 8001c8c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001c90:	4a1b      	ldr	r2, [pc, #108]	@ (8001d00 <MX_I2C3_Init+0x7c>)
 8001c92:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001c94:	4b18      	ldr	r3, [pc, #96]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c9a:	4b17      	ldr	r3, [pc, #92]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ca0:	4b15      	ldr	r3, [pc, #84]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001ca6:	4b14      	ldr	r3, [pc, #80]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001cac:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cb2:	4b11      	ldr	r3, [pc, #68]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001cbe:	480e      	ldr	r0, [pc, #56]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001cc0:	f004 fb32 	bl	8006328 <HAL_I2C_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001cca:	f000 fb81 	bl	80023d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4809      	ldr	r0, [pc, #36]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001cd2:	f005 f8bf 	bl	8006e54 <HAL_I2CEx_ConfigAnalogFilter>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001cdc:	f000 fb78 	bl	80023d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	4805      	ldr	r0, [pc, #20]	@ (8001cf8 <MX_I2C3_Init+0x74>)
 8001ce4:	f005 f901 	bl	8006eea <HAL_I2CEx_ConfigDigitalFilter>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001cee:	f000 fb6f 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	2000062c 	.word	0x2000062c
 8001cfc:	40005c00 	.word	0x40005c00
 8001d00:	00c0eaff 	.word	0x00c0eaff

08001d04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b0ac      	sub	sp, #176	@ 0xb0
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d1c:	f107 0318 	add.w	r3, r7, #24
 8001d20:	2284      	movs	r2, #132	@ 0x84
 8001d22:	2100      	movs	r1, #0
 8001d24:	4618      	mov	r0, r3
 8001d26:	f00a f896 	bl	800be56 <memset>
  if(i2cHandle->Instance==I2C1)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a44      	ldr	r2, [pc, #272]	@ (8001e40 <HAL_I2C_MspInit+0x13c>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d13d      	bne.n	8001db0 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d34:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d38:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d3e:	f107 0318 	add.w	r3, r7, #24
 8001d42:	4618      	mov	r0, r3
 8001d44:	f006 f9b2 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001d4e:	f000 fb3f 	bl	80023d0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d52:	4b3c      	ldr	r3, [pc, #240]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	4a3b      	ldr	r2, [pc, #236]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001d58:	f043 0302 	orr.w	r3, r3, #2
 8001d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5e:	4b39      	ldr	r3, [pc, #228]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	617b      	str	r3, [r7, #20]
 8001d68:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d6a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d72:	2312      	movs	r3, #18
 8001d74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d84:	2304      	movs	r3, #4
 8001d86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d8e:	4619      	mov	r1, r3
 8001d90:	482d      	ldr	r0, [pc, #180]	@ (8001e48 <HAL_I2C_MspInit+0x144>)
 8001d92:	f003 fff7 	bl	8005d84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d96:	4b2b      	ldr	r3, [pc, #172]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9a:	4a2a      	ldr	r2, [pc, #168]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001d9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001da0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001da2:	4b28      	ldr	r3, [pc, #160]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001daa:	613b      	str	r3, [r7, #16]
 8001dac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001dae:	e042      	b.n	8001e36 <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C3)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a25      	ldr	r2, [pc, #148]	@ (8001e4c <HAL_I2C_MspInit+0x148>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d13d      	bne.n	8001e36 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001dba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001dbe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dc6:	f107 0318 	add.w	r3, r7, #24
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f006 f96e 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8001dd6:	f000 fafb 	bl	80023d0 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dda:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4a19      	ldr	r2, [pc, #100]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001de0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8001df2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001df6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dfa:	2312      	movs	r3, #18
 8001dfc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e00:	2301      	movs	r3, #1
 8001e02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e06:	2303      	movs	r3, #3
 8001e08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e0c:	2304      	movs	r3, #4
 8001e0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001e12:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e16:	4619      	mov	r1, r3
 8001e18:	480d      	ldr	r0, [pc, #52]	@ (8001e50 <HAL_I2C_MspInit+0x14c>)
 8001e1a:	f003 ffb3 	bl	8005d84 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001e1e:	4b09      	ldr	r3, [pc, #36]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e22:	4a08      	ldr	r2, [pc, #32]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001e24:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e2a:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <HAL_I2C_MspInit+0x140>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e32:	60bb      	str	r3, [r7, #8]
 8001e34:	68bb      	ldr	r3, [r7, #8]
}
 8001e36:	bf00      	nop
 8001e38:	37b0      	adds	r7, #176	@ 0xb0
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40005400 	.word	0x40005400
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40020400 	.word	0x40020400
 8001e4c:	40005c00 	.word	0x40005c00
 8001e50:	40021c00 	.word	0x40021c00

08001e54 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a15      	ldr	r2, [pc, #84]	@ (8001eb8 <HAL_I2C_MspDeInit+0x64>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d110      	bne.n	8001e88 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <HAL_I2C_MspDeInit+0x68>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6a:	4a14      	ldr	r2, [pc, #80]	@ (8001ebc <HAL_I2C_MspDeInit+0x68>)
 8001e6c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001e70:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001e72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e76:	4812      	ldr	r0, [pc, #72]	@ (8001ec0 <HAL_I2C_MspDeInit+0x6c>)
 8001e78:	f004 f930 	bl	80060dc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001e7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e80:	480f      	ldr	r0, [pc, #60]	@ (8001ec0 <HAL_I2C_MspDeInit+0x6c>)
 8001e82:	f004 f92b 	bl	80060dc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8001e86:	e013      	b.n	8001eb0 <HAL_I2C_MspDeInit+0x5c>
  else if(i2cHandle->Instance==I2C3)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec4 <HAL_I2C_MspDeInit+0x70>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d10e      	bne.n	8001eb0 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001e92:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <HAL_I2C_MspDeInit+0x68>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e96:	4a09      	ldr	r2, [pc, #36]	@ (8001ebc <HAL_I2C_MspDeInit+0x68>)
 8001e98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001e9c:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8001e9e:	2180      	movs	r1, #128	@ 0x80
 8001ea0:	4809      	ldr	r0, [pc, #36]	@ (8001ec8 <HAL_I2C_MspDeInit+0x74>)
 8001ea2:	f004 f91b 	bl	80060dc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8001ea6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001eaa:	4807      	ldr	r0, [pc, #28]	@ (8001ec8 <HAL_I2C_MspDeInit+0x74>)
 8001eac:	f004 f916 	bl	80060dc <HAL_GPIO_DeInit>
}
 8001eb0:	bf00      	nop
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40005400 	.word	0x40005400
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40020400 	.word	0x40020400
 8001ec4:	40005c00 	.word	0x40005c00
 8001ec8:	40021c00 	.word	0x40021c00

08001ecc <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08e      	sub	sp, #56	@ 0x38
 8001ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	2234      	movs	r2, #52	@ 0x34
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f009 ffbc 	bl	800be56 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001ede:	4b3a      	ldr	r3, [pc, #232]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001ee0:	4a3a      	ldr	r2, [pc, #232]	@ (8001fcc <MX_LTDC_Init+0x100>)
 8001ee2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001ee4:	4b38      	ldr	r3, [pc, #224]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001eea:	4b37      	ldr	r3, [pc, #220]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001ef0:	4b35      	ldr	r3, [pc, #212]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001ef6:	4b34      	ldr	r3, [pc, #208]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8001efc:	4b32      	ldr	r3, [pc, #200]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001efe:	2228      	movs	r2, #40	@ 0x28
 8001f00:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8001f02:	4b31      	ldr	r3, [pc, #196]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f04:	2209      	movs	r2, #9
 8001f06:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8001f08:	4b2f      	ldr	r3, [pc, #188]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f0a:	2235      	movs	r2, #53	@ 0x35
 8001f0c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8001f0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f10:	220b      	movs	r2, #11
 8001f12:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001f14:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f16:	f240 2215 	movw	r2, #533	@ 0x215
 8001f1a:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8001f1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f1e:	f240 121b 	movw	r2, #283	@ 0x11b
 8001f22:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8001f24:	4b28      	ldr	r3, [pc, #160]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f26:	f240 2235 	movw	r2, #565	@ 0x235
 8001f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8001f2c:	4b26      	ldr	r3, [pc, #152]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f2e:	f240 121d 	movw	r2, #285	@ 0x11d
 8001f32:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001f34:	4b24      	ldr	r3, [pc, #144]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001f3c:	4b22      	ldr	r3, [pc, #136]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001f44:	4b20      	ldr	r3, [pc, #128]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001f4c:	481e      	ldr	r0, [pc, #120]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001f4e:	f005 f819 	bl	8006f84 <HAL_LTDC_Init>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001f58:	f000 fa3a 	bl	80023d0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001f60:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001f64:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8001f6a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001f6e:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001f70:	2302      	movs	r3, #2
 8001f72:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001f74:	23ff      	movs	r3, #255	@ 0xff
 8001f76:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001f7c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001f80:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001f82:	2307      	movs	r3, #7
 8001f84:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8001f86:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8001f8c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8001f92:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001f96:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001faa:	1d3b      	adds	r3, r7, #4
 8001fac:	2200      	movs	r2, #0
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4805      	ldr	r0, [pc, #20]	@ (8001fc8 <MX_LTDC_Init+0xfc>)
 8001fb2:	f005 f979 	bl	80072a8 <HAL_LTDC_ConfigLayer>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001fbc:	f000 fa08 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001fc0:	bf00      	nop
 8001fc2:	3738      	adds	r7, #56	@ 0x38
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000680 	.word	0x20000680
 8001fcc:	40016800 	.word	0x40016800

08001fd0 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b0ae      	sub	sp, #184	@ 0xb8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fe8:	f107 0320 	add.w	r3, r7, #32
 8001fec:	2284      	movs	r2, #132	@ 0x84
 8001fee:	2100      	movs	r1, #0
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f009 ff30 	bl	800be56 <memset>
  if(ltdcHandle->Instance==LTDC)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a6f      	ldr	r2, [pc, #444]	@ (80021b8 <HAL_LTDC_MspInit+0x1e8>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	f040 80d6 	bne.w	80021ae <HAL_LTDC_MspInit+0x1de>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002002:	2308      	movs	r3, #8
 8002004:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8002006:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800200a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800200c:	2305      	movs	r3, #5
 800200e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002010:	2302      	movs	r3, #2
 8002012:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8002014:	2303      	movs	r3, #3
 8002016:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002018:	2301      	movs	r3, #1
 800201a:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800201c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002020:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002022:	f107 0320 	add.w	r3, r7, #32
 8002026:	4618      	mov	r0, r3
 8002028:	f006 f840 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <HAL_LTDC_MspInit+0x66>
    {
      Error_Handler();
 8002032:	f000 f9cd 	bl	80023d0 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002036:	4b61      	ldr	r3, [pc, #388]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 8002038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203a:	4a60      	ldr	r2, [pc, #384]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 800203c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002040:	6453      	str	r3, [r2, #68]	@ 0x44
 8002042:	4b5e      	ldr	r3, [pc, #376]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 8002044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002046:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800204a:	61fb      	str	r3, [r7, #28]
 800204c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800204e:	4b5b      	ldr	r3, [pc, #364]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	4a5a      	ldr	r2, [pc, #360]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 8002054:	f043 0310 	orr.w	r3, r3, #16
 8002058:	6313      	str	r3, [r2, #48]	@ 0x30
 800205a:	4b58      	ldr	r3, [pc, #352]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	61bb      	str	r3, [r7, #24]
 8002064:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002066:	4b55      	ldr	r3, [pc, #340]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	4a54      	ldr	r2, [pc, #336]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 800206c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002070:	6313      	str	r3, [r2, #48]	@ 0x30
 8002072:	4b52      	ldr	r3, [pc, #328]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800207e:	4b4f      	ldr	r3, [pc, #316]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002082:	4a4e      	ldr	r2, [pc, #312]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 8002084:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002088:	6313      	str	r3, [r2, #48]	@ 0x30
 800208a:	4b4c      	ldr	r3, [pc, #304]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002096:	4b49      	ldr	r3, [pc, #292]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a48      	ldr	r2, [pc, #288]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 800209c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b46      	ldr	r3, [pc, #280]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80020ae:	4b43      	ldr	r3, [pc, #268]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	4a42      	ldr	r2, [pc, #264]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 80020b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ba:	4b40      	ldr	r3, [pc, #256]	@ (80021bc <HAL_LTDC_MspInit+0x1ec>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c2:	60bb      	str	r3, [r7, #8]
 80020c4:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80020c6:	2310      	movs	r3, #16
 80020c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020cc:	2302      	movs	r3, #2
 80020ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d8:	2300      	movs	r3, #0
 80020da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020de:	230e      	movs	r3, #14
 80020e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80020e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80020e8:	4619      	mov	r1, r3
 80020ea:	4835      	ldr	r0, [pc, #212]	@ (80021c0 <HAL_LTDC_MspInit+0x1f0>)
 80020ec:	f003 fe4a 	bl	8005d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80020f0:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80020f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f8:	2302      	movs	r3, #2
 80020fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002104:	2300      	movs	r3, #0
 8002106:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800210a:	230e      	movs	r3, #14
 800210c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002110:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002114:	4619      	mov	r1, r3
 8002116:	482b      	ldr	r0, [pc, #172]	@ (80021c4 <HAL_LTDC_MspInit+0x1f4>)
 8002118:	f003 fe34 	bl	8005d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800211c:	23f7      	movs	r3, #247	@ 0xf7
 800211e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212e:	2300      	movs	r3, #0
 8002130:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002134:	230e      	movs	r3, #14
 8002136:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800213a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800213e:	4619      	mov	r1, r3
 8002140:	4821      	ldr	r0, [pc, #132]	@ (80021c8 <HAL_LTDC_MspInit+0x1f8>)
 8002142:	f003 fe1f 	bl	8005d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8002146:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800214a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214e:	2302      	movs	r3, #2
 8002150:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215a:	2300      	movs	r3, #0
 800215c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002160:	2309      	movs	r3, #9
 8002162:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8002166:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800216a:	4619      	mov	r1, r3
 800216c:	4817      	ldr	r0, [pc, #92]	@ (80021cc <HAL_LTDC_MspInit+0x1fc>)
 800216e:	f003 fe09 	bl	8005d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002172:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002176:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217a:	2302      	movs	r3, #2
 800217c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002186:	2300      	movs	r3, #0
 8002188:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800218c:	230e      	movs	r3, #14
 800218e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002192:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002196:	4619      	mov	r1, r3
 8002198:	480d      	ldr	r0, [pc, #52]	@ (80021d0 <HAL_LTDC_MspInit+0x200>)
 800219a:	f003 fdf3 	bl	8005d84 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800219e:	2200      	movs	r2, #0
 80021a0:	2105      	movs	r1, #5
 80021a2:	2058      	movs	r0, #88	@ 0x58
 80021a4:	f002 ff8a 	bl	80050bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80021a8:	2058      	movs	r0, #88	@ 0x58
 80021aa:	f002 ffa3 	bl	80050f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 80021ae:	bf00      	nop
 80021b0:	37b8      	adds	r7, #184	@ 0xb8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40016800 	.word	0x40016800
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40021000 	.word	0x40021000
 80021c4:	40022400 	.word	0x40022400
 80021c8:	40022800 	.word	0x40022800
 80021cc:	40021800 	.word	0x40021800
 80021d0:	40022000 	.word	0x40022000

080021d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021d4:	b598      	push	{r3, r4, r7, lr}
 80021d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021d8:	4b37      	ldr	r3, [pc, #220]	@ (80022b8 <main+0xe4>)
 80021da:	2201      	movs	r2, #1
 80021dc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80021de:	4b36      	ldr	r3, [pc, #216]	@ (80022b8 <main+0xe4>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021e4:	f002 fa67 	bl	80046b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021e8:	f000 f86e 	bl	80022c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021ec:	f7ff fa4a 	bl	8001684 <MX_GPIO_Init>
  MX_ADC3_Init();
 80021f0:	f7fe fa28 	bl	8000644 <MX_ADC3_Init>
  MX_DMA2D_Init();
 80021f4:	f7fe fb58 	bl	80008a8 <MX_DMA2D_Init>
  MX_FMC_Init();
 80021f8:	f7fe fbae 	bl	8000958 <MX_FMC_Init>
  MX_I2C1_Init();
 80021fc:	f7ff fd02 	bl	8001c04 <MX_I2C1_Init>
  MX_I2C3_Init();
 8002200:	f7ff fd40 	bl	8001c84 <MX_I2C3_Init>
  MX_LTDC_Init();
 8002204:	f7ff fe62 	bl	8001ecc <MX_LTDC_Init>
  MX_RTC_Init();
 8002208:	f000 f8e8 	bl	80023dc <MX_RTC_Init>
  MX_SPI2_Init();
 800220c:	f000 f9b8 	bl	8002580 <MX_SPI2_Init>
  MX_TIM1_Init();
 8002210:	f001 fe64 	bl	8003edc <MX_TIM1_Init>
  MX_TIM2_Init();
 8002214:	f001 feb6 	bl	8003f84 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002218:	f001 ff02 	bl	8004020 <MX_TIM3_Init>
  MX_TIM5_Init();
 800221c:	f001 ff4e 	bl	80040bc <MX_TIM5_Init>
  MX_TIM8_Init();
 8002220:	f001 ff9a 	bl	8004158 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8002224:	f002 f8ae 	bl	8004384 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8002228:	f002 f8dc 	bl	80043e4 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 800222c:	f7fe f9b8 	bl	80005a0 <MX_ADC1_Init>
  MX_DAC_Init();
 8002230:	f7fe fac8 	bl	80007c4 <MX_DAC_Init>
  MX_UART7_Init();
 8002234:	f002 f876 	bl	8004324 <MX_UART7_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8002238:	f000 fbe6 	bl	8002a08 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 800223c:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8002240:	2000      	movs	r0, #0
 8002242:	f000 fc79 	bl	8002b38 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 8002246:	f000 fc4f 	bl	8002ae8 <BSP_LCD_GetXSize>
 800224a:	4604      	mov	r4, r0
 800224c:	f000 fc60 	bl	8002b10 <BSP_LCD_GetYSize>
 8002250:	4603      	mov	r3, r0
 8002252:	fb04 f303 	mul.w	r3, r4, r3
 8002256:	f103 5340 	add.w	r3, r3, #805306368	@ 0x30000000
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4619      	mov	r1, r3
 800225e:	2001      	movs	r0, #1
 8002260:	f000 fc6a 	bl	8002b38 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_DisplayOn();
 8002264:	f001 f82a 	bl	80032bc <BSP_LCD_DisplayOn>
  BSP_LCD_SelectLayer(0);
 8002268:	2000      	movs	r0, #0
 800226a:	f000 fcc5 	bl	8002bf8 <BSP_LCD_SelectLayer>
  BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 800226e:	4813      	ldr	r0, [pc, #76]	@ (80022bc <main+0xe8>)
 8002270:	f000 fd1e 	bl	8002cb0 <BSP_LCD_Clear>
  BSP_LCD_SelectLayer(1);
 8002274:	2001      	movs	r0, #1
 8002276:	f000 fcbf 	bl	8002bf8 <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(00);
 800227a:	2000      	movs	r0, #0
 800227c:	f000 fd18 	bl	8002cb0 <BSP_LCD_Clear>
  BSP_LCD_SetFont(&Font16);
 8002280:	480f      	ldr	r0, [pc, #60]	@ (80022c0 <main+0xec>)
 8002282:	f000 fcfb 	bl	8002c7c <BSP_LCD_SetFont>
  BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8002286:	480f      	ldr	r0, [pc, #60]	@ (80022c4 <main+0xf0>)
 8002288:	f000 fcc6 	bl	8002c18 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(00);
 800228c:	2000      	movs	r0, #0
 800228e:	f000 fcdb 	bl	8002c48 <BSP_LCD_SetBackColor>

  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8002292:	f000 fc29 	bl	8002ae8 <BSP_LCD_GetXSize>
 8002296:	4603      	mov	r3, r0
 8002298:	b29c      	uxth	r4, r3
 800229a:	f000 fc39 	bl	8002b10 <BSP_LCD_GetYSize>
 800229e:	4603      	mov	r3, r0
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	4619      	mov	r1, r3
 80022a4:	4620      	mov	r0, r4
 80022a6:	f001 fc1b 	bl	8003ae0 <BSP_TS_Init>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80022aa:	f7fe fc59 	bl	8000b60 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80022ae:	f008 fa33 	bl	800a718 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80022b2:	bf00      	nop
 80022b4:	e7fd      	b.n	80022b2 <main+0xde>
 80022b6:	bf00      	nop
 80022b8:	20000728 	.word	0x20000728
 80022bc:	ff81cd4b 	.word	0xff81cd4b
 80022c0:	20000040 	.word	0x20000040
 80022c4:	ffa52a2a 	.word	0xffa52a2a

080022c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b094      	sub	sp, #80	@ 0x50
 80022cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ce:	f107 0320 	add.w	r3, r7, #32
 80022d2:	2230      	movs	r2, #48	@ 0x30
 80022d4:	2100      	movs	r1, #0
 80022d6:	4618      	mov	r0, r3
 80022d8:	f009 fdbd 	bl	800be56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022dc:	f107 030c 	add.w	r3, r7, #12
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80022ec:	f005 f9c2 	bl	8007674 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f0:	4b2c      	ldr	r3, [pc, #176]	@ (80023a4 <SystemClock_Config+0xdc>)
 80022f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f4:	4a2b      	ldr	r2, [pc, #172]	@ (80023a4 <SystemClock_Config+0xdc>)
 80022f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80022fc:	4b29      	ldr	r3, [pc, #164]	@ (80023a4 <SystemClock_Config+0xdc>)
 80022fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002308:	4b27      	ldr	r3, [pc, #156]	@ (80023a8 <SystemClock_Config+0xe0>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a26      	ldr	r2, [pc, #152]	@ (80023a8 <SystemClock_Config+0xe0>)
 800230e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002312:	6013      	str	r3, [r2, #0]
 8002314:	4b24      	ldr	r3, [pc, #144]	@ (80023a8 <SystemClock_Config+0xe0>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800231c:	607b      	str	r3, [r7, #4]
 800231e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002320:	2309      	movs	r3, #9
 8002322:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002324:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002328:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800232a:	2301      	movs	r3, #1
 800232c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800232e:	2302      	movs	r3, #2
 8002330:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002332:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002336:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002338:	2319      	movs	r3, #25
 800233a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 800233c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002340:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002342:	2302      	movs	r3, #2
 8002344:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002346:	2309      	movs	r3, #9
 8002348:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800234a:	f107 0320 	add.w	r3, r7, #32
 800234e:	4618      	mov	r0, r3
 8002350:	f005 f9f0 	bl	8007734 <HAL_RCC_OscConfig>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800235a:	f000 f839 	bl	80023d0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800235e:	f005 f999 	bl	8007694 <HAL_PWREx_EnableOverDrive>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8002368:	f000 f832 	bl	80023d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800236c:	230f      	movs	r3, #15
 800236e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002370:	2302      	movs	r3, #2
 8002372:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002378:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800237c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800237e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002382:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8002384:	f107 030c 	add.w	r3, r7, #12
 8002388:	2106      	movs	r1, #6
 800238a:	4618      	mov	r0, r3
 800238c:	f005 fc76 	bl	8007c7c <HAL_RCC_ClockConfig>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8002396:	f000 f81b 	bl	80023d0 <Error_Handler>
  }
}
 800239a:	bf00      	nop
 800239c:	3750      	adds	r7, #80	@ 0x50
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40007000 	.word	0x40007000

080023ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a04      	ldr	r2, [pc, #16]	@ (80023cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d101      	bne.n	80023c2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80023be:	f002 f987 	bl	80046d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40001000 	.word	0x40001000

080023d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023d4:	b672      	cpsid	i
}
 80023d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023d8:	bf00      	nop
 80023da:	e7fd      	b.n	80023d8 <Error_Handler+0x8>

080023dc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b090      	sub	sp, #64	@ 0x40
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80023e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]
 80023f0:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80023f2:	2300      	movs	r3, #0
 80023f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80023f6:	463b      	mov	r3, r7
 80023f8:	2228      	movs	r2, #40	@ 0x28
 80023fa:	2100      	movs	r1, #0
 80023fc:	4618      	mov	r0, r3
 80023fe:	f009 fd2a 	bl	800be56 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002402:	4b46      	ldr	r3, [pc, #280]	@ (800251c <MX_RTC_Init+0x140>)
 8002404:	4a46      	ldr	r2, [pc, #280]	@ (8002520 <MX_RTC_Init+0x144>)
 8002406:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002408:	4b44      	ldr	r3, [pc, #272]	@ (800251c <MX_RTC_Init+0x140>)
 800240a:	2200      	movs	r2, #0
 800240c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800240e:	4b43      	ldr	r3, [pc, #268]	@ (800251c <MX_RTC_Init+0x140>)
 8002410:	227f      	movs	r2, #127	@ 0x7f
 8002412:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002414:	4b41      	ldr	r3, [pc, #260]	@ (800251c <MX_RTC_Init+0x140>)
 8002416:	22ff      	movs	r2, #255	@ 0xff
 8002418:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800241a:	4b40      	ldr	r3, [pc, #256]	@ (800251c <MX_RTC_Init+0x140>)
 800241c:	2200      	movs	r2, #0
 800241e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002420:	4b3e      	ldr	r3, [pc, #248]	@ (800251c <MX_RTC_Init+0x140>)
 8002422:	2200      	movs	r2, #0
 8002424:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002426:	4b3d      	ldr	r3, [pc, #244]	@ (800251c <MX_RTC_Init+0x140>)
 8002428:	2200      	movs	r2, #0
 800242a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800242c:	483b      	ldr	r0, [pc, #236]	@ (800251c <MX_RTC_Init+0x140>)
 800242e:	f006 fa2d 	bl	800888c <HAL_RTC_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8002438:	f7ff ffca 	bl	80023d0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800243c:	2300      	movs	r3, #0
 800243e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8002442:	2300      	movs	r3, #0
 8002444:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8002448:	2300      	movs	r3, #0
 800244a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800244e:	2300      	movs	r3, #0
 8002450:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002452:	2300      	movs	r3, #0
 8002454:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002456:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800245a:	2201      	movs	r2, #1
 800245c:	4619      	mov	r1, r3
 800245e:	482f      	ldr	r0, [pc, #188]	@ (800251c <MX_RTC_Init+0x140>)
 8002460:	f006 fa98 	bl	8008994 <HAL_RTC_SetTime>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_RTC_Init+0x92>
  {
    Error_Handler();
 800246a:	f7ff ffb1 	bl	80023d0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800246e:	2301      	movs	r3, #1
 8002470:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8002474:	2301      	movs	r3, #1
 8002476:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 800247a:	2301      	movs	r3, #1
 800247c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8002480:	2300      	movs	r3, #0
 8002482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002486:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800248a:	2201      	movs	r2, #1
 800248c:	4619      	mov	r1, r3
 800248e:	4823      	ldr	r0, [pc, #140]	@ (800251c <MX_RTC_Init+0x140>)
 8002490:	f006 fb1a 	bl	8008ac8 <HAL_RTC_SetDate>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800249a:	f7ff ff99 	bl	80023d0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800249e:	2300      	movs	r3, #0
 80024a0:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80024a2:	2300      	movs	r3, #0
 80024a4:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80024a6:	2300      	movs	r3, #0
 80024a8:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80024aa:	2300      	movs	r3, #0
 80024ac:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80024ae:	2300      	movs	r3, #0
 80024b0:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80024b2:	2300      	movs	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80024b6:	2300      	movs	r3, #0
 80024b8:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80024be:	2300      	movs	r3, #0
 80024c0:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80024c2:	2301      	movs	r3, #1
 80024c4:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80024c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024cc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80024ce:	463b      	mov	r3, r7
 80024d0:	2201      	movs	r2, #1
 80024d2:	4619      	mov	r1, r3
 80024d4:	4811      	ldr	r0, [pc, #68]	@ (800251c <MX_RTC_Init+0x140>)
 80024d6:	f006 fb7b 	bl	8008bd0 <HAL_RTC_SetAlarm>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80024e0:	f7ff ff76 	bl	80023d0 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 80024e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024e8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80024ea:	463b      	mov	r3, r7
 80024ec:	2201      	movs	r2, #1
 80024ee:	4619      	mov	r1, r3
 80024f0:	480a      	ldr	r0, [pc, #40]	@ (800251c <MX_RTC_Init+0x140>)
 80024f2:	f006 fb6d 	bl	8008bd0 <HAL_RTC_SetAlarm>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 80024fc:	f7ff ff68 	bl	80023d0 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8002500:	2202      	movs	r2, #2
 8002502:	2100      	movs	r1, #0
 8002504:	4805      	ldr	r0, [pc, #20]	@ (800251c <MX_RTC_Init+0x140>)
 8002506:	f006 fd2f 	bl	8008f68 <HAL_RTCEx_SetTimeStamp>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8002510:	f7ff ff5e 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002514:	bf00      	nop
 8002516:	3740      	adds	r7, #64	@ 0x40
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	20000738 	.word	0x20000738
 8002520:	40002800 	.word	0x40002800

08002524 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b0a4      	sub	sp, #144	@ 0x90
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800252c:	f107 030c 	add.w	r3, r7, #12
 8002530:	2284      	movs	r2, #132	@ 0x84
 8002532:	2100      	movs	r1, #0
 8002534:	4618      	mov	r0, r3
 8002536:	f009 fc8e 	bl	800be56 <memset>
  if(rtcHandle->Instance==RTC)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a0e      	ldr	r2, [pc, #56]	@ (8002578 <HAL_RTC_MspInit+0x54>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d114      	bne.n	800256e <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002544:	2320      	movs	r3, #32
 8002546:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002548:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800254c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800254e:	f107 030c 	add.w	r3, r7, #12
 8002552:	4618      	mov	r0, r3
 8002554:	f005 fdaa 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800255e:	f7ff ff37 	bl	80023d0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002562:	4b06      	ldr	r3, [pc, #24]	@ (800257c <HAL_RTC_MspInit+0x58>)
 8002564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002566:	4a05      	ldr	r2, [pc, #20]	@ (800257c <HAL_RTC_MspInit+0x58>)
 8002568:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800256c:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800256e:	bf00      	nop
 8002570:	3790      	adds	r7, #144	@ 0x90
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40002800 	.word	0x40002800
 800257c:	40023800 	.word	0x40023800

08002580 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002584:	4b1b      	ldr	r3, [pc, #108]	@ (80025f4 <MX_SPI2_Init+0x74>)
 8002586:	4a1c      	ldr	r2, [pc, #112]	@ (80025f8 <MX_SPI2_Init+0x78>)
 8002588:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800258a:	4b1a      	ldr	r3, [pc, #104]	@ (80025f4 <MX_SPI2_Init+0x74>)
 800258c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002590:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002592:	4b18      	ldr	r3, [pc, #96]	@ (80025f4 <MX_SPI2_Init+0x74>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002598:	4b16      	ldr	r3, [pc, #88]	@ (80025f4 <MX_SPI2_Init+0x74>)
 800259a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800259e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025a0:	4b14      	ldr	r3, [pc, #80]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025a6:	4b13      	ldr	r3, [pc, #76]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80025ac:	4b11      	ldr	r3, [pc, #68]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025ae:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80025b2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025b4:	4b0f      	ldr	r3, [pc, #60]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025ba:	4b0e      	ldr	r3, [pc, #56]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025bc:	2200      	movs	r2, #0
 80025be:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80025c0:	4b0c      	ldr	r3, [pc, #48]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025c6:	4b0b      	ldr	r3, [pc, #44]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80025cc:	4b09      	ldr	r3, [pc, #36]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025ce:	2207      	movs	r2, #7
 80025d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80025d2:	4b08      	ldr	r3, [pc, #32]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025d8:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025da:	2208      	movs	r2, #8
 80025dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80025de:	4805      	ldr	r0, [pc, #20]	@ (80025f4 <MX_SPI2_Init+0x74>)
 80025e0:	f006 fdbb 	bl	800915a <HAL_SPI_Init>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80025ea:	f7ff fef1 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000758 	.word	0x20000758
 80025f8:	40003800 	.word	0x40003800

080025fc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08a      	sub	sp, #40	@ 0x28
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002604:	f107 0314 	add.w	r3, r7, #20
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	609a      	str	r2, [r3, #8]
 8002610:	60da      	str	r2, [r3, #12]
 8002612:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a25      	ldr	r2, [pc, #148]	@ (80026b0 <HAL_SPI_MspInit+0xb4>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d144      	bne.n	80026a8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800261e:	4b25      	ldr	r3, [pc, #148]	@ (80026b4 <HAL_SPI_MspInit+0xb8>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	4a24      	ldr	r2, [pc, #144]	@ (80026b4 <HAL_SPI_MspInit+0xb8>)
 8002624:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002628:	6413      	str	r3, [r2, #64]	@ 0x40
 800262a:	4b22      	ldr	r3, [pc, #136]	@ (80026b4 <HAL_SPI_MspInit+0xb8>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002632:	613b      	str	r3, [r7, #16]
 8002634:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002636:	4b1f      	ldr	r3, [pc, #124]	@ (80026b4 <HAL_SPI_MspInit+0xb8>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	4a1e      	ldr	r2, [pc, #120]	@ (80026b4 <HAL_SPI_MspInit+0xb8>)
 800263c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002640:	6313      	str	r3, [r2, #48]	@ 0x30
 8002642:	4b1c      	ldr	r3, [pc, #112]	@ (80026b4 <HAL_SPI_MspInit+0xb8>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800264e:	4b19      	ldr	r3, [pc, #100]	@ (80026b4 <HAL_SPI_MspInit+0xb8>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	4a18      	ldr	r2, [pc, #96]	@ (80026b4 <HAL_SPI_MspInit+0xb8>)
 8002654:	f043 0302 	orr.w	r3, r3, #2
 8002658:	6313      	str	r3, [r2, #48]	@ 0x30
 800265a:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <HAL_SPI_MspInit+0xb8>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8002666:	2303      	movs	r3, #3
 8002668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266a:	2302      	movs	r3, #2
 800266c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002672:	2303      	movs	r3, #3
 8002674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002676:	2305      	movs	r3, #5
 8002678:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800267a:	f107 0314 	add.w	r3, r7, #20
 800267e:	4619      	mov	r1, r3
 8002680:	480d      	ldr	r0, [pc, #52]	@ (80026b8 <HAL_SPI_MspInit+0xbc>)
 8002682:	f003 fb7f 	bl	8005d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002686:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800268a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268c:	2302      	movs	r3, #2
 800268e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002690:	2300      	movs	r3, #0
 8002692:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002694:	2300      	movs	r3, #0
 8002696:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002698:	2305      	movs	r3, #5
 800269a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800269c:	f107 0314 	add.w	r3, r7, #20
 80026a0:	4619      	mov	r1, r3
 80026a2:	4806      	ldr	r0, [pc, #24]	@ (80026bc <HAL_SPI_MspInit+0xc0>)
 80026a4:	f003 fb6e 	bl	8005d84 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80026a8:	bf00      	nop
 80026aa:	3728      	adds	r7, #40	@ 0x28
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40003800 	.word	0x40003800
 80026b4:	40023800 	.word	0x40023800
 80026b8:	40022000 	.word	0x40022000
 80026bc:	40020400 	.word	0x40020400

080026c0 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08c      	sub	sp, #48	@ 0x30
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a51      	ldr	r2, [pc, #324]	@ (8002810 <I2Cx_MspInit+0x150>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d14d      	bne.n	800276c <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80026d0:	4b50      	ldr	r3, [pc, #320]	@ (8002814 <I2Cx_MspInit+0x154>)
 80026d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002814 <I2Cx_MspInit+0x154>)
 80026d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026da:	6313      	str	r3, [r2, #48]	@ 0x30
 80026dc:	4b4d      	ldr	r3, [pc, #308]	@ (8002814 <I2Cx_MspInit+0x154>)
 80026de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026e4:	61bb      	str	r3, [r7, #24]
 80026e6:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80026e8:	2380      	movs	r3, #128	@ 0x80
 80026ea:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80026ec:	2312      	movs	r3, #18
 80026ee:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80026f4:	2302      	movs	r3, #2
 80026f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80026f8:	2304      	movs	r3, #4
 80026fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80026fc:	f107 031c 	add.w	r3, r7, #28
 8002700:	4619      	mov	r1, r3
 8002702:	4845      	ldr	r0, [pc, #276]	@ (8002818 <I2Cx_MspInit+0x158>)
 8002704:	f003 fb3e 	bl	8005d84 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8002708:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800270c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800270e:	f107 031c 	add.w	r3, r7, #28
 8002712:	4619      	mov	r1, r3
 8002714:	4840      	ldr	r0, [pc, #256]	@ (8002818 <I2Cx_MspInit+0x158>)
 8002716:	f003 fb35 	bl	8005d84 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800271a:	4b3e      	ldr	r3, [pc, #248]	@ (8002814 <I2Cx_MspInit+0x154>)
 800271c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271e:	4a3d      	ldr	r2, [pc, #244]	@ (8002814 <I2Cx_MspInit+0x154>)
 8002720:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002724:	6413      	str	r3, [r2, #64]	@ 0x40
 8002726:	4b3b      	ldr	r3, [pc, #236]	@ (8002814 <I2Cx_MspInit+0x154>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800272e:	617b      	str	r3, [r7, #20]
 8002730:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8002732:	4b38      	ldr	r3, [pc, #224]	@ (8002814 <I2Cx_MspInit+0x154>)
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	4a37      	ldr	r2, [pc, #220]	@ (8002814 <I2Cx_MspInit+0x154>)
 8002738:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800273c:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 800273e:	4b35      	ldr	r3, [pc, #212]	@ (8002814 <I2Cx_MspInit+0x154>)
 8002740:	6a1b      	ldr	r3, [r3, #32]
 8002742:	4a34      	ldr	r2, [pc, #208]	@ (8002814 <I2Cx_MspInit+0x154>)
 8002744:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002748:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800274a:	2200      	movs	r2, #0
 800274c:	210f      	movs	r1, #15
 800274e:	2048      	movs	r0, #72	@ 0x48
 8002750:	f002 fcb4 	bl	80050bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8002754:	2048      	movs	r0, #72	@ 0x48
 8002756:	f002 fccd 	bl	80050f4 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800275a:	2200      	movs	r2, #0
 800275c:	210f      	movs	r1, #15
 800275e:	2049      	movs	r0, #73	@ 0x49
 8002760:	f002 fcac 	bl	80050bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8002764:	2049      	movs	r0, #73	@ 0x49
 8002766:	f002 fcc5 	bl	80050f4 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800276a:	e04d      	b.n	8002808 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800276c:	4b29      	ldr	r3, [pc, #164]	@ (8002814 <I2Cx_MspInit+0x154>)
 800276e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002770:	4a28      	ldr	r2, [pc, #160]	@ (8002814 <I2Cx_MspInit+0x154>)
 8002772:	f043 0302 	orr.w	r3, r3, #2
 8002776:	6313      	str	r3, [r2, #48]	@ 0x30
 8002778:	4b26      	ldr	r3, [pc, #152]	@ (8002814 <I2Cx_MspInit+0x154>)
 800277a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277c:	f003 0302 	and.w	r3, r3, #2
 8002780:	613b      	str	r3, [r7, #16]
 8002782:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8002784:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002788:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800278a:	2312      	movs	r3, #18
 800278c:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002792:	2302      	movs	r3, #2
 8002794:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8002796:	2304      	movs	r3, #4
 8002798:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800279a:	f107 031c 	add.w	r3, r7, #28
 800279e:	4619      	mov	r1, r3
 80027a0:	481e      	ldr	r0, [pc, #120]	@ (800281c <I2Cx_MspInit+0x15c>)
 80027a2:	f003 faef 	bl	8005d84 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80027a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80027ac:	f107 031c 	add.w	r3, r7, #28
 80027b0:	4619      	mov	r1, r3
 80027b2:	481a      	ldr	r0, [pc, #104]	@ (800281c <I2Cx_MspInit+0x15c>)
 80027b4:	f003 fae6 	bl	8005d84 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80027b8:	4b16      	ldr	r3, [pc, #88]	@ (8002814 <I2Cx_MspInit+0x154>)
 80027ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027bc:	4a15      	ldr	r2, [pc, #84]	@ (8002814 <I2Cx_MspInit+0x154>)
 80027be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80027c4:	4b13      	ldr	r3, [pc, #76]	@ (8002814 <I2Cx_MspInit+0x154>)
 80027c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80027d0:	4b10      	ldr	r3, [pc, #64]	@ (8002814 <I2Cx_MspInit+0x154>)
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	4a0f      	ldr	r2, [pc, #60]	@ (8002814 <I2Cx_MspInit+0x154>)
 80027d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027da:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80027dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002814 <I2Cx_MspInit+0x154>)
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002814 <I2Cx_MspInit+0x154>)
 80027e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80027e6:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80027e8:	2200      	movs	r2, #0
 80027ea:	210f      	movs	r1, #15
 80027ec:	201f      	movs	r0, #31
 80027ee:	f002 fc65 	bl	80050bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80027f2:	201f      	movs	r0, #31
 80027f4:	f002 fc7e 	bl	80050f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80027f8:	2200      	movs	r2, #0
 80027fa:	210f      	movs	r1, #15
 80027fc:	2020      	movs	r0, #32
 80027fe:	f002 fc5d 	bl	80050bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8002802:	2020      	movs	r0, #32
 8002804:	f002 fc76 	bl	80050f4 <HAL_NVIC_EnableIRQ>
}
 8002808:	bf00      	nop
 800280a:	3730      	adds	r7, #48	@ 0x30
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	200007bc 	.word	0x200007bc
 8002814:	40023800 	.word	0x40023800
 8002818:	40021c00 	.word	0x40021c00
 800281c:	40020400 	.word	0x40020400

08002820 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f004 f86b 	bl	8006904 <HAL_I2C_GetState>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d125      	bne.n	8002880 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a14      	ldr	r2, [pc, #80]	@ (8002888 <I2Cx_Init+0x68>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d103      	bne.n	8002844 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a13      	ldr	r2, [pc, #76]	@ (800288c <I2Cx_Init+0x6c>)
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	e002      	b.n	800284a <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a12      	ldr	r2, [pc, #72]	@ (8002890 <I2Cx_Init+0x70>)
 8002848:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a11      	ldr	r2, [pc, #68]	@ (8002894 <I2Cx_Init+0x74>)
 800284e:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2201      	movs	r2, #1
 800285a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f7ff ff23 	bl	80026c0 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f003 fd54 	bl	8006328 <HAL_I2C_Init>
  }
}
 8002880:	bf00      	nop
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	200007bc 	.word	0x200007bc
 800288c:	40005c00 	.word	0x40005c00
 8002890:	40005400 	.word	0x40005400
 8002894:	40912732 	.word	0x40912732

08002898 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08a      	sub	sp, #40	@ 0x28
 800289c:	af04      	add	r7, sp, #16
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	4608      	mov	r0, r1
 80028a2:	4611      	mov	r1, r2
 80028a4:	461a      	mov	r2, r3
 80028a6:	4603      	mov	r3, r0
 80028a8:	72fb      	strb	r3, [r7, #11]
 80028aa:	460b      	mov	r3, r1
 80028ac:	813b      	strh	r3, [r7, #8]
 80028ae:	4613      	mov	r3, r2
 80028b0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80028b2:	2300      	movs	r3, #0
 80028b4:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80028b6:	7afb      	ldrb	r3, [r7, #11]
 80028b8:	b299      	uxth	r1, r3
 80028ba:	88f8      	ldrh	r0, [r7, #6]
 80028bc:	893a      	ldrh	r2, [r7, #8]
 80028be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028c2:	9302      	str	r3, [sp, #8]
 80028c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80028c6:	9301      	str	r3, [sp, #4]
 80028c8:	6a3b      	ldr	r3, [r7, #32]
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	4603      	mov	r3, r0
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f003 fefe 	bl	80066d0 <HAL_I2C_Mem_Read>
 80028d4:	4603      	mov	r3, r0
 80028d6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80028d8:	7dfb      	ldrb	r3, [r7, #23]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d004      	beq.n	80028e8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80028de:	7afb      	ldrb	r3, [r7, #11]
 80028e0:	4619      	mov	r1, r3
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 f832 	bl	800294c <I2Cx_Error>
  }
  return status;    
 80028e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3718      	adds	r7, #24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b08a      	sub	sp, #40	@ 0x28
 80028f6:	af04      	add	r7, sp, #16
 80028f8:	60f8      	str	r0, [r7, #12]
 80028fa:	4608      	mov	r0, r1
 80028fc:	4611      	mov	r1, r2
 80028fe:	461a      	mov	r2, r3
 8002900:	4603      	mov	r3, r0
 8002902:	72fb      	strb	r3, [r7, #11]
 8002904:	460b      	mov	r3, r1
 8002906:	813b      	strh	r3, [r7, #8]
 8002908:	4613      	mov	r3, r2
 800290a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800290c:	2300      	movs	r3, #0
 800290e:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002910:	7afb      	ldrb	r3, [r7, #11]
 8002912:	b299      	uxth	r1, r3
 8002914:	88f8      	ldrh	r0, [r7, #6]
 8002916:	893a      	ldrh	r2, [r7, #8]
 8002918:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800291c:	9302      	str	r3, [sp, #8]
 800291e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002920:	9301      	str	r3, [sp, #4]
 8002922:	6a3b      	ldr	r3, [r7, #32]
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	4603      	mov	r3, r0
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f003 fdbd 	bl	80064a8 <HAL_I2C_Mem_Write>
 800292e:	4603      	mov	r3, r0
 8002930:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002932:	7dfb      	ldrb	r3, [r7, #23]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d004      	beq.n	8002942 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002938:	7afb      	ldrb	r3, [r7, #11]
 800293a:	4619      	mov	r1, r3
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 f805 	bl	800294c <I2Cx_Error>
  }
  return status;
 8002942:	7dfb      	ldrb	r3, [r7, #23]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	460b      	mov	r3, r1
 8002956:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f003 fd75 	bl	8006448 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7ff ff5e 	bl	8002820 <I2Cx_Init>
}
 8002964:	bf00      	nop
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002970:	4802      	ldr	r0, [pc, #8]	@ (800297c <TS_IO_Init+0x10>)
 8002972:	f7ff ff55 	bl	8002820 <I2Cx_Init>
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	200007bc 	.word	0x200007bc

08002980 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af02      	add	r7, sp, #8
 8002986:	4603      	mov	r3, r0
 8002988:	71fb      	strb	r3, [r7, #7]
 800298a:	460b      	mov	r3, r1
 800298c:	71bb      	strb	r3, [r7, #6]
 800298e:	4613      	mov	r3, r2
 8002990:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002992:	79bb      	ldrb	r3, [r7, #6]
 8002994:	b29a      	uxth	r2, r3
 8002996:	79f9      	ldrb	r1, [r7, #7]
 8002998:	2301      	movs	r3, #1
 800299a:	9301      	str	r3, [sp, #4]
 800299c:	1d7b      	adds	r3, r7, #5
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	2301      	movs	r3, #1
 80029a2:	4803      	ldr	r0, [pc, #12]	@ (80029b0 <TS_IO_Write+0x30>)
 80029a4:	f7ff ffa5 	bl	80028f2 <I2Cx_WriteMultiple>
}
 80029a8:	bf00      	nop
 80029aa:	3708      	adds	r7, #8
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	200007bc 	.word	0x200007bc

080029b4 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af02      	add	r7, sp, #8
 80029ba:	4603      	mov	r3, r0
 80029bc:	460a      	mov	r2, r1
 80029be:	71fb      	strb	r3, [r7, #7]
 80029c0:	4613      	mov	r3, r2
 80029c2:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80029c8:	79bb      	ldrb	r3, [r7, #6]
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	79f9      	ldrb	r1, [r7, #7]
 80029ce:	2301      	movs	r3, #1
 80029d0:	9301      	str	r3, [sp, #4]
 80029d2:	f107 030f 	add.w	r3, r7, #15
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	2301      	movs	r3, #1
 80029da:	4804      	ldr	r0, [pc, #16]	@ (80029ec <TS_IO_Read+0x38>)
 80029dc:	f7ff ff5c 	bl	8002898 <I2Cx_ReadMultiple>

  return read_value;
 80029e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	200007bc 	.word	0x200007bc

080029f0 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f001 fe89 	bl	8004710 <HAL_Delay>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
	...

08002a08 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8002a0c:	4b31      	ldr	r3, [pc, #196]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a0e:	2228      	movs	r2, #40	@ 0x28
 8002a10:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8002a12:	4b30      	ldr	r3, [pc, #192]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a14:	2209      	movs	r2, #9
 8002a16:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002a18:	4b2e      	ldr	r3, [pc, #184]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a1a:	2235      	movs	r2, #53	@ 0x35
 8002a1c:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002a1e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a20:	220b      	movs	r2, #11
 8002a22:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002a24:	4b2b      	ldr	r3, [pc, #172]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a26:	f240 121b 	movw	r2, #283	@ 0x11b
 8002a2a:	629a      	str	r2, [r3, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002a2c:	4b29      	ldr	r3, [pc, #164]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a2e:	f240 2215 	movw	r2, #533	@ 0x215
 8002a32:	625a      	str	r2, [r3, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8002a34:	4b27      	ldr	r3, [pc, #156]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a36:	f240 121d 	movw	r2, #285	@ 0x11d
 8002a3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8002a3c:	4b25      	ldr	r3, [pc, #148]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a3e:	f240 2235 	movw	r2, #565	@ 0x235
 8002a42:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8002a44:	2100      	movs	r1, #0
 8002a46:	4823      	ldr	r0, [pc, #140]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a48:	f000 fd30 	bl	80034ac <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8002a4c:	4b21      	ldr	r3, [pc, #132]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a4e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8002a52:	661a      	str	r2, [r3, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8002a54:	4b1f      	ldr	r3, [pc, #124]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a56:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8002a5a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8002a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8002a64:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8002a6c:	4b19      	ldr	r3, [pc, #100]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002a74:	4b17      	ldr	r3, [pc, #92]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8002a7a:	4b16      	ldr	r3, [pc, #88]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002a80:	4b14      	ldr	r3, [pc, #80]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002a86:	4b13      	ldr	r3, [pc, #76]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002a8c:	4b11      	ldr	r3, [pc, #68]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a8e:	4a12      	ldr	r2, [pc, #72]	@ (8002ad8 <BSP_LCD_Init+0xd0>)
 8002a90:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002a92:	4810      	ldr	r0, [pc, #64]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002a94:	f004 fc46 	bl	8007324 <HAL_LTDC_GetState>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d103      	bne.n	8002aa6 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	480c      	ldr	r0, [pc, #48]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002aa2:	f000 fc29 	bl	80032f8 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8002aa6:	480b      	ldr	r0, [pc, #44]	@ (8002ad4 <BSP_LCD_Init+0xcc>)
 8002aa8:	f004 fa6c 	bl	8006f84 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002aac:	2201      	movs	r2, #1
 8002aae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002ab2:	480a      	ldr	r0, [pc, #40]	@ (8002adc <BSP_LCD_Init+0xd4>)
 8002ab4:	f003 fc1e 	bl	80062f4 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002ab8:	2201      	movs	r2, #1
 8002aba:	2108      	movs	r1, #8
 8002abc:	4808      	ldr	r0, [pc, #32]	@ (8002ae0 <BSP_LCD_Init+0xd8>)
 8002abe:	f003 fc19 	bl	80062f4 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002ac2:	f000 fe57 	bl	8003774 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002ac6:	4807      	ldr	r0, [pc, #28]	@ (8002ae4 <BSP_LCD_Init+0xdc>)
 8002ac8:	f000 f8d8 	bl	8002c7c <BSP_LCD_SetFont>
  
  return LCD_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000810 	.word	0x20000810
 8002ad8:	40016800 	.word	0x40016800
 8002adc:	40022000 	.word	0x40022000
 8002ae0:	40022800 	.word	0x40022800
 8002ae4:	20000038 	.word	0x20000038

08002ae8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002aec:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <BSP_LCD_GetXSize+0x20>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a06      	ldr	r2, [pc, #24]	@ (8002b0c <BSP_LCD_GetXSize+0x24>)
 8002af2:	2134      	movs	r1, #52	@ 0x34
 8002af4:	fb01 f303 	mul.w	r3, r1, r3
 8002af8:	4413      	add	r3, r2
 8002afa:	3360      	adds	r3, #96	@ 0x60
 8002afc:	681b      	ldr	r3, [r3, #0]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	200008f8 	.word	0x200008f8
 8002b0c:	20000810 	.word	0x20000810

08002b10 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8002b14:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <BSP_LCD_GetYSize+0x20>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a06      	ldr	r2, [pc, #24]	@ (8002b34 <BSP_LCD_GetYSize+0x24>)
 8002b1a:	2134      	movs	r1, #52	@ 0x34
 8002b1c:	fb01 f303 	mul.w	r3, r1, r3
 8002b20:	4413      	add	r3, r2
 8002b22:	3364      	adds	r3, #100	@ 0x64
 8002b24:	681b      	ldr	r3, [r3, #0]
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr
 8002b30:	200008f8 	.word	0x200008f8
 8002b34:	20000810 	.word	0x20000810

08002b38 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b090      	sub	sp, #64	@ 0x40
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	6039      	str	r1, [r7, #0]
 8002b42:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002b48:	f7ff ffce 	bl	8002ae8 <BSP_LCD_GetXSize>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002b54:	f7ff ffdc 	bl	8002b10 <BSP_LCD_GetYSize>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	633b      	str	r3, [r7, #48]	@ 0x30
  layer_cfg.Alpha = 255;
 8002b64:	23ff      	movs	r3, #255	@ 0xff
 8002b66:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  layer_cfg.Backcolor.Blue = 0;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  layer_cfg.Backcolor.Green = 0;
 8002b72:	2300      	movs	r3, #0
 8002b74:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002b7e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002b82:	62bb      	str	r3, [r7, #40]	@ 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002b84:	2307      	movs	r3, #7
 8002b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8002b88:	f7ff ffae 	bl	8002ae8 <BSP_LCD_GetXSize>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	637b      	str	r3, [r7, #52]	@ 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002b90:	f7ff ffbe 	bl	8002b10 <BSP_LCD_GetYSize>
 8002b94:	4603      	mov	r3, r0
 8002b96:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002b98:	88fa      	ldrh	r2, [r7, #6]
 8002b9a:	f107 030c 	add.w	r3, r7, #12
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4812      	ldr	r0, [pc, #72]	@ (8002bec <BSP_LCD_LayerDefaultInit+0xb4>)
 8002ba2:	f004 fb81 	bl	80072a8 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002ba6:	88fa      	ldrh	r2, [r7, #6]
 8002ba8:	4911      	ldr	r1, [pc, #68]	@ (8002bf0 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002baa:	4613      	mov	r3, r2
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	4413      	add	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	440b      	add	r3, r1
 8002bb4:	3304      	adds	r3, #4
 8002bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8002bba:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002bbc:	88fa      	ldrh	r2, [r7, #6]
 8002bbe:	490c      	ldr	r1, [pc, #48]	@ (8002bf0 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	4413      	add	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	440b      	add	r3, r1
 8002bca:	3308      	adds	r3, #8
 8002bcc:	4a09      	ldr	r2, [pc, #36]	@ (8002bf4 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002bce:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002bd0:	88fa      	ldrh	r2, [r7, #6]
 8002bd2:	4907      	ldr	r1, [pc, #28]	@ (8002bf0 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	4413      	add	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	440b      	add	r3, r1
 8002bde:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8002be2:	601a      	str	r2, [r3, #0]
}
 8002be4:	bf00      	nop
 8002be6:	3740      	adds	r7, #64	@ 0x40
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	20000810 	.word	0x20000810
 8002bf0:	200008fc 	.word	0x200008fc
 8002bf4:	20000038 	.word	0x20000038

08002bf8 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002c00:	4a04      	ldr	r2, [pc, #16]	@ (8002c14 <BSP_LCD_SelectLayer+0x1c>)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6013      	str	r3, [r2, #0]
} 
 8002c06:	bf00      	nop
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	200008f8 	.word	0x200008f8

08002c18 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002c20:	4b07      	ldr	r3, [pc, #28]	@ (8002c40 <BSP_LCD_SetTextColor+0x28>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	4907      	ldr	r1, [pc, #28]	@ (8002c44 <BSP_LCD_SetTextColor+0x2c>)
 8002c26:	4613      	mov	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	4413      	add	r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	440b      	add	r3, r1
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	601a      	str	r2, [r3, #0]
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	200008f8 	.word	0x200008f8
 8002c44:	200008fc 	.word	0x200008fc

08002c48 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002c50:	4b08      	ldr	r3, [pc, #32]	@ (8002c74 <BSP_LCD_SetBackColor+0x2c>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	4908      	ldr	r1, [pc, #32]	@ (8002c78 <BSP_LCD_SetBackColor+0x30>)
 8002c56:	4613      	mov	r3, r2
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	4413      	add	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	440b      	add	r3, r1
 8002c60:	3304      	adds	r3, #4
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	601a      	str	r2, [r3, #0]
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	200008f8 	.word	0x200008f8
 8002c78:	200008fc 	.word	0x200008fc

08002c7c <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002c84:	4b08      	ldr	r3, [pc, #32]	@ (8002ca8 <BSP_LCD_SetFont+0x2c>)
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	4908      	ldr	r1, [pc, #32]	@ (8002cac <BSP_LCD_SetFont+0x30>)
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	4413      	add	r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	440b      	add	r3, r1
 8002c94:	3308      	adds	r3, #8
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	601a      	str	r2, [r3, #0]
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	200008f8 	.word	0x200008f8
 8002cac:	200008fc 	.word	0x200008fc

08002cb0 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af02      	add	r7, sp, #8
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf8 <BSP_LCD_Clear+0x48>)
 8002cba:	681c      	ldr	r4, [r3, #0]
 8002cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf8 <BSP_LCD_Clear+0x48>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a0e      	ldr	r2, [pc, #56]	@ (8002cfc <BSP_LCD_Clear+0x4c>)
 8002cc2:	2134      	movs	r1, #52	@ 0x34
 8002cc4:	fb01 f303 	mul.w	r3, r1, r3
 8002cc8:	4413      	add	r3, r2
 8002cca:	335c      	adds	r3, #92	@ 0x5c
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	461e      	mov	r6, r3
 8002cd0:	f7ff ff0a 	bl	8002ae8 <BSP_LCD_GetXSize>
 8002cd4:	4605      	mov	r5, r0
 8002cd6:	f7ff ff1b 	bl	8002b10 <BSP_LCD_GetYSize>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	9301      	str	r3, [sp, #4]
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	462a      	mov	r2, r5
 8002ce8:	4631      	mov	r1, r6
 8002cea:	4620      	mov	r0, r4
 8002cec:	f000 fcb2 	bl	8003654 <LL_FillBuffer>
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cf8:	200008f8 	.word	0x200008f8
 8002cfc:	20000810 	.word	0x20000810

08002d00 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002d00:	b590      	push	{r4, r7, lr}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	80fb      	strh	r3, [r7, #6]
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	80bb      	strh	r3, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002d12:	4b1b      	ldr	r3, [pc, #108]	@ (8002d80 <BSP_LCD_DisplayChar+0x80>)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	491b      	ldr	r1, [pc, #108]	@ (8002d84 <BSP_LCD_DisplayChar+0x84>)
 8002d18:	4613      	mov	r3, r2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	3308      	adds	r3, #8
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6819      	ldr	r1, [r3, #0]
 8002d28:	78fb      	ldrb	r3, [r7, #3]
 8002d2a:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002d2e:	4b14      	ldr	r3, [pc, #80]	@ (8002d80 <BSP_LCD_DisplayChar+0x80>)
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	4c14      	ldr	r4, [pc, #80]	@ (8002d84 <BSP_LCD_DisplayChar+0x84>)
 8002d34:	4613      	mov	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	4413      	add	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4423      	add	r3, r4
 8002d3e:	3308      	adds	r3, #8
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002d44:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002d48:	4b0d      	ldr	r3, [pc, #52]	@ (8002d80 <BSP_LCD_DisplayChar+0x80>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	4c0d      	ldr	r4, [pc, #52]	@ (8002d84 <BSP_LCD_DisplayChar+0x84>)
 8002d4e:	4613      	mov	r3, r2
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	4413      	add	r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	4423      	add	r3, r4
 8002d58:	3308      	adds	r3, #8
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	889b      	ldrh	r3, [r3, #4]
 8002d5e:	3307      	adds	r3, #7
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	da00      	bge.n	8002d66 <BSP_LCD_DisplayChar+0x66>
 8002d64:	3307      	adds	r3, #7
 8002d66:	10db      	asrs	r3, r3, #3
 8002d68:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002d6c:	18ca      	adds	r2, r1, r3
 8002d6e:	88b9      	ldrh	r1, [r7, #4]
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 fbb6 	bl	80034e4 <DrawChar>
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd90      	pop	{r4, r7, pc}
 8002d80:	200008f8 	.word	0x200008f8
 8002d84:	200008fc 	.word	0x200008fc

08002d88 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8002d88:	b5b0      	push	{r4, r5, r7, lr}
 8002d8a:	b088      	sub	sp, #32
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60ba      	str	r2, [r7, #8]
 8002d90:	461a      	mov	r2, r3
 8002d92:	4603      	mov	r3, r0
 8002d94:	81fb      	strh	r3, [r7, #14]
 8002d96:	460b      	mov	r3, r1
 8002d98:	81bb      	strh	r3, [r7, #12]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	83fb      	strh	r3, [r7, #30]
 8002da2:	2300      	movs	r3, #0
 8002da4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
 8002daa:	2300      	movs	r3, #0
 8002dac:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002db2:	e002      	b.n	8002dba <BSP_LCD_DisplayStringAt+0x32>
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	3301      	adds	r3, #1
 8002db8:	61bb      	str	r3, [r7, #24]
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	617a      	str	r2, [r7, #20]
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f6      	bne.n	8002db4 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002dc6:	f7ff fe8f 	bl	8002ae8 <BSP_LCD_GetXSize>
 8002dca:	4601      	mov	r1, r0
 8002dcc:	4b50      	ldr	r3, [pc, #320]	@ (8002f10 <BSP_LCD_DisplayStringAt+0x188>)
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	4850      	ldr	r0, [pc, #320]	@ (8002f14 <BSP_LCD_DisplayStringAt+0x18c>)
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	4413      	add	r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	4403      	add	r3, r0
 8002ddc:	3308      	adds	r3, #8
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	889b      	ldrh	r3, [r3, #4]
 8002de2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002de6:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8002de8:	79fb      	ldrb	r3, [r7, #7]
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d01c      	beq.n	8002e28 <BSP_LCD_DisplayStringAt+0xa0>
 8002dee:	2b03      	cmp	r3, #3
 8002df0:	dc33      	bgt.n	8002e5a <BSP_LCD_DisplayStringAt+0xd2>
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d002      	beq.n	8002dfc <BSP_LCD_DisplayStringAt+0x74>
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d019      	beq.n	8002e2e <BSP_LCD_DisplayStringAt+0xa6>
 8002dfa:	e02e      	b.n	8002e5a <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	1ad1      	subs	r1, r2, r3
 8002e02:	4b43      	ldr	r3, [pc, #268]	@ (8002f10 <BSP_LCD_DisplayStringAt+0x188>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	4843      	ldr	r0, [pc, #268]	@ (8002f14 <BSP_LCD_DisplayStringAt+0x18c>)
 8002e08:	4613      	mov	r3, r2
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	4413      	add	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4403      	add	r3, r0
 8002e12:	3308      	adds	r3, #8
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	889b      	ldrh	r3, [r3, #4]
 8002e18:	fb01 f303 	mul.w	r3, r1, r3
 8002e1c:	085b      	lsrs	r3, r3, #1
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	89fb      	ldrh	r3, [r7, #14]
 8002e22:	4413      	add	r3, r2
 8002e24:	83fb      	strh	r3, [r7, #30]
      break;
 8002e26:	e01b      	b.n	8002e60 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8002e28:	89fb      	ldrh	r3, [r7, #14]
 8002e2a:	83fb      	strh	r3, [r7, #30]
      break;
 8002e2c:	e018      	b.n	8002e60 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	b299      	uxth	r1, r3
 8002e36:	4b36      	ldr	r3, [pc, #216]	@ (8002f10 <BSP_LCD_DisplayStringAt+0x188>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	4836      	ldr	r0, [pc, #216]	@ (8002f14 <BSP_LCD_DisplayStringAt+0x18c>)
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4413      	add	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4403      	add	r3, r0
 8002e46:	3308      	adds	r3, #8
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	889b      	ldrh	r3, [r3, #4]
 8002e4c:	fb11 f303 	smulbb	r3, r1, r3
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	89fb      	ldrh	r3, [r7, #14]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	83fb      	strh	r3, [r7, #30]
      break;
 8002e58:	e002      	b.n	8002e60 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8002e5a:	89fb      	ldrh	r3, [r7, #14]
 8002e5c:	83fb      	strh	r3, [r7, #30]
      break;
 8002e5e:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8002e60:	8bfb      	ldrh	r3, [r7, #30]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <BSP_LCD_DisplayStringAt+0xe6>
 8002e66:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	da1d      	bge.n	8002eaa <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002e72:	e01a      	b.n	8002eaa <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	781a      	ldrb	r2, [r3, #0]
 8002e78:	89b9      	ldrh	r1, [r7, #12]
 8002e7a:	8bfb      	ldrh	r3, [r7, #30]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff ff3f 	bl	8002d00 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8002e82:	4b23      	ldr	r3, [pc, #140]	@ (8002f10 <BSP_LCD_DisplayStringAt+0x188>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4923      	ldr	r1, [pc, #140]	@ (8002f14 <BSP_LCD_DisplayStringAt+0x18c>)
 8002e88:	4613      	mov	r3, r2
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	4413      	add	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	3308      	adds	r3, #8
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	889a      	ldrh	r2, [r3, #4]
 8002e98:	8bfb      	ldrh	r3, [r7, #30]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	60bb      	str	r3, [r7, #8]
    i++;
 8002ea4:	8bbb      	ldrh	r3, [r7, #28]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	bf14      	ite	ne
 8002eb2:	2301      	movne	r3, #1
 8002eb4:	2300      	moveq	r3, #0
 8002eb6:	b2dc      	uxtb	r4, r3
 8002eb8:	f7ff fe16 	bl	8002ae8 <BSP_LCD_GetXSize>
 8002ebc:	8bb9      	ldrh	r1, [r7, #28]
 8002ebe:	4b14      	ldr	r3, [pc, #80]	@ (8002f10 <BSP_LCD_DisplayStringAt+0x188>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	4d14      	ldr	r5, [pc, #80]	@ (8002f14 <BSP_LCD_DisplayStringAt+0x18c>)
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	4413      	add	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	442b      	add	r3, r5
 8002ece:	3308      	adds	r3, #8
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	889b      	ldrh	r3, [r3, #4]
 8002ed4:	fb01 f303 	mul.w	r3, r1, r3
 8002ed8:	1ac3      	subs	r3, r0, r3
 8002eda:	b299      	uxth	r1, r3
 8002edc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <BSP_LCD_DisplayStringAt+0x188>)
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	480c      	ldr	r0, [pc, #48]	@ (8002f14 <BSP_LCD_DisplayStringAt+0x18c>)
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	4413      	add	r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4403      	add	r3, r0
 8002eec:	3308      	adds	r3, #8
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	889b      	ldrh	r3, [r3, #4]
 8002ef2:	4299      	cmp	r1, r3
 8002ef4:	bf2c      	ite	cs
 8002ef6:	2301      	movcs	r3, #1
 8002ef8:	2300      	movcc	r3, #0
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	4023      	ands	r3, r4
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1b7      	bne.n	8002e74 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8002f04:	bf00      	nop
 8002f06:	bf00      	nop
 8002f08:	3720      	adds	r7, #32
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	200008f8 	.word	0x200008f8
 8002f14:	200008fc 	.word	0x200008fc

08002f18 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002f18:	b5b0      	push	{r4, r5, r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af02      	add	r7, sp, #8
 8002f1e:	4603      	mov	r3, r0
 8002f20:	80fb      	strh	r3, [r7, #6]
 8002f22:	460b      	mov	r3, r1
 8002f24:	80bb      	strh	r3, [r7, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002f2e:	4b26      	ldr	r3, [pc, #152]	@ (8002fc8 <BSP_LCD_DrawHLine+0xb0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a26      	ldr	r2, [pc, #152]	@ (8002fcc <BSP_LCD_DrawHLine+0xb4>)
 8002f34:	2134      	movs	r1, #52	@ 0x34
 8002f36:	fb01 f303 	mul.w	r3, r1, r3
 8002f3a:	4413      	add	r3, r2
 8002f3c:	3348      	adds	r3, #72	@ 0x48
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d114      	bne.n	8002f6e <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002f44:	4b20      	ldr	r3, [pc, #128]	@ (8002fc8 <BSP_LCD_DrawHLine+0xb0>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a20      	ldr	r2, [pc, #128]	@ (8002fcc <BSP_LCD_DrawHLine+0xb4>)
 8002f4a:	2134      	movs	r1, #52	@ 0x34
 8002f4c:	fb01 f303 	mul.w	r3, r1, r3
 8002f50:	4413      	add	r3, r2
 8002f52:	335c      	adds	r3, #92	@ 0x5c
 8002f54:	681c      	ldr	r4, [r3, #0]
 8002f56:	f7ff fdc7 	bl	8002ae8 <BSP_LCD_GetXSize>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	88bb      	ldrh	r3, [r7, #4]
 8002f5e:	fb03 f202 	mul.w	r2, r3, r2
 8002f62:	88fb      	ldrh	r3, [r7, #6]
 8002f64:	4413      	add	r3, r2
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	4423      	add	r3, r4
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	e013      	b.n	8002f96 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002f6e:	4b16      	ldr	r3, [pc, #88]	@ (8002fc8 <BSP_LCD_DrawHLine+0xb0>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a16      	ldr	r2, [pc, #88]	@ (8002fcc <BSP_LCD_DrawHLine+0xb4>)
 8002f74:	2134      	movs	r1, #52	@ 0x34
 8002f76:	fb01 f303 	mul.w	r3, r1, r3
 8002f7a:	4413      	add	r3, r2
 8002f7c:	335c      	adds	r3, #92	@ 0x5c
 8002f7e:	681c      	ldr	r4, [r3, #0]
 8002f80:	f7ff fdb2 	bl	8002ae8 <BSP_LCD_GetXSize>
 8002f84:	4602      	mov	r2, r0
 8002f86:	88bb      	ldrh	r3, [r7, #4]
 8002f88:	fb03 f202 	mul.w	r2, r3, r2
 8002f8c:	88fb      	ldrh	r3, [r7, #6]
 8002f8e:	4413      	add	r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4423      	add	r3, r4
 8002f94:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002f96:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc8 <BSP_LCD_DrawHLine+0xb0>)
 8002f98:	6818      	ldr	r0, [r3, #0]
 8002f9a:	68f9      	ldr	r1, [r7, #12]
 8002f9c:	887c      	ldrh	r4, [r7, #2]
 8002f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc8 <BSP_LCD_DrawHLine+0xb0>)
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	4d0b      	ldr	r5, [pc, #44]	@ (8002fd0 <BSP_LCD_DrawHLine+0xb8>)
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	4413      	add	r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	442b      	add	r3, r5
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	9301      	str	r3, [sp, #4]
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	4622      	mov	r2, r4
 8002fba:	f000 fb4b 	bl	8003654 <LL_FillBuffer>
}
 8002fbe:	bf00      	nop
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bdb0      	pop	{r4, r5, r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	200008f8 	.word	0x200008f8
 8002fcc:	20000810 	.word	0x20000810
 8002fd0:	200008fc 	.word	0x200008fc

08002fd4 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002fd4:	b5b0      	push	{r4, r5, r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	603a      	str	r2, [r7, #0]
 8002fde:	80fb      	strh	r3, [r7, #6]
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002fe4:	4b1d      	ldr	r3, [pc, #116]	@ (800305c <BSP_LCD_DrawPixel+0x88>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a1d      	ldr	r2, [pc, #116]	@ (8003060 <BSP_LCD_DrawPixel+0x8c>)
 8002fea:	2134      	movs	r1, #52	@ 0x34
 8002fec:	fb01 f303 	mul.w	r3, r1, r3
 8002ff0:	4413      	add	r3, r2
 8002ff2:	3348      	adds	r3, #72	@ 0x48
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d116      	bne.n	8003028 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8002ffa:	4b18      	ldr	r3, [pc, #96]	@ (800305c <BSP_LCD_DrawPixel+0x88>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a18      	ldr	r2, [pc, #96]	@ (8003060 <BSP_LCD_DrawPixel+0x8c>)
 8003000:	2134      	movs	r1, #52	@ 0x34
 8003002:	fb01 f303 	mul.w	r3, r1, r3
 8003006:	4413      	add	r3, r2
 8003008:	335c      	adds	r3, #92	@ 0x5c
 800300a:	681c      	ldr	r4, [r3, #0]
 800300c:	88bd      	ldrh	r5, [r7, #4]
 800300e:	f7ff fd6b 	bl	8002ae8 <BSP_LCD_GetXSize>
 8003012:	4603      	mov	r3, r0
 8003014:	fb03 f205 	mul.w	r2, r3, r5
 8003018:	88fb      	ldrh	r3, [r7, #6]
 800301a:	4413      	add	r3, r2
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	4423      	add	r3, r4
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	b292      	uxth	r2, r2
 8003024:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8003026:	e015      	b.n	8003054 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003028:	4b0c      	ldr	r3, [pc, #48]	@ (800305c <BSP_LCD_DrawPixel+0x88>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a0c      	ldr	r2, [pc, #48]	@ (8003060 <BSP_LCD_DrawPixel+0x8c>)
 800302e:	2134      	movs	r1, #52	@ 0x34
 8003030:	fb01 f303 	mul.w	r3, r1, r3
 8003034:	4413      	add	r3, r2
 8003036:	335c      	adds	r3, #92	@ 0x5c
 8003038:	681c      	ldr	r4, [r3, #0]
 800303a:	88bd      	ldrh	r5, [r7, #4]
 800303c:	f7ff fd54 	bl	8002ae8 <BSP_LCD_GetXSize>
 8003040:	4603      	mov	r3, r0
 8003042:	fb03 f205 	mul.w	r2, r3, r5
 8003046:	88fb      	ldrh	r3, [r7, #6]
 8003048:	4413      	add	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4423      	add	r3, r4
 800304e:	461a      	mov	r2, r3
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	6013      	str	r3, [r2, #0]
}
 8003054:	bf00      	nop
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bdb0      	pop	{r4, r5, r7, pc}
 800305c:	200008f8 	.word	0x200008f8
 8003060:	20000810 	.word	0x20000810

08003064 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 8003064:	b590      	push	{r4, r7, lr}
 8003066:	b08b      	sub	sp, #44	@ 0x2c
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8003070:	2300      	movs	r3, #0
 8003072:	627b      	str	r3, [r7, #36]	@ 0x24
 8003074:	2300      	movs	r3, #0
 8003076:	61bb      	str	r3, [r7, #24]
 8003078:	2300      	movs	r3, #0
 800307a:	617b      	str	r3, [r7, #20]
 800307c:	2300      	movs	r3, #0
 800307e:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 8003080:	2300      	movs	r3, #0
 8003082:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	330a      	adds	r3, #10
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	461a      	mov	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	330b      	adds	r3, #11
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	021b      	lsls	r3, r3, #8
 8003094:	441a      	add	r2, r3
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	330c      	adds	r3, #12
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	041b      	lsls	r3, r3, #16
 800309e:	441a      	add	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	330d      	adds	r3, #13
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	061b      	lsls	r3, r3, #24
 80030a8:	4413      	add	r3, r2
 80030aa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3312      	adds	r3, #18
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	461a      	mov	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	3313      	adds	r3, #19
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	021b      	lsls	r3, r3, #8
 80030bc:	441a      	add	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	3314      	adds	r3, #20
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	041b      	lsls	r3, r3, #16
 80030c6:	441a      	add	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	3315      	adds	r3, #21
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	061b      	lsls	r3, r3, #24
 80030d0:	4413      	add	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	3316      	adds	r3, #22
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	461a      	mov	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	3317      	adds	r3, #23
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	021b      	lsls	r3, r3, #8
 80030e4:	441a      	add	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	3318      	adds	r3, #24
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	041b      	lsls	r3, r3, #16
 80030ee:	441a      	add	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3319      	adds	r3, #25
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	061b      	lsls	r3, r3, #24
 80030f8:	4413      	add	r3, r2
 80030fa:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	331c      	adds	r3, #28
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	331d      	adds	r3, #29
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	021b      	lsls	r3, r3, #8
 800310c:	4413      	add	r3, r2
 800310e:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8003110:	4b2b      	ldr	r3, [pc, #172]	@ (80031c0 <BSP_LCD_DrawBitmap+0x15c>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a2b      	ldr	r2, [pc, #172]	@ (80031c4 <BSP_LCD_DrawBitmap+0x160>)
 8003116:	2134      	movs	r1, #52	@ 0x34
 8003118:	fb01 f303 	mul.w	r3, r1, r3
 800311c:	4413      	add	r3, r2
 800311e:	335c      	adds	r3, #92	@ 0x5c
 8003120:	681c      	ldr	r4, [r3, #0]
 8003122:	f7ff fce1 	bl	8002ae8 <BSP_LCD_GetXSize>
 8003126:	4602      	mov	r2, r0
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	fb03 f202 	mul.w	r2, r3, r2
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	4413      	add	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4423      	add	r3, r4
 8003136:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	3b20      	subs	r3, #32
 800313c:	2b07      	cmp	r3, #7
 800313e:	d802      	bhi.n	8003146 <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 8003140:	2300      	movs	r3, #0
 8003142:	61fb      	str	r3, [r7, #28]
 8003144:	e008      	b.n	8003158 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	3b10      	subs	r3, #16
 800314a:	2b07      	cmp	r3, #7
 800314c:	d802      	bhi.n	8003154 <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 800314e:	2302      	movs	r3, #2
 8003150:	61fb      	str	r3, [r7, #28]
 8003152:	e001      	b.n	8003158 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 8003154:	2301      	movs	r3, #1
 8003156:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	3b01      	subs	r3, #1
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	fb02 f303 	mul.w	r3, r2, r3
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	08d2      	lsrs	r2, r2, #3
 8003166:	fb03 f202 	mul.w	r2, r3, r2
 800316a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316c:	4413      	add	r3, r2
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	4413      	add	r3, r2
 8003172:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8003174:	2300      	movs	r3, #0
 8003176:	627b      	str	r3, [r7, #36]	@ 0x24
 8003178:	e018      	b.n	80031ac <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 800317a:	6a39      	ldr	r1, [r7, #32]
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 fab3 	bl	80036ec <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 8003186:	f7ff fcaf 	bl	8002ae8 <BSP_LCD_GetXSize>
 800318a:	4603      	mov	r3, r0
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	6a3a      	ldr	r2, [r7, #32]
 8003190:	4413      	add	r3, r2
 8003192:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	08db      	lsrs	r3, r3, #3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	fb02 f303 	mul.w	r3, r2, r3
 800319e:	425b      	negs	r3, r3
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	4413      	add	r3, r2
 80031a4:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 80031a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a8:	3301      	adds	r3, #1
 80031aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80031ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d3e2      	bcc.n	800317a <BSP_LCD_DrawBitmap+0x116>
  } 
}
 80031b4:	bf00      	nop
 80031b6:	bf00      	nop
 80031b8:	372c      	adds	r7, #44	@ 0x2c
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd90      	pop	{r4, r7, pc}
 80031be:	bf00      	nop
 80031c0:	200008f8 	.word	0x200008f8
 80031c4:	20000810 	.word	0x20000810

080031c8 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80031c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031cc:	b086      	sub	sp, #24
 80031ce:	af02      	add	r7, sp, #8
 80031d0:	4604      	mov	r4, r0
 80031d2:	4608      	mov	r0, r1
 80031d4:	4611      	mov	r1, r2
 80031d6:	461a      	mov	r2, r3
 80031d8:	4623      	mov	r3, r4
 80031da:	80fb      	strh	r3, [r7, #6]
 80031dc:	4603      	mov	r3, r0
 80031de:	80bb      	strh	r3, [r7, #4]
 80031e0:	460b      	mov	r3, r1
 80031e2:	807b      	strh	r3, [r7, #2]
 80031e4:	4613      	mov	r3, r2
 80031e6:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 80031e8:	2300      	movs	r3, #0
 80031ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80031ec:	4b30      	ldr	r3, [pc, #192]	@ (80032b0 <BSP_LCD_FillRect+0xe8>)
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	4930      	ldr	r1, [pc, #192]	@ (80032b4 <BSP_LCD_FillRect+0xec>)
 80031f2:	4613      	mov	r3, r2
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	4413      	add	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff fd0a 	bl	8002c18 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003204:	4b2a      	ldr	r3, [pc, #168]	@ (80032b0 <BSP_LCD_FillRect+0xe8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a2b      	ldr	r2, [pc, #172]	@ (80032b8 <BSP_LCD_FillRect+0xf0>)
 800320a:	2134      	movs	r1, #52	@ 0x34
 800320c:	fb01 f303 	mul.w	r3, r1, r3
 8003210:	4413      	add	r3, r2
 8003212:	3348      	adds	r3, #72	@ 0x48
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2b02      	cmp	r3, #2
 8003218:	d114      	bne.n	8003244 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800321a:	4b25      	ldr	r3, [pc, #148]	@ (80032b0 <BSP_LCD_FillRect+0xe8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a26      	ldr	r2, [pc, #152]	@ (80032b8 <BSP_LCD_FillRect+0xf0>)
 8003220:	2134      	movs	r1, #52	@ 0x34
 8003222:	fb01 f303 	mul.w	r3, r1, r3
 8003226:	4413      	add	r3, r2
 8003228:	335c      	adds	r3, #92	@ 0x5c
 800322a:	681c      	ldr	r4, [r3, #0]
 800322c:	f7ff fc5c 	bl	8002ae8 <BSP_LCD_GetXSize>
 8003230:	4602      	mov	r2, r0
 8003232:	88bb      	ldrh	r3, [r7, #4]
 8003234:	fb03 f202 	mul.w	r2, r3, r2
 8003238:	88fb      	ldrh	r3, [r7, #6]
 800323a:	4413      	add	r3, r2
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	4423      	add	r3, r4
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	e013      	b.n	800326c <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003244:	4b1a      	ldr	r3, [pc, #104]	@ (80032b0 <BSP_LCD_FillRect+0xe8>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a1b      	ldr	r2, [pc, #108]	@ (80032b8 <BSP_LCD_FillRect+0xf0>)
 800324a:	2134      	movs	r1, #52	@ 0x34
 800324c:	fb01 f303 	mul.w	r3, r1, r3
 8003250:	4413      	add	r3, r2
 8003252:	335c      	adds	r3, #92	@ 0x5c
 8003254:	681c      	ldr	r4, [r3, #0]
 8003256:	f7ff fc47 	bl	8002ae8 <BSP_LCD_GetXSize>
 800325a:	4602      	mov	r2, r0
 800325c:	88bb      	ldrh	r3, [r7, #4]
 800325e:	fb03 f202 	mul.w	r2, r3, r2
 8003262:	88fb      	ldrh	r3, [r7, #6]
 8003264:	4413      	add	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4423      	add	r3, r4
 800326a:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 800326c:	4b10      	ldr	r3, [pc, #64]	@ (80032b0 <BSP_LCD_FillRect+0xe8>)
 800326e:	681c      	ldr	r4, [r3, #0]
 8003270:	68fd      	ldr	r5, [r7, #12]
 8003272:	887e      	ldrh	r6, [r7, #2]
 8003274:	f8b7 8000 	ldrh.w	r8, [r7]
 8003278:	f7ff fc36 	bl	8002ae8 <BSP_LCD_GetXSize>
 800327c:	4602      	mov	r2, r0
 800327e:	887b      	ldrh	r3, [r7, #2]
 8003280:	1ad1      	subs	r1, r2, r3
 8003282:	4b0b      	ldr	r3, [pc, #44]	@ (80032b0 <BSP_LCD_FillRect+0xe8>)
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	480b      	ldr	r0, [pc, #44]	@ (80032b4 <BSP_LCD_FillRect+0xec>)
 8003288:	4613      	mov	r3, r2
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	4413      	add	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4403      	add	r3, r0
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	9301      	str	r3, [sp, #4]
 8003296:	9100      	str	r1, [sp, #0]
 8003298:	4643      	mov	r3, r8
 800329a:	4632      	mov	r2, r6
 800329c:	4629      	mov	r1, r5
 800329e:	4620      	mov	r0, r4
 80032a0:	f000 f9d8 	bl	8003654 <LL_FillBuffer>
}
 80032a4:	bf00      	nop
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032ae:	bf00      	nop
 80032b0:	200008f8 	.word	0x200008f8
 80032b4:	200008fc 	.word	0x200008fc
 80032b8:	20000810 	.word	0x20000810

080032bc <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 80032c0:	4b0a      	ldr	r3, [pc, #40]	@ (80032ec <BSP_LCD_DisplayOn+0x30>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	699a      	ldr	r2, [r3, #24]
 80032c6:	4b09      	ldr	r3, [pc, #36]	@ (80032ec <BSP_LCD_DisplayOn+0x30>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0201 	orr.w	r2, r2, #1
 80032ce:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 80032d0:	2201      	movs	r2, #1
 80032d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032d6:	4806      	ldr	r0, [pc, #24]	@ (80032f0 <BSP_LCD_DisplayOn+0x34>)
 80032d8:	f003 f80c 	bl	80062f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 80032dc:	2201      	movs	r2, #1
 80032de:	2108      	movs	r1, #8
 80032e0:	4804      	ldr	r0, [pc, #16]	@ (80032f4 <BSP_LCD_DisplayOn+0x38>)
 80032e2:	f003 f807 	bl	80062f4 <HAL_GPIO_WritePin>
}
 80032e6:	bf00      	nop
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	20000810 	.word	0x20000810
 80032f0:	40022000 	.word	0x40022000
 80032f4:	40022800 	.word	0x40022800

080032f8 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b090      	sub	sp, #64	@ 0x40
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003302:	4b64      	ldr	r3, [pc, #400]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003306:	4a63      	ldr	r2, [pc, #396]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003308:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800330c:	6453      	str	r3, [r2, #68]	@ 0x44
 800330e:	4b61      	ldr	r3, [pc, #388]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003312:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003316:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800331a:	4b5e      	ldr	r3, [pc, #376]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331e:	4a5d      	ldr	r2, [pc, #372]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003320:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003324:	6313      	str	r3, [r2, #48]	@ 0x30
 8003326:	4b5b      	ldr	r3, [pc, #364]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800332e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003332:	4b58      	ldr	r3, [pc, #352]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	4a57      	ldr	r2, [pc, #348]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003338:	f043 0310 	orr.w	r3, r3, #16
 800333c:	6313      	str	r3, [r2, #48]	@ 0x30
 800333e:	4b55      	ldr	r3, [pc, #340]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003342:	f003 0310 	and.w	r3, r3, #16
 8003346:	623b      	str	r3, [r7, #32]
 8003348:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800334a:	4b52      	ldr	r3, [pc, #328]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 800334c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334e:	4a51      	ldr	r2, [pc, #324]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003350:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003354:	6313      	str	r3, [r2, #48]	@ 0x30
 8003356:	4b4f      	ldr	r3, [pc, #316]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800335e:	61fb      	str	r3, [r7, #28]
 8003360:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003362:	4b4c      	ldr	r3, [pc, #304]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003366:	4a4b      	ldr	r2, [pc, #300]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800336c:	6313      	str	r3, [r2, #48]	@ 0x30
 800336e:	4b49      	ldr	r3, [pc, #292]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003376:	61bb      	str	r3, [r7, #24]
 8003378:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800337a:	4b46      	ldr	r3, [pc, #280]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 800337c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337e:	4a45      	ldr	r2, [pc, #276]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003380:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003384:	6313      	str	r3, [r2, #48]	@ 0x30
 8003386:	4b43      	ldr	r3, [pc, #268]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800338e:	617b      	str	r3, [r7, #20]
 8003390:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8003392:	4b40      	ldr	r3, [pc, #256]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003396:	4a3f      	ldr	r2, [pc, #252]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 8003398:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800339c:	6313      	str	r3, [r2, #48]	@ 0x30
 800339e:	4b3d      	ldr	r3, [pc, #244]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 80033a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a6:	613b      	str	r3, [r7, #16]
 80033a8:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 80033aa:	4b3a      	ldr	r3, [pc, #232]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 80033ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ae:	4a39      	ldr	r2, [pc, #228]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 80033b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033b6:	4b37      	ldr	r3, [pc, #220]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 80033b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80033c2:	4b34      	ldr	r3, [pc, #208]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 80033c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c6:	4a33      	ldr	r2, [pc, #204]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 80033c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ce:	4b31      	ldr	r3, [pc, #196]	@ (8003494 <BSP_LCD_MspInit+0x19c>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d6:	60bb      	str	r3, [r7, #8]
 80033d8:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 80033da:	2310      	movs	r3, #16
 80033dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80033de:	2302      	movs	r3, #2
 80033e0:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80033e2:	2300      	movs	r3, #0
 80033e4:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80033e6:	2302      	movs	r3, #2
 80033e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80033ea:	230e      	movs	r3, #14
 80033ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80033ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033f2:	4619      	mov	r1, r3
 80033f4:	4828      	ldr	r0, [pc, #160]	@ (8003498 <BSP_LCD_MspInit+0x1a0>)
 80033f6:	f002 fcc5 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80033fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003400:	2302      	movs	r3, #2
 8003402:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8003404:	2309      	movs	r3, #9
 8003406:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003408:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800340c:	4619      	mov	r1, r3
 800340e:	4823      	ldr	r0, [pc, #140]	@ (800349c <BSP_LCD_MspInit+0x1a4>)
 8003410:	f002 fcb8 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8003414:	f44f 4366 	mov.w	r3, #58880	@ 0xe600
 8003418:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800341a:	2302      	movs	r3, #2
 800341c:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800341e:	230e      	movs	r3, #14
 8003420:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8003422:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003426:	4619      	mov	r1, r3
 8003428:	481d      	ldr	r0, [pc, #116]	@ (80034a0 <BSP_LCD_MspInit+0x1a8>)
 800342a:	f002 fcab 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 800342e:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8003432:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003434:	2302      	movs	r3, #2
 8003436:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003438:	230e      	movs	r3, #14
 800343a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 800343c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003440:	4619      	mov	r1, r3
 8003442:	4818      	ldr	r0, [pc, #96]	@ (80034a4 <BSP_LCD_MspInit+0x1ac>)
 8003444:	f002 fc9e 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8003448:	23f7      	movs	r3, #247	@ 0xf7
 800344a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800344c:	2302      	movs	r3, #2
 800344e:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003450:	230e      	movs	r3, #14
 8003452:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8003454:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003458:	4619      	mov	r1, r3
 800345a:	4813      	ldr	r0, [pc, #76]	@ (80034a8 <BSP_LCD_MspInit+0x1b0>)
 800345c:	f002 fc92 	bl	8005d84 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8003460:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003464:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003466:	2301      	movs	r3, #1
 8003468:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 800346a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800346e:	4619      	mov	r1, r3
 8003470:	480b      	ldr	r0, [pc, #44]	@ (80034a0 <BSP_LCD_MspInit+0x1a8>)
 8003472:	f002 fc87 	bl	8005d84 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8003476:	2308      	movs	r3, #8
 8003478:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800347a:	2301      	movs	r3, #1
 800347c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 800347e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003482:	4619      	mov	r1, r3
 8003484:	4808      	ldr	r0, [pc, #32]	@ (80034a8 <BSP_LCD_MspInit+0x1b0>)
 8003486:	f002 fc7d 	bl	8005d84 <HAL_GPIO_Init>
}
 800348a:	bf00      	nop
 800348c:	3740      	adds	r7, #64	@ 0x40
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	40023800 	.word	0x40023800
 8003498:	40021000 	.word	0x40021000
 800349c:	40021800 	.word	0x40021800
 80034a0:	40022000 	.word	0x40022000
 80034a4:	40022400 	.word	0x40022400
 80034a8:	40022800 	.word	0x40022800

080034ac <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80034b6:	4b0a      	ldr	r3, [pc, #40]	@ (80034e0 <BSP_LCD_ClockConfig+0x34>)
 80034b8:	2208      	movs	r2, #8
 80034ba:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 80034bc:	4b08      	ldr	r3, [pc, #32]	@ (80034e0 <BSP_LCD_ClockConfig+0x34>)
 80034be:	22c0      	movs	r2, #192	@ 0xc0
 80034c0:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 80034c2:	4b07      	ldr	r3, [pc, #28]	@ (80034e0 <BSP_LCD_ClockConfig+0x34>)
 80034c4:	2205      	movs	r2, #5
 80034c6:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80034c8:	4b05      	ldr	r3, [pc, #20]	@ (80034e0 <BSP_LCD_ClockConfig+0x34>)
 80034ca:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80034ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 80034d0:	4803      	ldr	r0, [pc, #12]	@ (80034e0 <BSP_LCD_ClockConfig+0x34>)
 80034d2:	f004 fdeb 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
}
 80034d6:	bf00      	nop
 80034d8:	3708      	adds	r7, #8
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	20000914 	.word	0x20000914

080034e4 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b088      	sub	sp, #32
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	4603      	mov	r3, r0
 80034ec:	603a      	str	r2, [r7, #0]
 80034ee:	80fb      	strh	r3, [r7, #6]
 80034f0:	460b      	mov	r3, r1
 80034f2:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80034f4:	2300      	movs	r3, #0
 80034f6:	61fb      	str	r3, [r7, #28]
 80034f8:	2300      	movs	r3, #0
 80034fa:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 80034fc:	4b53      	ldr	r3, [pc, #332]	@ (800364c <DrawChar+0x168>)
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	4953      	ldr	r1, [pc, #332]	@ (8003650 <DrawChar+0x16c>)
 8003502:	4613      	mov	r3, r2
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	4413      	add	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	440b      	add	r3, r1
 800350c:	3308      	adds	r3, #8
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	88db      	ldrh	r3, [r3, #6]
 8003512:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003514:	4b4d      	ldr	r3, [pc, #308]	@ (800364c <DrawChar+0x168>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	494d      	ldr	r1, [pc, #308]	@ (8003650 <DrawChar+0x16c>)
 800351a:	4613      	mov	r3, r2
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	4413      	add	r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	3308      	adds	r3, #8
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	889b      	ldrh	r3, [r3, #4]
 800352a:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 800352c:	8a3b      	ldrh	r3, [r7, #16]
 800352e:	3307      	adds	r3, #7
 8003530:	2b00      	cmp	r3, #0
 8003532:	da00      	bge.n	8003536 <DrawChar+0x52>
 8003534:	3307      	adds	r3, #7
 8003536:	10db      	asrs	r3, r3, #3
 8003538:	b2db      	uxtb	r3, r3
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	b2da      	uxtb	r2, r3
 800353e:	8a3b      	ldrh	r3, [r7, #16]
 8003540:	b2db      	uxtb	r3, r3
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]
 800354a:	e076      	b.n	800363a <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 800354c:	8a3b      	ldrh	r3, [r7, #16]
 800354e:	3307      	adds	r3, #7
 8003550:	2b00      	cmp	r3, #0
 8003552:	da00      	bge.n	8003556 <DrawChar+0x72>
 8003554:	3307      	adds	r3, #7
 8003556:	10db      	asrs	r3, r3, #3
 8003558:	461a      	mov	r2, r3
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	fb02 f303 	mul.w	r3, r2, r3
 8003560:	683a      	ldr	r2, [r7, #0]
 8003562:	4413      	add	r3, r2
 8003564:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8003566:	8a3b      	ldrh	r3, [r7, #16]
 8003568:	3307      	adds	r3, #7
 800356a:	2b00      	cmp	r3, #0
 800356c:	da00      	bge.n	8003570 <DrawChar+0x8c>
 800356e:	3307      	adds	r3, #7
 8003570:	10db      	asrs	r3, r3, #3
 8003572:	2b01      	cmp	r3, #1
 8003574:	d002      	beq.n	800357c <DrawChar+0x98>
 8003576:	2b02      	cmp	r3, #2
 8003578:	d004      	beq.n	8003584 <DrawChar+0xa0>
 800357a:	e00c      	b.n	8003596 <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	617b      	str	r3, [r7, #20]
      break;
 8003582:	e016      	b.n	80035b2 <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	021b      	lsls	r3, r3, #8
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	3201      	adds	r2, #1
 800358e:	7812      	ldrb	r2, [r2, #0]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]
      break;
 8003594:	e00d      	b.n	80035b2 <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	041a      	lsls	r2, r3, #16
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	3301      	adds	r3, #1
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	021b      	lsls	r3, r3, #8
 80035a4:	4313      	orrs	r3, r2
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	3202      	adds	r2, #2
 80035aa:	7812      	ldrb	r2, [r2, #0]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	617b      	str	r3, [r7, #20]
      break;
 80035b0:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 80035b2:	2300      	movs	r3, #0
 80035b4:	61bb      	str	r3, [r7, #24]
 80035b6:	e036      	b.n	8003626 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 80035b8:	8a3a      	ldrh	r2, [r7, #16]
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	1ad2      	subs	r2, r2, r3
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	4413      	add	r3, r2
 80035c2:	3b01      	subs	r3, #1
 80035c4:	2201      	movs	r2, #1
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	461a      	mov	r2, r3
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	4013      	ands	r3, r2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d012      	beq.n	80035fa <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	88fb      	ldrh	r3, [r7, #6]
 80035da:	4413      	add	r3, r2
 80035dc:	b298      	uxth	r0, r3
 80035de:	4b1b      	ldr	r3, [pc, #108]	@ (800364c <DrawChar+0x168>)
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	491b      	ldr	r1, [pc, #108]	@ (8003650 <DrawChar+0x16c>)
 80035e4:	4613      	mov	r3, r2
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	4413      	add	r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	440b      	add	r3, r1
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	88bb      	ldrh	r3, [r7, #4]
 80035f2:	4619      	mov	r1, r3
 80035f4:	f7ff fcee 	bl	8002fd4 <BSP_LCD_DrawPixel>
 80035f8:	e012      	b.n	8003620 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	88fb      	ldrh	r3, [r7, #6]
 8003600:	4413      	add	r3, r2
 8003602:	b298      	uxth	r0, r3
 8003604:	4b11      	ldr	r3, [pc, #68]	@ (800364c <DrawChar+0x168>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	4911      	ldr	r1, [pc, #68]	@ (8003650 <DrawChar+0x16c>)
 800360a:	4613      	mov	r3, r2
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	4413      	add	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	440b      	add	r3, r1
 8003614:	3304      	adds	r3, #4
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	88bb      	ldrh	r3, [r7, #4]
 800361a:	4619      	mov	r1, r3
 800361c:	f7ff fcda 	bl	8002fd4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	3301      	adds	r3, #1
 8003624:	61bb      	str	r3, [r7, #24]
 8003626:	8a3b      	ldrh	r3, [r7, #16]
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	429a      	cmp	r2, r3
 800362c:	d3c4      	bcc.n	80035b8 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 800362e:	88bb      	ldrh	r3, [r7, #4]
 8003630:	3301      	adds	r3, #1
 8003632:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	3301      	adds	r3, #1
 8003638:	61fb      	str	r3, [r7, #28]
 800363a:	8a7b      	ldrh	r3, [r7, #18]
 800363c:	69fa      	ldr	r2, [r7, #28]
 800363e:	429a      	cmp	r2, r3
 8003640:	d384      	bcc.n	800354c <DrawChar+0x68>
  }
}
 8003642:	bf00      	nop
 8003644:	bf00      	nop
 8003646:	3720      	adds	r7, #32
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	200008f8 	.word	0x200008f8
 8003650:	200008fc 	.word	0x200008fc

08003654 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af02      	add	r7, sp, #8
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
 8003660:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8003662:	4b1e      	ldr	r3, [pc, #120]	@ (80036dc <LL_FillBuffer+0x88>)
 8003664:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003668:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800366a:	4b1d      	ldr	r3, [pc, #116]	@ (80036e0 <LL_FillBuffer+0x8c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a1d      	ldr	r2, [pc, #116]	@ (80036e4 <LL_FillBuffer+0x90>)
 8003670:	2134      	movs	r1, #52	@ 0x34
 8003672:	fb01 f303 	mul.w	r3, r1, r3
 8003676:	4413      	add	r3, r2
 8003678:	3348      	adds	r3, #72	@ 0x48
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2b02      	cmp	r3, #2
 800367e:	d103      	bne.n	8003688 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8003680:	4b16      	ldr	r3, [pc, #88]	@ (80036dc <LL_FillBuffer+0x88>)
 8003682:	2202      	movs	r2, #2
 8003684:	609a      	str	r2, [r3, #8]
 8003686:	e002      	b.n	800368e <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003688:	4b14      	ldr	r3, [pc, #80]	@ (80036dc <LL_FillBuffer+0x88>)
 800368a:	2200      	movs	r2, #0
 800368c:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 800368e:	4a13      	ldr	r2, [pc, #76]	@ (80036dc <LL_FillBuffer+0x88>)
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8003694:	4b11      	ldr	r3, [pc, #68]	@ (80036dc <LL_FillBuffer+0x88>)
 8003696:	4a14      	ldr	r2, [pc, #80]	@ (80036e8 <LL_FillBuffer+0x94>)
 8003698:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 800369a:	4810      	ldr	r0, [pc, #64]	@ (80036dc <LL_FillBuffer+0x88>)
 800369c:	f001 ffd6 	bl	800564c <HAL_DMA2D_Init>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d115      	bne.n	80036d2 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 80036a6:	68f9      	ldr	r1, [r7, #12]
 80036a8:	480c      	ldr	r0, [pc, #48]	@ (80036dc <LL_FillBuffer+0x88>)
 80036aa:	f002 fa3d 	bl	8005b28 <HAL_DMA2D_ConfigLayer>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10e      	bne.n	80036d2 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69f9      	ldr	r1, [r7, #28]
 80036be:	4807      	ldr	r0, [pc, #28]	@ (80036dc <LL_FillBuffer+0x88>)
 80036c0:	f002 f80e 	bl	80056e0 <HAL_DMA2D_Start>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d103      	bne.n	80036d2 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80036ca:	210a      	movs	r1, #10
 80036cc:	4803      	ldr	r0, [pc, #12]	@ (80036dc <LL_FillBuffer+0x88>)
 80036ce:	f002 f832 	bl	8005736 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80036d2:	bf00      	nop
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	200008b8 	.word	0x200008b8
 80036e0:	200008f8 	.word	0x200008f8
 80036e4:	20000810 	.word	0x20000810
 80036e8:	4002b000 	.word	0x4002b000

080036ec <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af02      	add	r7, sp, #8
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
 80036f8:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 80036fa:	4b1c      	ldr	r3, [pc, #112]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 80036fc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003700:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003702:	4b1a      	ldr	r3, [pc, #104]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 8003704:	2200      	movs	r2, #0
 8003706:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 8003708:	4b18      	ldr	r3, [pc, #96]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 800370a:	2200      	movs	r2, #0
 800370c:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800370e:	4b17      	ldr	r3, [pc, #92]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 8003710:	2200      	movs	r2, #0
 8003712:	631a      	str	r2, [r3, #48]	@ 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8003714:	4b15      	ldr	r3, [pc, #84]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 8003716:	22ff      	movs	r2, #255	@ 0xff
 8003718:	635a      	str	r2, [r3, #52]	@ 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 800371a:	4a14      	ldr	r2, [pc, #80]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 8003720:	4b12      	ldr	r3, [pc, #72]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 8003722:	2200      	movs	r2, #0
 8003724:	629a      	str	r2, [r3, #40]	@ 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 8003726:	4b11      	ldr	r3, [pc, #68]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 8003728:	4a11      	ldr	r2, [pc, #68]	@ (8003770 <LL_ConvertLineToARGB8888+0x84>)
 800372a:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 800372c:	480f      	ldr	r0, [pc, #60]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 800372e:	f001 ff8d 	bl	800564c <HAL_DMA2D_Init>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d115      	bne.n	8003764 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 8003738:	2101      	movs	r1, #1
 800373a:	480c      	ldr	r0, [pc, #48]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 800373c:	f002 f9f4 	bl	8005b28 <HAL_DMA2D_ConfigLayer>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10e      	bne.n	8003764 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8003746:	68f9      	ldr	r1, [r7, #12]
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	2301      	movs	r3, #1
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4806      	ldr	r0, [pc, #24]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 8003752:	f001 ffc5 	bl	80056e0 <HAL_DMA2D_Start>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d103      	bne.n	8003764 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 800375c:	210a      	movs	r1, #10
 800375e:	4803      	ldr	r0, [pc, #12]	@ (800376c <LL_ConvertLineToARGB8888+0x80>)
 8003760:	f001 ffe9 	bl	8005736 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003764:	bf00      	nop
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	200008b8 	.word	0x200008b8
 8003770:	4002b000 	.word	0x4002b000

08003774 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003778:	4b29      	ldr	r3, [pc, #164]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 800377a:	4a2a      	ldr	r2, [pc, #168]	@ (8003824 <BSP_SDRAM_Init+0xb0>)
 800377c:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 800377e:	4b2a      	ldr	r3, [pc, #168]	@ (8003828 <BSP_SDRAM_Init+0xb4>)
 8003780:	2202      	movs	r2, #2
 8003782:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8003784:	4b28      	ldr	r3, [pc, #160]	@ (8003828 <BSP_SDRAM_Init+0xb4>)
 8003786:	2207      	movs	r2, #7
 8003788:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 800378a:	4b27      	ldr	r3, [pc, #156]	@ (8003828 <BSP_SDRAM_Init+0xb4>)
 800378c:	2204      	movs	r2, #4
 800378e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8003790:	4b25      	ldr	r3, [pc, #148]	@ (8003828 <BSP_SDRAM_Init+0xb4>)
 8003792:	2207      	movs	r2, #7
 8003794:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8003796:	4b24      	ldr	r3, [pc, #144]	@ (8003828 <BSP_SDRAM_Init+0xb4>)
 8003798:	2202      	movs	r2, #2
 800379a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 800379c:	4b22      	ldr	r3, [pc, #136]	@ (8003828 <BSP_SDRAM_Init+0xb4>)
 800379e:	2202      	movs	r2, #2
 80037a0:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80037a2:	4b21      	ldr	r3, [pc, #132]	@ (8003828 <BSP_SDRAM_Init+0xb4>)
 80037a4:	2202      	movs	r2, #2
 80037a6:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80037a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80037ae:	4b1c      	ldr	r3, [pc, #112]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80037b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037b6:	2204      	movs	r2, #4
 80037b8:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80037ba:	4b19      	ldr	r3, [pc, #100]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037bc:	2210      	movs	r2, #16
 80037be:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80037c0:	4b17      	ldr	r3, [pc, #92]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037c2:	2240      	movs	r2, #64	@ 0x40
 80037c4:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 80037c6:	4b16      	ldr	r3, [pc, #88]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037cc:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80037ce:	4b14      	ldr	r3, [pc, #80]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80037d4:	4b12      	ldr	r3, [pc, #72]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80037da:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80037dc:	4b10      	ldr	r3, [pc, #64]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80037e2:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80037e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80037ea:	2100      	movs	r1, #0
 80037ec:	480c      	ldr	r0, [pc, #48]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037ee:	f000 f87f 	bl	80038f0 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80037f2:	490d      	ldr	r1, [pc, #52]	@ (8003828 <BSP_SDRAM_Init+0xb4>)
 80037f4:	480a      	ldr	r0, [pc, #40]	@ (8003820 <BSP_SDRAM_Init+0xac>)
 80037f6:	f005 fc1f 	bl	8009038 <HAL_SDRAM_Init>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d003      	beq.n	8003808 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003800:	4b0a      	ldr	r3, [pc, #40]	@ (800382c <BSP_SDRAM_Init+0xb8>)
 8003802:	2201      	movs	r2, #1
 8003804:	701a      	strb	r2, [r3, #0]
 8003806:	e002      	b.n	800380e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003808:	4b08      	ldr	r3, [pc, #32]	@ (800382c <BSP_SDRAM_Init+0xb8>)
 800380a:	2200      	movs	r2, #0
 800380c:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800380e:	f240 6003 	movw	r0, #1539	@ 0x603
 8003812:	f000 f80d 	bl	8003830 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003816:	4b05      	ldr	r3, [pc, #20]	@ (800382c <BSP_SDRAM_Init+0xb8>)
 8003818:	781b      	ldrb	r3, [r3, #0]
}
 800381a:	4618      	mov	r0, r3
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	20000998 	.word	0x20000998
 8003824:	a0000140 	.word	0xa0000140
 8003828:	200009cc 	.word	0x200009cc
 800382c:	20000048 	.word	0x20000048

08003830 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003838:	2300      	movs	r3, #0
 800383a:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 800383c:	4b2a      	ldr	r3, [pc, #168]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800383e:	2201      	movs	r2, #1
 8003840:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003842:	4b29      	ldr	r3, [pc, #164]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003844:	2210      	movs	r2, #16
 8003846:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003848:	4b27      	ldr	r3, [pc, #156]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800384a:	2201      	movs	r2, #1
 800384c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800384e:	4b26      	ldr	r3, [pc, #152]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003850:	2200      	movs	r2, #0
 8003852:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003854:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003858:	4923      	ldr	r1, [pc, #140]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800385a:	4824      	ldr	r0, [pc, #144]	@ (80038ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 800385c:	f005 fc20 	bl	80090a0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003860:	2001      	movs	r0, #1
 8003862:	f000 ff55 	bl	8004710 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8003866:	4b20      	ldr	r3, [pc, #128]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003868:	2202      	movs	r2, #2
 800386a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800386c:	4b1e      	ldr	r3, [pc, #120]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800386e:	2210      	movs	r2, #16
 8003870:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003872:	4b1d      	ldr	r3, [pc, #116]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003874:	2201      	movs	r2, #1
 8003876:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003878:	4b1b      	ldr	r3, [pc, #108]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800387a:	2200      	movs	r2, #0
 800387c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 800387e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003882:	4919      	ldr	r1, [pc, #100]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003884:	4819      	ldr	r0, [pc, #100]	@ (80038ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003886:	f005 fc0b 	bl	80090a0 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800388a:	4b17      	ldr	r3, [pc, #92]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800388c:	2203      	movs	r2, #3
 800388e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003890:	4b15      	ldr	r3, [pc, #84]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003892:	2210      	movs	r2, #16
 8003894:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8003896:	4b14      	ldr	r3, [pc, #80]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003898:	2208      	movs	r2, #8
 800389a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800389c:	4b12      	ldr	r3, [pc, #72]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800389e:	2200      	movs	r2, #0
 80038a0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80038a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80038a6:	4910      	ldr	r1, [pc, #64]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038a8:	4810      	ldr	r0, [pc, #64]	@ (80038ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 80038aa:	f005 fbf9 	bl	80090a0 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80038ae:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80038b2:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80038b4:	4b0c      	ldr	r3, [pc, #48]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038b6:	2204      	movs	r2, #4
 80038b8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80038ba:	4b0b      	ldr	r3, [pc, #44]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038bc:	2210      	movs	r2, #16
 80038be:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80038c0:	4b09      	ldr	r3, [pc, #36]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038c2:	2201      	movs	r2, #1
 80038c4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	4a07      	ldr	r2, [pc, #28]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038ca:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80038cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80038d0:	4905      	ldr	r1, [pc, #20]	@ (80038e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80038d2:	4806      	ldr	r0, [pc, #24]	@ (80038ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 80038d4:	f005 fbe4 	bl	80090a0 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 80038d8:	6879      	ldr	r1, [r7, #4]
 80038da:	4804      	ldr	r0, [pc, #16]	@ (80038ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 80038dc:	f005 fc15 	bl	800910a <HAL_SDRAM_ProgramRefreshRate>
}
 80038e0:	bf00      	nop
 80038e2:	3710      	adds	r7, #16
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	200009e8 	.word	0x200009e8
 80038ec:	20000998 	.word	0x20000998

080038f0 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b090      	sub	sp, #64	@ 0x40
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80038fa:	4b70      	ldr	r3, [pc, #448]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 80038fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038fe:	4a6f      	ldr	r2, [pc, #444]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003900:	f043 0301 	orr.w	r3, r3, #1
 8003904:	6393      	str	r3, [r2, #56]	@ 0x38
 8003906:	4b6d      	ldr	r3, [pc, #436]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003912:	4b6a      	ldr	r3, [pc, #424]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003916:	4a69      	ldr	r2, [pc, #420]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003918:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800391c:	6313      	str	r3, [r2, #48]	@ 0x30
 800391e:	4b67      	ldr	r3, [pc, #412]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003922:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003926:	627b      	str	r3, [r7, #36]	@ 0x24
 8003928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800392a:	4b64      	ldr	r3, [pc, #400]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 800392c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800392e:	4a63      	ldr	r2, [pc, #396]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003930:	f043 0304 	orr.w	r3, r3, #4
 8003934:	6313      	str	r3, [r2, #48]	@ 0x30
 8003936:	4b61      	ldr	r3, [pc, #388]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393a:	f003 0304 	and.w	r3, r3, #4
 800393e:	623b      	str	r3, [r7, #32]
 8003940:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003942:	4b5e      	ldr	r3, [pc, #376]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003946:	4a5d      	ldr	r2, [pc, #372]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003948:	f043 0308 	orr.w	r3, r3, #8
 800394c:	6313      	str	r3, [r2, #48]	@ 0x30
 800394e:	4b5b      	ldr	r3, [pc, #364]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003952:	f003 0308 	and.w	r3, r3, #8
 8003956:	61fb      	str	r3, [r7, #28]
 8003958:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800395a:	4b58      	ldr	r3, [pc, #352]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 800395c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395e:	4a57      	ldr	r2, [pc, #348]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003960:	f043 0310 	orr.w	r3, r3, #16
 8003964:	6313      	str	r3, [r2, #48]	@ 0x30
 8003966:	4b55      	ldr	r3, [pc, #340]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800396a:	f003 0310 	and.w	r3, r3, #16
 800396e:	61bb      	str	r3, [r7, #24]
 8003970:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003972:	4b52      	ldr	r3, [pc, #328]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003976:	4a51      	ldr	r2, [pc, #324]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003978:	f043 0320 	orr.w	r3, r3, #32
 800397c:	6313      	str	r3, [r2, #48]	@ 0x30
 800397e:	4b4f      	ldr	r3, [pc, #316]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003982:	f003 0320 	and.w	r3, r3, #32
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800398a:	4b4c      	ldr	r3, [pc, #304]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 800398c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800398e:	4a4b      	ldr	r2, [pc, #300]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003990:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003994:	6313      	str	r3, [r2, #48]	@ 0x30
 8003996:	4b49      	ldr	r3, [pc, #292]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 8003998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800399e:	613b      	str	r3, [r7, #16]
 80039a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80039a2:	4b46      	ldr	r3, [pc, #280]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a6:	4a45      	ldr	r2, [pc, #276]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 80039a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80039ae:	4b43      	ldr	r3, [pc, #268]	@ (8003abc <BSP_SDRAM_MspInit+0x1cc>)
 80039b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039b6:	60fb      	str	r3, [r7, #12]
 80039b8:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80039ba:	2302      	movs	r3, #2
 80039bc:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80039be:	2301      	movs	r3, #1
 80039c0:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80039c2:	2302      	movs	r3, #2
 80039c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80039c6:	230c      	movs	r3, #12
 80039c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 80039ca:	2308      	movs	r3, #8
 80039cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 80039ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80039d2:	4619      	mov	r1, r3
 80039d4:	483a      	ldr	r0, [pc, #232]	@ (8003ac0 <BSP_SDRAM_MspInit+0x1d0>)
 80039d6:	f002 f9d5 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 80039da:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80039de:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80039e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80039e4:	4619      	mov	r1, r3
 80039e6:	4837      	ldr	r0, [pc, #220]	@ (8003ac4 <BSP_SDRAM_MspInit+0x1d4>)
 80039e8:	f002 f9cc 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80039ec:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80039f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80039f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80039f6:	4619      	mov	r1, r3
 80039f8:	4833      	ldr	r0, [pc, #204]	@ (8003ac8 <BSP_SDRAM_MspInit+0x1d8>)
 80039fa:	f002 f9c3 	bl	8005d84 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80039fe:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8003a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003a04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4830      	ldr	r0, [pc, #192]	@ (8003acc <BSP_SDRAM_MspInit+0x1dc>)
 8003a0c:	f002 f9ba 	bl	8005d84 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003a10:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003a16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	482c      	ldr	r0, [pc, #176]	@ (8003ad0 <BSP_SDRAM_MspInit+0x1e0>)
 8003a1e:	f002 f9b1 	bl	8005d84 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8003a22:	2328      	movs	r3, #40	@ 0x28
 8003a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8003a26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	4829      	ldr	r0, [pc, #164]	@ (8003ad4 <BSP_SDRAM_MspInit+0x1e4>)
 8003a2e:	f002 f9a9 	bl	8005d84 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003a32:	4b29      	ldr	r3, [pc, #164]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003a38:	4b27      	ldr	r3, [pc, #156]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a3a:	2280      	movs	r2, #128	@ 0x80
 8003a3c:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003a3e:	4b26      	ldr	r3, [pc, #152]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a44:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8003a46:	4b24      	ldr	r3, [pc, #144]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a4c:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003a4e:	4b22      	ldr	r3, [pc, #136]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a50:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003a54:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003a56:	4b20      	ldr	r3, [pc, #128]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a58:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a5c:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8003a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003a64:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a66:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003a6a:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8003a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003a72:	4b19      	ldr	r3, [pc, #100]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a74:	2203      	movs	r2, #3
 8003a76:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003a78:	4b17      	ldr	r3, [pc, #92]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003a7e:	4b16      	ldr	r3, [pc, #88]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8003a84:	4b14      	ldr	r3, [pc, #80]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a86:	4a15      	ldr	r2, [pc, #84]	@ (8003adc <BSP_SDRAM_MspInit+0x1ec>)
 8003a88:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a12      	ldr	r2, [pc, #72]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a8e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a90:	4a11      	ldr	r2, [pc, #68]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8003a96:	4810      	ldr	r0, [pc, #64]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a98:	f001 fcc8 	bl	800542c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8003a9c:	480e      	ldr	r0, [pc, #56]	@ (8003ad8 <BSP_SDRAM_MspInit+0x1e8>)
 8003a9e:	f001 fc17 	bl	80052d0 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	210f      	movs	r1, #15
 8003aa6:	2038      	movs	r0, #56	@ 0x38
 8003aa8:	f001 fb08 	bl	80050bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003aac:	2038      	movs	r0, #56	@ 0x38
 8003aae:	f001 fb21 	bl	80050f4 <HAL_NVIC_EnableIRQ>
}
 8003ab2:	bf00      	nop
 8003ab4:	3740      	adds	r7, #64	@ 0x40
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	40023800 	.word	0x40023800
 8003ac0:	40020800 	.word	0x40020800
 8003ac4:	40020c00 	.word	0x40020c00
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	40021400 	.word	0x40021400
 8003ad0:	40021800 	.word	0x40021800
 8003ad4:	40021c00 	.word	0x40021c00
 8003ad8:	200009f8 	.word	0x200009f8
 8003adc:	40026410 	.word	0x40026410

08003ae0 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	460a      	mov	r2, r1
 8003aea:	80fb      	strh	r3, [r7, #6]
 8003aec:	4613      	mov	r3, r2
 8003aee:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8003af0:	2300      	movs	r3, #0
 8003af2:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8003af4:	4a14      	ldr	r2, [pc, #80]	@ (8003b48 <BSP_TS_Init+0x68>)
 8003af6:	88fb      	ldrh	r3, [r7, #6]
 8003af8:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8003afa:	4a14      	ldr	r2, [pc, #80]	@ (8003b4c <BSP_TS_Init+0x6c>)
 8003afc:	88bb      	ldrh	r3, [r7, #4]
 8003afe:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8003b00:	4b13      	ldr	r3, [pc, #76]	@ (8003b50 <BSP_TS_Init+0x70>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2070      	movs	r0, #112	@ 0x70
 8003b06:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8003b08:	4b11      	ldr	r3, [pc, #68]	@ (8003b50 <BSP_TS_Init+0x70>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	2070      	movs	r0, #112	@ 0x70
 8003b0e:	4798      	blx	r3
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b51      	cmp	r3, #81	@ 0x51
 8003b14:	d110      	bne.n	8003b38 <BSP_TS_Init+0x58>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8003b16:	4b0f      	ldr	r3, [pc, #60]	@ (8003b54 <BSP_TS_Init+0x74>)
 8003b18:	4a0d      	ldr	r2, [pc, #52]	@ (8003b50 <BSP_TS_Init+0x70>)
 8003b1a:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8003b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b58 <BSP_TS_Init+0x78>)
 8003b1e:	2270      	movs	r2, #112	@ 0x70
 8003b20:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8003b22:	4b0e      	ldr	r3, [pc, #56]	@ (8003b5c <BSP_TS_Init+0x7c>)
 8003b24:	2208      	movs	r2, #8
 8003b26:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8003b28:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <BSP_TS_Init+0x74>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b58 <BSP_TS_Init+0x78>)
 8003b30:	7812      	ldrb	r2, [r2, #0]
 8003b32:	4610      	mov	r0, r2
 8003b34:	4798      	blx	r3
 8003b36:	e001      	b.n	8003b3c <BSP_TS_Init+0x5c>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	20000a5c 	.word	0x20000a5c
 8003b4c:	20000a5e 	.word	0x20000a5e
 8003b50:	20000010 	.word	0x20000010
 8003b54:	20000a58 	.word	0x20000a58
 8003b58:	20000a61 	.word	0x20000a61
 8003b5c:	20000a60 	.word	0x20000a60

08003b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003b66:	4b11      	ldr	r3, [pc, #68]	@ (8003bac <HAL_MspInit+0x4c>)
 8003b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6a:	4a10      	ldr	r2, [pc, #64]	@ (8003bac <HAL_MspInit+0x4c>)
 8003b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b72:	4b0e      	ldr	r3, [pc, #56]	@ (8003bac <HAL_MspInit+0x4c>)
 8003b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b7a:	607b      	str	r3, [r7, #4]
 8003b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003bac <HAL_MspInit+0x4c>)
 8003b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b82:	4a0a      	ldr	r2, [pc, #40]	@ (8003bac <HAL_MspInit+0x4c>)
 8003b84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b88:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b8a:	4b08      	ldr	r3, [pc, #32]	@ (8003bac <HAL_MspInit+0x4c>)
 8003b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b92:	603b      	str	r3, [r7, #0]
 8003b94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003b96:	2200      	movs	r2, #0
 8003b98:	210f      	movs	r1, #15
 8003b9a:	f06f 0001 	mvn.w	r0, #1
 8003b9e:	f001 fa8d 	bl	80050bc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ba2:	bf00      	nop
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	40023800 	.word	0x40023800

08003bb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b08e      	sub	sp, #56	@ 0x38
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003bc0:	4b33      	ldr	r3, [pc, #204]	@ (8003c90 <HAL_InitTick+0xe0>)
 8003bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc4:	4a32      	ldr	r2, [pc, #200]	@ (8003c90 <HAL_InitTick+0xe0>)
 8003bc6:	f043 0310 	orr.w	r3, r3, #16
 8003bca:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bcc:	4b30      	ldr	r3, [pc, #192]	@ (8003c90 <HAL_InitTick+0xe0>)
 8003bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd0:	f003 0310 	and.w	r3, r3, #16
 8003bd4:	60fb      	str	r3, [r7, #12]
 8003bd6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003bd8:	f107 0210 	add.w	r2, r7, #16
 8003bdc:	f107 0314 	add.w	r3, r7, #20
 8003be0:	4611      	mov	r1, r2
 8003be2:	4618      	mov	r0, r3
 8003be4:	f004 fa30 	bl	8008048 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003be8:	6a3b      	ldr	r3, [r7, #32]
 8003bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d103      	bne.n	8003bfa <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003bf2:	f004 fa01 	bl	8007ff8 <HAL_RCC_GetPCLK1Freq>
 8003bf6:	6378      	str	r0, [r7, #52]	@ 0x34
 8003bf8:	e004      	b.n	8003c04 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003bfa:	f004 f9fd 	bl	8007ff8 <HAL_RCC_GetPCLK1Freq>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c06:	4a23      	ldr	r2, [pc, #140]	@ (8003c94 <HAL_InitTick+0xe4>)
 8003c08:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0c:	0c9b      	lsrs	r3, r3, #18
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003c12:	4b21      	ldr	r3, [pc, #132]	@ (8003c98 <HAL_InitTick+0xe8>)
 8003c14:	4a21      	ldr	r2, [pc, #132]	@ (8003c9c <HAL_InitTick+0xec>)
 8003c16:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003c18:	4b1f      	ldr	r3, [pc, #124]	@ (8003c98 <HAL_InitTick+0xe8>)
 8003c1a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003c1e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003c20:	4a1d      	ldr	r2, [pc, #116]	@ (8003c98 <HAL_InitTick+0xe8>)
 8003c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c24:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003c26:	4b1c      	ldr	r3, [pc, #112]	@ (8003c98 <HAL_InitTick+0xe8>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8003c98 <HAL_InitTick+0xe8>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c32:	4b19      	ldr	r3, [pc, #100]	@ (8003c98 <HAL_InitTick+0xe8>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003c38:	4817      	ldr	r0, [pc, #92]	@ (8003c98 <HAL_InitTick+0xe8>)
 8003c3a:	f005 fb39 	bl	80092b0 <HAL_TIM_Base_Init>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003c44:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d11b      	bne.n	8003c84 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003c4c:	4812      	ldr	r0, [pc, #72]	@ (8003c98 <HAL_InitTick+0xe8>)
 8003c4e:	f005 fb87 	bl	8009360 <HAL_TIM_Base_Start_IT>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003c58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d111      	bne.n	8003c84 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c60:	2036      	movs	r0, #54	@ 0x36
 8003c62:	f001 fa47 	bl	80050f4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2b0f      	cmp	r3, #15
 8003c6a:	d808      	bhi.n	8003c7e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	2036      	movs	r0, #54	@ 0x36
 8003c72:	f001 fa23 	bl	80050bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003c76:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca0 <HAL_InitTick+0xf0>)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6013      	str	r3, [r2, #0]
 8003c7c:	e002      	b.n	8003c84 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003c84:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3738      	adds	r7, #56	@ 0x38
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	40023800 	.word	0x40023800
 8003c94:	431bde83 	.word	0x431bde83
 8003c98:	20000a64 	.word	0x20000a64
 8003c9c:	40001000 	.word	0x40001000
 8003ca0:	20000050 	.word	0x20000050

08003ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ca8:	bf00      	nop
 8003caa:	e7fd      	b.n	8003ca8 <NMI_Handler+0x4>

08003cac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cb0:	bf00      	nop
 8003cb2:	e7fd      	b.n	8003cb0 <HardFault_Handler+0x4>

08003cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cb8:	bf00      	nop
 8003cba:	e7fd      	b.n	8003cb8 <MemManage_Handler+0x4>

08003cbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003cc0:	bf00      	nop
 8003cc2:	e7fd      	b.n	8003cc0 <BusFault_Handler+0x4>

08003cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003cc8:	bf00      	nop
 8003cca:	e7fd      	b.n	8003cc8 <UsageFault_Handler+0x4>

08003ccc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cd0:	bf00      	nop
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
	...

08003cdc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8003ce0:	4b06      	ldr	r3, [pc, #24]	@ (8003cfc <TIM6_DAC_IRQHandler+0x20>)
 8003ce2:	791b      	ldrb	r3, [r3, #4]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d002      	beq.n	8003cf0 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8003cea:	4804      	ldr	r0, [pc, #16]	@ (8003cfc <TIM6_DAC_IRQHandler+0x20>)
 8003cec:	f001 fa32 	bl	8005154 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8003cf0:	4803      	ldr	r0, [pc, #12]	@ (8003d00 <TIM6_DAC_IRQHandler+0x24>)
 8003cf2:	f005 fbad 	bl	8009450 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003cf6:	bf00      	nop
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	20000164 	.word	0x20000164
 8003d00:	20000a64 	.word	0x20000a64

08003d04 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003d08:	4802      	ldr	r0, [pc, #8]	@ (8003d14 <LTDC_IRQHandler+0x10>)
 8003d0a:	f003 fa0b 	bl	8007124 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8003d0e:	bf00      	nop
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20000680 	.word	0x20000680

08003d18 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003d1c:	4802      	ldr	r0, [pc, #8]	@ (8003d28 <DMA2D_IRQHandler+0x10>)
 8003d1e:	f001 fdf3 	bl	8005908 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8003d22:	bf00      	nop
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	20000178 	.word	0x20000178

08003d2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	af00      	add	r7, sp, #0
	return 1;
 8003d30:	2301      	movs	r3, #1
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <_kill>:

int _kill(int pid, int sig)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003d46:	f008 f8d5 	bl	800bef4 <__errno>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2216      	movs	r2, #22
 8003d4e:	601a      	str	r2, [r3, #0]
	return -1;
 8003d50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3708      	adds	r7, #8
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <_exit>:

void _exit (int status)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003d64:	f04f 31ff 	mov.w	r1, #4294967295
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f7ff ffe7 	bl	8003d3c <_kill>
	while (1) {}		/* Make sure we hang here */
 8003d6e:	bf00      	nop
 8003d70:	e7fd      	b.n	8003d6e <_exit+0x12>

08003d72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b086      	sub	sp, #24
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	60f8      	str	r0, [r7, #12]
 8003d7a:	60b9      	str	r1, [r7, #8]
 8003d7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d7e:	2300      	movs	r3, #0
 8003d80:	617b      	str	r3, [r7, #20]
 8003d82:	e00a      	b.n	8003d9a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003d84:	f3af 8000 	nop.w
 8003d88:	4601      	mov	r1, r0
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	1c5a      	adds	r2, r3, #1
 8003d8e:	60ba      	str	r2, [r7, #8]
 8003d90:	b2ca      	uxtb	r2, r1
 8003d92:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	3301      	adds	r3, #1
 8003d98:	617b      	str	r3, [r7, #20]
 8003d9a:	697a      	ldr	r2, [r7, #20]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	dbf0      	blt.n	8003d84 <_read+0x12>
	}

return len;
 8003da2:	687b      	ldr	r3, [r7, #4]
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3718      	adds	r7, #24
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003db8:	2300      	movs	r3, #0
 8003dba:	617b      	str	r3, [r7, #20]
 8003dbc:	e009      	b.n	8003dd2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	1c5a      	adds	r2, r3, #1
 8003dc2:	60ba      	str	r2, [r7, #8]
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	3301      	adds	r3, #1
 8003dd0:	617b      	str	r3, [r7, #20]
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	dbf1      	blt.n	8003dbe <_write+0x12>
	}
	return len;
 8003dda:	687b      	ldr	r3, [r7, #4]
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3718      	adds	r7, #24
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <_close>:

int _close(int file)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
	return -1;
 8003dec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	370c      	adds	r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr

08003dfc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e0c:	605a      	str	r2, [r3, #4]
	return 0;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <_isatty>:

int _isatty(int file)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
	return 1;
 8003e24:	2301      	movs	r3, #1
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b085      	sub	sp, #20
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	60f8      	str	r0, [r7, #12]
 8003e3a:	60b9      	str	r1, [r7, #8]
 8003e3c:	607a      	str	r2, [r7, #4]
	return 0;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3714      	adds	r7, #20
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e54:	4a14      	ldr	r2, [pc, #80]	@ (8003ea8 <_sbrk+0x5c>)
 8003e56:	4b15      	ldr	r3, [pc, #84]	@ (8003eac <_sbrk+0x60>)
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e60:	4b13      	ldr	r3, [pc, #76]	@ (8003eb0 <_sbrk+0x64>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d102      	bne.n	8003e6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e68:	4b11      	ldr	r3, [pc, #68]	@ (8003eb0 <_sbrk+0x64>)
 8003e6a:	4a12      	ldr	r2, [pc, #72]	@ (8003eb4 <_sbrk+0x68>)
 8003e6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e6e:	4b10      	ldr	r3, [pc, #64]	@ (8003eb0 <_sbrk+0x64>)
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4413      	add	r3, r2
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d207      	bcs.n	8003e8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e7c:	f008 f83a 	bl	800bef4 <__errno>
 8003e80:	4603      	mov	r3, r0
 8003e82:	220c      	movs	r2, #12
 8003e84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e86:	f04f 33ff 	mov.w	r3, #4294967295
 8003e8a:	e009      	b.n	8003ea0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e8c:	4b08      	ldr	r3, [pc, #32]	@ (8003eb0 <_sbrk+0x64>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e92:	4b07      	ldr	r3, [pc, #28]	@ (8003eb0 <_sbrk+0x64>)
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4413      	add	r3, r2
 8003e9a:	4a05      	ldr	r2, [pc, #20]	@ (8003eb0 <_sbrk+0x64>)
 8003e9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3718      	adds	r7, #24
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	20050000 	.word	0x20050000
 8003eac:	00000400 	.word	0x00000400
 8003eb0:	20000ab0 	.word	0x20000ab0
 8003eb4:	20004c68 	.word	0x20004c68

08003eb8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ebc:	4b06      	ldr	r3, [pc, #24]	@ (8003ed8 <SystemInit+0x20>)
 8003ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ec2:	4a05      	ldr	r2, [pc, #20]	@ (8003ed8 <SystemInit+0x20>)
 8003ec4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ec8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ecc:	bf00      	nop
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	e000ed00 	.word	0xe000ed00

08003edc <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ee2:	f107 0310 	add.w	r3, r7, #16
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	605a      	str	r2, [r3, #4]
 8003eec:	609a      	str	r2, [r3, #8]
 8003eee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ef0:	1d3b      	adds	r3, r7, #4
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	601a      	str	r2, [r3, #0]
 8003ef6:	605a      	str	r2, [r3, #4]
 8003ef8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003efa:	4b20      	ldr	r3, [pc, #128]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003efc:	4a20      	ldr	r2, [pc, #128]	@ (8003f80 <MX_TIM1_Init+0xa4>)
 8003efe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003f00:	4b1e      	ldr	r3, [pc, #120]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f06:	4b1d      	ldr	r3, [pc, #116]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003f0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f12:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f14:	4b19      	ldr	r3, [pc, #100]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003f1a:	4b18      	ldr	r3, [pc, #96]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f20:	4b16      	ldr	r3, [pc, #88]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003f26:	4815      	ldr	r0, [pc, #84]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003f28:	f005 f9c2 	bl	80092b0 <HAL_TIM_Base_Init>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003f32:	f7fe fa4d 	bl	80023d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003f3c:	f107 0310 	add.w	r3, r7, #16
 8003f40:	4619      	mov	r1, r3
 8003f42:	480e      	ldr	r0, [pc, #56]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003f44:	f005 fba4 	bl	8009690 <HAL_TIM_ConfigClockSource>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003f4e:	f7fe fa3f 	bl	80023d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f52:	2300      	movs	r3, #0
 8003f54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003f56:	2300      	movs	r3, #0
 8003f58:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003f5e:	1d3b      	adds	r3, r7, #4
 8003f60:	4619      	mov	r1, r3
 8003f62:	4806      	ldr	r0, [pc, #24]	@ (8003f7c <MX_TIM1_Init+0xa0>)
 8003f64:	f005 fdc0 	bl	8009ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003f6e:	f7fe fa2f 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003f72:	bf00      	nop
 8003f74:	3720      	adds	r7, #32
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20000ab4 	.word	0x20000ab4
 8003f80:	40010000 	.word	0x40010000

08003f84 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b088      	sub	sp, #32
 8003f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f8a:	f107 0310 	add.w	r3, r7, #16
 8003f8e:	2200      	movs	r2, #0
 8003f90:	601a      	str	r2, [r3, #0]
 8003f92:	605a      	str	r2, [r3, #4]
 8003f94:	609a      	str	r2, [r3, #8]
 8003f96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f98:	1d3b      	adds	r3, r7, #4
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	605a      	str	r2, [r3, #4]
 8003fa0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800401c <MX_TIM2_Init+0x98>)
 8003fa4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003fa8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003faa:	4b1c      	ldr	r3, [pc, #112]	@ (800401c <MX_TIM2_Init+0x98>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fb0:	4b1a      	ldr	r3, [pc, #104]	@ (800401c <MX_TIM2_Init+0x98>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003fb6:	4b19      	ldr	r3, [pc, #100]	@ (800401c <MX_TIM2_Init+0x98>)
 8003fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8003fbc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fbe:	4b17      	ldr	r3, [pc, #92]	@ (800401c <MX_TIM2_Init+0x98>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fc4:	4b15      	ldr	r3, [pc, #84]	@ (800401c <MX_TIM2_Init+0x98>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003fca:	4814      	ldr	r0, [pc, #80]	@ (800401c <MX_TIM2_Init+0x98>)
 8003fcc:	f005 f970 	bl	80092b0 <HAL_TIM_Base_Init>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003fd6:	f7fe f9fb 	bl	80023d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003fda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fde:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003fe0:	f107 0310 	add.w	r3, r7, #16
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	480d      	ldr	r0, [pc, #52]	@ (800401c <MX_TIM2_Init+0x98>)
 8003fe8:	f005 fb52 	bl	8009690 <HAL_TIM_ConfigClockSource>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d001      	beq.n	8003ff6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003ff2:	f7fe f9ed 	bl	80023d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003ffe:	1d3b      	adds	r3, r7, #4
 8004000:	4619      	mov	r1, r3
 8004002:	4806      	ldr	r0, [pc, #24]	@ (800401c <MX_TIM2_Init+0x98>)
 8004004:	f005 fd70 	bl	8009ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800400e:	f7fe f9df 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004012:	bf00      	nop
 8004014:	3720      	adds	r7, #32
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	20000b00 	.word	0x20000b00

08004020 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b088      	sub	sp, #32
 8004024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004026:	f107 0310 	add.w	r3, r7, #16
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]
 800402e:	605a      	str	r2, [r3, #4]
 8004030:	609a      	str	r2, [r3, #8]
 8004032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004034:	1d3b      	adds	r3, r7, #4
 8004036:	2200      	movs	r2, #0
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	605a      	str	r2, [r3, #4]
 800403c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800403e:	4b1d      	ldr	r3, [pc, #116]	@ (80040b4 <MX_TIM3_Init+0x94>)
 8004040:	4a1d      	ldr	r2, [pc, #116]	@ (80040b8 <MX_TIM3_Init+0x98>)
 8004042:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004044:	4b1b      	ldr	r3, [pc, #108]	@ (80040b4 <MX_TIM3_Init+0x94>)
 8004046:	2200      	movs	r2, #0
 8004048:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800404a:	4b1a      	ldr	r3, [pc, #104]	@ (80040b4 <MX_TIM3_Init+0x94>)
 800404c:	2200      	movs	r2, #0
 800404e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004050:	4b18      	ldr	r3, [pc, #96]	@ (80040b4 <MX_TIM3_Init+0x94>)
 8004052:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004056:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004058:	4b16      	ldr	r3, [pc, #88]	@ (80040b4 <MX_TIM3_Init+0x94>)
 800405a:	2200      	movs	r2, #0
 800405c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800405e:	4b15      	ldr	r3, [pc, #84]	@ (80040b4 <MX_TIM3_Init+0x94>)
 8004060:	2200      	movs	r2, #0
 8004062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004064:	4813      	ldr	r0, [pc, #76]	@ (80040b4 <MX_TIM3_Init+0x94>)
 8004066:	f005 f923 	bl	80092b0 <HAL_TIM_Base_Init>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004070:	f7fe f9ae 	bl	80023d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004074:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004078:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800407a:	f107 0310 	add.w	r3, r7, #16
 800407e:	4619      	mov	r1, r3
 8004080:	480c      	ldr	r0, [pc, #48]	@ (80040b4 <MX_TIM3_Init+0x94>)
 8004082:	f005 fb05 	bl	8009690 <HAL_TIM_ConfigClockSource>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800408c:	f7fe f9a0 	bl	80023d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004090:	2300      	movs	r3, #0
 8004092:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004094:	2300      	movs	r3, #0
 8004096:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004098:	1d3b      	adds	r3, r7, #4
 800409a:	4619      	mov	r1, r3
 800409c:	4805      	ldr	r0, [pc, #20]	@ (80040b4 <MX_TIM3_Init+0x94>)
 800409e:	f005 fd23 	bl	8009ae8 <HAL_TIMEx_MasterConfigSynchronization>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d001      	beq.n	80040ac <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80040a8:	f7fe f992 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80040ac:	bf00      	nop
 80040ae:	3720      	adds	r7, #32
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	20000b4c 	.word	0x20000b4c
 80040b8:	40000400 	.word	0x40000400

080040bc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b088      	sub	sp, #32
 80040c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040c2:	f107 0310 	add.w	r3, r7, #16
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	605a      	str	r2, [r3, #4]
 80040cc:	609a      	str	r2, [r3, #8]
 80040ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040d0:	1d3b      	adds	r3, r7, #4
 80040d2:	2200      	movs	r2, #0
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	605a      	str	r2, [r3, #4]
 80040d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80040da:	4b1d      	ldr	r3, [pc, #116]	@ (8004150 <MX_TIM5_Init+0x94>)
 80040dc:	4a1d      	ldr	r2, [pc, #116]	@ (8004154 <MX_TIM5_Init+0x98>)
 80040de:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80040e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004150 <MX_TIM5_Init+0x94>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004150 <MX_TIM5_Init+0x94>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80040ec:	4b18      	ldr	r3, [pc, #96]	@ (8004150 <MX_TIM5_Init+0x94>)
 80040ee:	f04f 32ff 	mov.w	r2, #4294967295
 80040f2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040f4:	4b16      	ldr	r3, [pc, #88]	@ (8004150 <MX_TIM5_Init+0x94>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040fa:	4b15      	ldr	r3, [pc, #84]	@ (8004150 <MX_TIM5_Init+0x94>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004100:	4813      	ldr	r0, [pc, #76]	@ (8004150 <MX_TIM5_Init+0x94>)
 8004102:	f005 f8d5 	bl	80092b0 <HAL_TIM_Base_Init>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800410c:	f7fe f960 	bl	80023d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004110:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004114:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004116:	f107 0310 	add.w	r3, r7, #16
 800411a:	4619      	mov	r1, r3
 800411c:	480c      	ldr	r0, [pc, #48]	@ (8004150 <MX_TIM5_Init+0x94>)
 800411e:	f005 fab7 	bl	8009690 <HAL_TIM_ConfigClockSource>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8004128:	f7fe f952 	bl	80023d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800412c:	2300      	movs	r3, #0
 800412e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004130:	2300      	movs	r3, #0
 8004132:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004134:	1d3b      	adds	r3, r7, #4
 8004136:	4619      	mov	r1, r3
 8004138:	4805      	ldr	r0, [pc, #20]	@ (8004150 <MX_TIM5_Init+0x94>)
 800413a:	f005 fcd5 	bl	8009ae8 <HAL_TIMEx_MasterConfigSynchronization>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d001      	beq.n	8004148 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8004144:	f7fe f944 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8004148:	bf00      	nop
 800414a:	3720      	adds	r7, #32
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	20000b98 	.word	0x20000b98
 8004154:	40000c00 	.word	0x40000c00

08004158 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b088      	sub	sp, #32
 800415c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800415e:	f107 0310 	add.w	r3, r7, #16
 8004162:	2200      	movs	r2, #0
 8004164:	601a      	str	r2, [r3, #0]
 8004166:	605a      	str	r2, [r3, #4]
 8004168:	609a      	str	r2, [r3, #8]
 800416a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800416c:	1d3b      	adds	r3, r7, #4
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	605a      	str	r2, [r3, #4]
 8004174:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004176:	4b20      	ldr	r3, [pc, #128]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 8004178:	4a20      	ldr	r2, [pc, #128]	@ (80041fc <MX_TIM8_Init+0xa4>)
 800417a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800417c:	4b1e      	ldr	r3, [pc, #120]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 800417e:	2200      	movs	r2, #0
 8004180:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004182:	4b1d      	ldr	r3, [pc, #116]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 8004184:	2200      	movs	r2, #0
 8004186:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8004188:	4b1b      	ldr	r3, [pc, #108]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 800418a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800418e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004190:	4b19      	ldr	r3, [pc, #100]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 8004192:	2200      	movs	r2, #0
 8004194:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004196:	4b18      	ldr	r3, [pc, #96]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 8004198:	2200      	movs	r2, #0
 800419a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800419c:	4b16      	ldr	r3, [pc, #88]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 800419e:	2200      	movs	r2, #0
 80041a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80041a2:	4815      	ldr	r0, [pc, #84]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 80041a4:	f005 f884 	bl	80092b0 <HAL_TIM_Base_Init>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80041ae:	f7fe f90f 	bl	80023d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80041b8:	f107 0310 	add.w	r3, r7, #16
 80041bc:	4619      	mov	r1, r3
 80041be:	480e      	ldr	r0, [pc, #56]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 80041c0:	f005 fa66 	bl	8009690 <HAL_TIM_ConfigClockSource>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80041ca:	f7fe f901 	bl	80023d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041ce:	2300      	movs	r3, #0
 80041d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80041d2:	2300      	movs	r3, #0
 80041d4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041d6:	2300      	movs	r3, #0
 80041d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80041da:	1d3b      	adds	r3, r7, #4
 80041dc:	4619      	mov	r1, r3
 80041de:	4806      	ldr	r0, [pc, #24]	@ (80041f8 <MX_TIM8_Init+0xa0>)
 80041e0:	f005 fc82 	bl	8009ae8 <HAL_TIMEx_MasterConfigSynchronization>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80041ea:	f7fe f8f1 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80041ee:	bf00      	nop
 80041f0:	3720      	adds	r7, #32
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	20000be4 	.word	0x20000be4
 80041fc:	40010400 	.word	0x40010400

08004200 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b08e      	sub	sp, #56	@ 0x38
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004208:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800420c:	2200      	movs	r2, #0
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	605a      	str	r2, [r3, #4]
 8004212:	609a      	str	r2, [r3, #8]
 8004214:	60da      	str	r2, [r3, #12]
 8004216:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a3b      	ldr	r2, [pc, #236]	@ (800430c <HAL_TIM_Base_MspInit+0x10c>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d10c      	bne.n	800423c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004222:	4b3b      	ldr	r3, [pc, #236]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 8004224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004226:	4a3a      	ldr	r2, [pc, #232]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 8004228:	f043 0301 	orr.w	r3, r3, #1
 800422c:	6453      	str	r3, [r2, #68]	@ 0x44
 800422e:	4b38      	ldr	r3, [pc, #224]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 8004230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	623b      	str	r3, [r7, #32]
 8004238:	6a3b      	ldr	r3, [r7, #32]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800423a:	e062      	b.n	8004302 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM2)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004244:	d10c      	bne.n	8004260 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004246:	4b32      	ldr	r3, [pc, #200]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 8004248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424a:	4a31      	ldr	r2, [pc, #196]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 800424c:	f043 0301 	orr.w	r3, r3, #1
 8004250:	6413      	str	r3, [r2, #64]	@ 0x40
 8004252:	4b2f      	ldr	r3, [pc, #188]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 8004254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	61fb      	str	r3, [r7, #28]
 800425c:	69fb      	ldr	r3, [r7, #28]
}
 800425e:	e050      	b.n	8004302 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM3)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a2b      	ldr	r2, [pc, #172]	@ (8004314 <HAL_TIM_Base_MspInit+0x114>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d10c      	bne.n	8004284 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800426a:	4b29      	ldr	r3, [pc, #164]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 800426c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426e:	4a28      	ldr	r2, [pc, #160]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 8004270:	f043 0302 	orr.w	r3, r3, #2
 8004274:	6413      	str	r3, [r2, #64]	@ 0x40
 8004276:	4b26      	ldr	r3, [pc, #152]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 8004278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	61bb      	str	r3, [r7, #24]
 8004280:	69bb      	ldr	r3, [r7, #24]
}
 8004282:	e03e      	b.n	8004302 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM5)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a23      	ldr	r2, [pc, #140]	@ (8004318 <HAL_TIM_Base_MspInit+0x118>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d10c      	bne.n	80042a8 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800428e:	4b20      	ldr	r3, [pc, #128]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	4a1f      	ldr	r2, [pc, #124]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 8004294:	f043 0308 	orr.w	r3, r3, #8
 8004298:	6413      	str	r3, [r2, #64]	@ 0x40
 800429a:	4b1d      	ldr	r3, [pc, #116]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429e:	f003 0308 	and.w	r3, r3, #8
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	697b      	ldr	r3, [r7, #20]
}
 80042a6:	e02c      	b.n	8004302 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM8)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a1b      	ldr	r2, [pc, #108]	@ (800431c <HAL_TIM_Base_MspInit+0x11c>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d127      	bne.n	8004302 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80042b2:	4b17      	ldr	r3, [pc, #92]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 80042b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042b6:	4a16      	ldr	r2, [pc, #88]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 80042b8:	f043 0302 	orr.w	r3, r3, #2
 80042bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80042be:	4b14      	ldr	r3, [pc, #80]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 80042c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	613b      	str	r3, [r7, #16]
 80042c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80042ca:	4b11      	ldr	r3, [pc, #68]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 80042cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ce:	4a10      	ldr	r2, [pc, #64]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 80042d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80042d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004310 <HAL_TIM_Base_MspInit+0x110>)
 80042d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80042e2:	2304      	movs	r3, #4
 80042e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e6:	2302      	movs	r3, #2
 80042e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ea:	2300      	movs	r3, #0
 80042ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ee:	2300      	movs	r3, #0
 80042f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80042f2:	2303      	movs	r3, #3
 80042f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80042f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042fa:	4619      	mov	r1, r3
 80042fc:	4808      	ldr	r0, [pc, #32]	@ (8004320 <HAL_TIM_Base_MspInit+0x120>)
 80042fe:	f001 fd41 	bl	8005d84 <HAL_GPIO_Init>
}
 8004302:	bf00      	nop
 8004304:	3738      	adds	r7, #56	@ 0x38
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	40010000 	.word	0x40010000
 8004310:	40023800 	.word	0x40023800
 8004314:	40000400 	.word	0x40000400
 8004318:	40000c00 	.word	0x40000c00
 800431c:	40010400 	.word	0x40010400
 8004320:	40022000 	.word	0x40022000

08004324 <MX_UART7_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart6;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8004328:	4b14      	ldr	r3, [pc, #80]	@ (800437c <MX_UART7_Init+0x58>)
 800432a:	4a15      	ldr	r2, [pc, #84]	@ (8004380 <MX_UART7_Init+0x5c>)
 800432c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800432e:	4b13      	ldr	r3, [pc, #76]	@ (800437c <MX_UART7_Init+0x58>)
 8004330:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004334:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8004336:	4b11      	ldr	r3, [pc, #68]	@ (800437c <MX_UART7_Init+0x58>)
 8004338:	2200      	movs	r2, #0
 800433a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800433c:	4b0f      	ldr	r3, [pc, #60]	@ (800437c <MX_UART7_Init+0x58>)
 800433e:	2200      	movs	r2, #0
 8004340:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8004342:	4b0e      	ldr	r3, [pc, #56]	@ (800437c <MX_UART7_Init+0x58>)
 8004344:	2200      	movs	r2, #0
 8004346:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8004348:	4b0c      	ldr	r3, [pc, #48]	@ (800437c <MX_UART7_Init+0x58>)
 800434a:	220c      	movs	r2, #12
 800434c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800434e:	4b0b      	ldr	r3, [pc, #44]	@ (800437c <MX_UART7_Init+0x58>)
 8004350:	2200      	movs	r2, #0
 8004352:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8004354:	4b09      	ldr	r3, [pc, #36]	@ (800437c <MX_UART7_Init+0x58>)
 8004356:	2200      	movs	r2, #0
 8004358:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800435a:	4b08      	ldr	r3, [pc, #32]	@ (800437c <MX_UART7_Init+0x58>)
 800435c:	2200      	movs	r2, #0
 800435e:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004360:	4b06      	ldr	r3, [pc, #24]	@ (800437c <MX_UART7_Init+0x58>)
 8004362:	2200      	movs	r2, #0
 8004364:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8004366:	4805      	ldr	r0, [pc, #20]	@ (800437c <MX_UART7_Init+0x58>)
 8004368:	f005 fc6a 	bl	8009c40 <HAL_UART_Init>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8004372:	f7fe f82d 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8004376:	bf00      	nop
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	20000c30 	.word	0x20000c30
 8004380:	40007800 	.word	0x40007800

08004384 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004388:	4b14      	ldr	r3, [pc, #80]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 800438a:	4a15      	ldr	r2, [pc, #84]	@ (80043e0 <MX_USART1_UART_Init+0x5c>)
 800438c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800438e:	4b13      	ldr	r3, [pc, #76]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 8004390:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004394:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004396:	4b11      	ldr	r3, [pc, #68]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 8004398:	2200      	movs	r2, #0
 800439a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800439c:	4b0f      	ldr	r3, [pc, #60]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 800439e:	2200      	movs	r2, #0
 80043a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80043a2:	4b0e      	ldr	r3, [pc, #56]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80043a8:	4b0c      	ldr	r3, [pc, #48]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 80043aa:	220c      	movs	r2, #12
 80043ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043ae:	4b0b      	ldr	r3, [pc, #44]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80043b4:	4b09      	ldr	r3, [pc, #36]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80043ba:	4b08      	ldr	r3, [pc, #32]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 80043bc:	2200      	movs	r2, #0
 80043be:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80043c0:	4b06      	ldr	r3, [pc, #24]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80043c6:	4805      	ldr	r0, [pc, #20]	@ (80043dc <MX_USART1_UART_Init+0x58>)
 80043c8:	f005 fc3a 	bl	8009c40 <HAL_UART_Init>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80043d2:	f7fd fffd 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80043d6:	bf00      	nop
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	20000cb8 	.word	0x20000cb8
 80043e0:	40011000 	.word	0x40011000

080043e4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80043e8:	4b14      	ldr	r3, [pc, #80]	@ (800443c <MX_USART6_UART_Init+0x58>)
 80043ea:	4a15      	ldr	r2, [pc, #84]	@ (8004440 <MX_USART6_UART_Init+0x5c>)
 80043ec:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80043ee:	4b13      	ldr	r3, [pc, #76]	@ (800443c <MX_USART6_UART_Init+0x58>)
 80043f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80043f4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80043f6:	4b11      	ldr	r3, [pc, #68]	@ (800443c <MX_USART6_UART_Init+0x58>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80043fc:	4b0f      	ldr	r3, [pc, #60]	@ (800443c <MX_USART6_UART_Init+0x58>)
 80043fe:	2200      	movs	r2, #0
 8004400:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004402:	4b0e      	ldr	r3, [pc, #56]	@ (800443c <MX_USART6_UART_Init+0x58>)
 8004404:	2200      	movs	r2, #0
 8004406:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004408:	4b0c      	ldr	r3, [pc, #48]	@ (800443c <MX_USART6_UART_Init+0x58>)
 800440a:	220c      	movs	r2, #12
 800440c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800440e:	4b0b      	ldr	r3, [pc, #44]	@ (800443c <MX_USART6_UART_Init+0x58>)
 8004410:	2200      	movs	r2, #0
 8004412:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004414:	4b09      	ldr	r3, [pc, #36]	@ (800443c <MX_USART6_UART_Init+0x58>)
 8004416:	2200      	movs	r2, #0
 8004418:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800441a:	4b08      	ldr	r3, [pc, #32]	@ (800443c <MX_USART6_UART_Init+0x58>)
 800441c:	2200      	movs	r2, #0
 800441e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004420:	4b06      	ldr	r3, [pc, #24]	@ (800443c <MX_USART6_UART_Init+0x58>)
 8004422:	2200      	movs	r2, #0
 8004424:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004426:	4805      	ldr	r0, [pc, #20]	@ (800443c <MX_USART6_UART_Init+0x58>)
 8004428:	f005 fc0a 	bl	8009c40 <HAL_UART_Init>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d001      	beq.n	8004436 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8004432:	f7fd ffcd 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004436:	bf00      	nop
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	20000d40 	.word	0x20000d40
 8004440:	40011400 	.word	0x40011400

08004444 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b0b0      	sub	sp, #192	@ 0xc0
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800444c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
 8004454:	605a      	str	r2, [r3, #4]
 8004456:	609a      	str	r2, [r3, #8]
 8004458:	60da      	str	r2, [r3, #12]
 800445a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800445c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004460:	2284      	movs	r2, #132	@ 0x84
 8004462:	2100      	movs	r1, #0
 8004464:	4618      	mov	r0, r3
 8004466:	f007 fcf6 	bl	800be56 <memset>
  if(uartHandle->Instance==UART7)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a75      	ldr	r2, [pc, #468]	@ (8004644 <HAL_UART_MspInit+0x200>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d13d      	bne.n	80044f0 <HAL_UART_MspInit+0xac>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8004474:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004478:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 800447a:	2300      	movs	r3, #0
 800447c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004480:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004484:	4618      	mov	r0, r3
 8004486:	f003 fe11 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d001      	beq.n	8004494 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8004490:	f7fd ff9e 	bl	80023d0 <Error_Handler>
    }

    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8004494:	4b6c      	ldr	r3, [pc, #432]	@ (8004648 <HAL_UART_MspInit+0x204>)
 8004496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004498:	4a6b      	ldr	r2, [pc, #428]	@ (8004648 <HAL_UART_MspInit+0x204>)
 800449a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800449e:	6413      	str	r3, [r2, #64]	@ 0x40
 80044a0:	4b69      	ldr	r3, [pc, #420]	@ (8004648 <HAL_UART_MspInit+0x204>)
 80044a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80044a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80044ac:	4b66      	ldr	r3, [pc, #408]	@ (8004648 <HAL_UART_MspInit+0x204>)
 80044ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b0:	4a65      	ldr	r2, [pc, #404]	@ (8004648 <HAL_UART_MspInit+0x204>)
 80044b2:	f043 0320 	orr.w	r3, r3, #32
 80044b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80044b8:	4b63      	ldr	r3, [pc, #396]	@ (8004648 <HAL_UART_MspInit+0x204>)
 80044ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044bc:	f003 0320 	and.w	r3, r3, #32
 80044c0:	623b      	str	r3, [r7, #32]
 80044c2:	6a3b      	ldr	r3, [r7, #32]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80044c4:	23c0      	movs	r3, #192	@ 0xc0
 80044c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ca:	2302      	movs	r3, #2
 80044cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d0:	2300      	movs	r3, #0
 80044d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044d6:	2303      	movs	r3, #3
 80044d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80044dc:	2308      	movs	r3, #8
 80044de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80044e2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80044e6:	4619      	mov	r1, r3
 80044e8:	4858      	ldr	r0, [pc, #352]	@ (800464c <HAL_UART_MspInit+0x208>)
 80044ea:	f001 fc4b 	bl	8005d84 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80044ee:	e0a4      	b.n	800463a <HAL_UART_MspInit+0x1f6>
  else if(uartHandle->Instance==USART1)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a56      	ldr	r2, [pc, #344]	@ (8004650 <HAL_UART_MspInit+0x20c>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d15d      	bne.n	80045b6 <HAL_UART_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80044fa:	2340      	movs	r3, #64	@ 0x40
 80044fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80044fe:	2300      	movs	r3, #0
 8004500:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004502:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004506:	4618      	mov	r0, r3
 8004508:	f003 fdd0 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8004512:	f7fd ff5d 	bl	80023d0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004516:	4b4c      	ldr	r3, [pc, #304]	@ (8004648 <HAL_UART_MspInit+0x204>)
 8004518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451a:	4a4b      	ldr	r2, [pc, #300]	@ (8004648 <HAL_UART_MspInit+0x204>)
 800451c:	f043 0310 	orr.w	r3, r3, #16
 8004520:	6453      	str	r3, [r2, #68]	@ 0x44
 8004522:	4b49      	ldr	r3, [pc, #292]	@ (8004648 <HAL_UART_MspInit+0x204>)
 8004524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004526:	f003 0310 	and.w	r3, r3, #16
 800452a:	61fb      	str	r3, [r7, #28]
 800452c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800452e:	4b46      	ldr	r3, [pc, #280]	@ (8004648 <HAL_UART_MspInit+0x204>)
 8004530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004532:	4a45      	ldr	r2, [pc, #276]	@ (8004648 <HAL_UART_MspInit+0x204>)
 8004534:	f043 0302 	orr.w	r3, r3, #2
 8004538:	6313      	str	r3, [r2, #48]	@ 0x30
 800453a:	4b43      	ldr	r3, [pc, #268]	@ (8004648 <HAL_UART_MspInit+0x204>)
 800453c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	61bb      	str	r3, [r7, #24]
 8004544:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004546:	4b40      	ldr	r3, [pc, #256]	@ (8004648 <HAL_UART_MspInit+0x204>)
 8004548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454a:	4a3f      	ldr	r2, [pc, #252]	@ (8004648 <HAL_UART_MspInit+0x204>)
 800454c:	f043 0301 	orr.w	r3, r3, #1
 8004550:	6313      	str	r3, [r2, #48]	@ 0x30
 8004552:	4b3d      	ldr	r3, [pc, #244]	@ (8004648 <HAL_UART_MspInit+0x204>)
 8004554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	617b      	str	r3, [r7, #20]
 800455c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800455e:	2380      	movs	r3, #128	@ 0x80
 8004560:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004564:	2302      	movs	r3, #2
 8004566:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800456a:	2300      	movs	r3, #0
 800456c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004570:	2300      	movs	r3, #0
 8004572:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004576:	2307      	movs	r3, #7
 8004578:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800457c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004580:	4619      	mov	r1, r3
 8004582:	4834      	ldr	r0, [pc, #208]	@ (8004654 <HAL_UART_MspInit+0x210>)
 8004584:	f001 fbfe 	bl	8005d84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004588:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800458c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004590:	2302      	movs	r3, #2
 8004592:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004596:	2300      	movs	r3, #0
 8004598:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800459c:	2300      	movs	r3, #0
 800459e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80045a2:	2307      	movs	r3, #7
 80045a4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80045a8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80045ac:	4619      	mov	r1, r3
 80045ae:	482a      	ldr	r0, [pc, #168]	@ (8004658 <HAL_UART_MspInit+0x214>)
 80045b0:	f001 fbe8 	bl	8005d84 <HAL_GPIO_Init>
}
 80045b4:	e041      	b.n	800463a <HAL_UART_MspInit+0x1f6>
  else if(uartHandle->Instance==USART6)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a28      	ldr	r2, [pc, #160]	@ (800465c <HAL_UART_MspInit+0x218>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d13c      	bne.n	800463a <HAL_UART_MspInit+0x1f6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80045c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80045c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80045c6:	2300      	movs	r3, #0
 80045c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80045d0:	4618      	mov	r0, r3
 80045d2:	f003 fd6b 	bl	80080ac <HAL_RCCEx_PeriphCLKConfig>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 80045dc:	f7fd fef8 	bl	80023d0 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80045e0:	4b19      	ldr	r3, [pc, #100]	@ (8004648 <HAL_UART_MspInit+0x204>)
 80045e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e4:	4a18      	ldr	r2, [pc, #96]	@ (8004648 <HAL_UART_MspInit+0x204>)
 80045e6:	f043 0320 	orr.w	r3, r3, #32
 80045ea:	6453      	str	r3, [r2, #68]	@ 0x44
 80045ec:	4b16      	ldr	r3, [pc, #88]	@ (8004648 <HAL_UART_MspInit+0x204>)
 80045ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f0:	f003 0320 	and.w	r3, r3, #32
 80045f4:	613b      	str	r3, [r7, #16]
 80045f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045f8:	4b13      	ldr	r3, [pc, #76]	@ (8004648 <HAL_UART_MspInit+0x204>)
 80045fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045fc:	4a12      	ldr	r2, [pc, #72]	@ (8004648 <HAL_UART_MspInit+0x204>)
 80045fe:	f043 0304 	orr.w	r3, r3, #4
 8004602:	6313      	str	r3, [r2, #48]	@ 0x30
 8004604:	4b10      	ldr	r3, [pc, #64]	@ (8004648 <HAL_UART_MspInit+0x204>)
 8004606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	60fb      	str	r3, [r7, #12]
 800460e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8004610:	23c0      	movs	r3, #192	@ 0xc0
 8004612:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004616:	2302      	movs	r3, #2
 8004618:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800461c:	2300      	movs	r3, #0
 800461e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004622:	2303      	movs	r3, #3
 8004624:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004628:	2308      	movs	r3, #8
 800462a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800462e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004632:	4619      	mov	r1, r3
 8004634:	480a      	ldr	r0, [pc, #40]	@ (8004660 <HAL_UART_MspInit+0x21c>)
 8004636:	f001 fba5 	bl	8005d84 <HAL_GPIO_Init>
}
 800463a:	bf00      	nop
 800463c:	37c0      	adds	r7, #192	@ 0xc0
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	40007800 	.word	0x40007800
 8004648:	40023800 	.word	0x40023800
 800464c:	40021400 	.word	0x40021400
 8004650:	40011000 	.word	0x40011000
 8004654:	40020400 	.word	0x40020400
 8004658:	40020000 	.word	0x40020000
 800465c:	40011400 	.word	0x40011400
 8004660:	40020800 	.word	0x40020800

08004664 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004664:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800469c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004668:	480d      	ldr	r0, [pc, #52]	@ (80046a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800466a:	490e      	ldr	r1, [pc, #56]	@ (80046a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800466c:	4a0e      	ldr	r2, [pc, #56]	@ (80046a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800466e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004670:	e002      	b.n	8004678 <LoopCopyDataInit>

08004672 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004672:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004674:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004676:	3304      	adds	r3, #4

08004678 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004678:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800467a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800467c:	d3f9      	bcc.n	8004672 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800467e:	4a0b      	ldr	r2, [pc, #44]	@ (80046ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004680:	4c0b      	ldr	r4, [pc, #44]	@ (80046b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004682:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004684:	e001      	b.n	800468a <LoopFillZerobss>

08004686 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004686:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004688:	3204      	adds	r2, #4

0800468a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800468a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800468c:	d3fb      	bcc.n	8004686 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800468e:	f7ff fc13 	bl	8003eb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004692:	f007 fc35 	bl	800bf00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004696:	f7fd fd9d 	bl	80021d4 <main>
  bx  lr    
 800469a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800469c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80046a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046a4:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 80046a8:	0801b3f8 	.word	0x0801b3f8
  ldr r2, =_sbss
 80046ac:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 80046b0:	20004c64 	.word	0x20004c64

080046b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80046b4:	e7fe      	b.n	80046b4 <ADC_IRQHandler>

080046b6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046b6:	b580      	push	{r7, lr}
 80046b8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046ba:	2003      	movs	r0, #3
 80046bc:	f000 fcf3 	bl	80050a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046c0:	200f      	movs	r0, #15
 80046c2:	f7ff fa75 	bl	8003bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046c6:	f7ff fa4b 	bl	8003b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046d0:	b480      	push	{r7}
 80046d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046d4:	4b06      	ldr	r3, [pc, #24]	@ (80046f0 <HAL_IncTick+0x20>)
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	461a      	mov	r2, r3
 80046da:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <HAL_IncTick+0x24>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4413      	add	r3, r2
 80046e0:	4a04      	ldr	r2, [pc, #16]	@ (80046f4 <HAL_IncTick+0x24>)
 80046e2:	6013      	str	r3, [r2, #0]
}
 80046e4:	bf00      	nop
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	20000054 	.word	0x20000054
 80046f4:	20000dc8 	.word	0x20000dc8

080046f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  return uwTick;
 80046fc:	4b03      	ldr	r3, [pc, #12]	@ (800470c <HAL_GetTick+0x14>)
 80046fe:	681b      	ldr	r3, [r3, #0]
}
 8004700:	4618      	mov	r0, r3
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	20000dc8 	.word	0x20000dc8

08004710 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004718:	f7ff ffee 	bl	80046f8 <HAL_GetTick>
 800471c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004728:	d005      	beq.n	8004736 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800472a:	4b0a      	ldr	r3, [pc, #40]	@ (8004754 <HAL_Delay+0x44>)
 800472c:	781b      	ldrb	r3, [r3, #0]
 800472e:	461a      	mov	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	4413      	add	r3, r2
 8004734:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004736:	bf00      	nop
 8004738:	f7ff ffde 	bl	80046f8 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	68fa      	ldr	r2, [r7, #12]
 8004744:	429a      	cmp	r2, r3
 8004746:	d8f7      	bhi.n	8004738 <HAL_Delay+0x28>
  {
  }
}
 8004748:	bf00      	nop
 800474a:	bf00      	nop
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	20000054 	.word	0x20000054

08004758 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004760:	2300      	movs	r3, #0
 8004762:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e031      	b.n	80047d2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004772:	2b00      	cmp	r3, #0
 8004774:	d109      	bne.n	800478a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7fb ffb6 	bl	80006e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	2b00      	cmp	r3, #0
 8004794:	d116      	bne.n	80047c4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800479a:	4b10      	ldr	r3, [pc, #64]	@ (80047dc <HAL_ADC_Init+0x84>)
 800479c:	4013      	ands	r3, r2
 800479e:	f043 0202 	orr.w	r2, r3, #2
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 fad6 	bl	8004d58 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b6:	f023 0303 	bic.w	r3, r3, #3
 80047ba:	f043 0201 	orr.w	r2, r3, #1
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	641a      	str	r2, [r3, #64]	@ 0x40
 80047c2:	e001      	b.n	80047c8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80047d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	ffffeefd 	.word	0xffffeefd

080047e0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b085      	sub	sp, #20
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80047e8:	2300      	movs	r3, #0
 80047ea:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d101      	bne.n	80047fa <HAL_ADC_Start+0x1a>
 80047f6:	2302      	movs	r3, #2
 80047f8:	e0ad      	b.n	8004956 <HAL_ADC_Start+0x176>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b01      	cmp	r3, #1
 800480e:	d018      	beq.n	8004842 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	689a      	ldr	r2, [r3, #8]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0201 	orr.w	r2, r2, #1
 800481e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8004820:	4b50      	ldr	r3, [pc, #320]	@ (8004964 <HAL_ADC_Start+0x184>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a50      	ldr	r2, [pc, #320]	@ (8004968 <HAL_ADC_Start+0x188>)
 8004826:	fba2 2303 	umull	r2, r3, r2, r3
 800482a:	0c9a      	lsrs	r2, r3, #18
 800482c:	4613      	mov	r3, r2
 800482e:	005b      	lsls	r3, r3, #1
 8004830:	4413      	add	r3, r2
 8004832:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004834:	e002      	b.n	800483c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	3b01      	subs	r3, #1
 800483a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1f9      	bne.n	8004836 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 0301 	and.w	r3, r3, #1
 800484c:	2b01      	cmp	r3, #1
 800484e:	d175      	bne.n	800493c <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004854:	4b45      	ldr	r3, [pc, #276]	@ (800496c <HAL_ADC_Start+0x18c>)
 8004856:	4013      	ands	r3, r2
 8004858:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800486a:	2b00      	cmp	r3, #0
 800486c:	d007      	beq.n	800487e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004872:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004876:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004882:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800488a:	d106      	bne.n	800489a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004890:	f023 0206 	bic.w	r2, r3, #6
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	645a      	str	r2, [r3, #68]	@ 0x44
 8004898:	e002      	b.n	80048a0 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80048b0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80048b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004970 <HAL_ADC_Start+0x190>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f003 031f 	and.w	r3, r3, #31
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10f      	bne.n	80048de <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d143      	bne.n	8004954 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689a      	ldr	r2, [r3, #8]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80048da:	609a      	str	r2, [r3, #8]
 80048dc:	e03a      	b.n	8004954 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a24      	ldr	r2, [pc, #144]	@ (8004974 <HAL_ADC_Start+0x194>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d10e      	bne.n	8004906 <HAL_ADC_Start+0x126>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d107      	bne.n	8004906 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004904:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004906:	4b1a      	ldr	r3, [pc, #104]	@ (8004970 <HAL_ADC_Start+0x190>)
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f003 0310 	and.w	r3, r3, #16
 800490e:	2b00      	cmp	r3, #0
 8004910:	d120      	bne.n	8004954 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a18      	ldr	r2, [pc, #96]	@ (8004978 <HAL_ADC_Start+0x198>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d11b      	bne.n	8004954 <HAL_ADC_Start+0x174>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d114      	bne.n	8004954 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004938:	609a      	str	r2, [r3, #8]
 800493a:	e00b      	b.n	8004954 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004940:	f043 0210 	orr.w	r2, r3, #16
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494c:	f043 0201 	orr.w	r2, r3, #1
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	2000004c 	.word	0x2000004c
 8004968:	431bde83 	.word	0x431bde83
 800496c:	fffff8fe 	.word	0xfffff8fe
 8004970:	40012300 	.word	0x40012300
 8004974:	40012000 	.word	0x40012000
 8004978:	40012200 	.word	0x40012200

0800497c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004986:	2300      	movs	r3, #0
 8004988:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004994:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004998:	d113      	bne.n	80049c2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80049a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049a8:	d10b      	bne.n	80049c2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ae:	f043 0220 	orr.w	r2, r3, #32
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e063      	b.n	8004a8a <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80049c2:	f7ff fe99 	bl	80046f8 <HAL_GetTick>
 80049c6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80049c8:	e021      	b.n	8004a0e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d0:	d01d      	beq.n	8004a0e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d007      	beq.n	80049e8 <HAL_ADC_PollForConversion+0x6c>
 80049d8:	f7ff fe8e 	bl	80046f8 <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d212      	bcs.n	8004a0e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0302 	and.w	r3, r3, #2
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d00b      	beq.n	8004a0e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fa:	f043 0204 	orr.w	r2, r3, #4
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e03d      	b.n	8004a8a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0302 	and.w	r3, r3, #2
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d1d6      	bne.n	80049ca <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f06f 0212 	mvn.w	r2, #18
 8004a24:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d123      	bne.n	8004a88 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d11f      	bne.n	8004a88 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a4e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d006      	beq.n	8004a64 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d111      	bne.n	8004a88 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d105      	bne.n	8004a88 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a80:	f043 0201 	orr.w	r2, r3, #1
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004a92:	b480      	push	{r7}
 8004a94:	b083      	sub	sp, #12
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d101      	bne.n	8004ac8 <HAL_ADC_ConfigChannel+0x1c>
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	e136      	b.n	8004d36 <HAL_ADC_ConfigChannel+0x28a>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2b09      	cmp	r3, #9
 8004ad6:	d93a      	bls.n	8004b4e <HAL_ADC_ConfigChannel+0xa2>
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ae0:	d035      	beq.n	8004b4e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68d9      	ldr	r1, [r3, #12]
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	461a      	mov	r2, r3
 8004af0:	4613      	mov	r3, r2
 8004af2:	005b      	lsls	r3, r3, #1
 8004af4:	4413      	add	r3, r2
 8004af6:	3b1e      	subs	r3, #30
 8004af8:	2207      	movs	r2, #7
 8004afa:	fa02 f303 	lsl.w	r3, r2, r3
 8004afe:	43da      	mvns	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	400a      	ands	r2, r1
 8004b06:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a8d      	ldr	r2, [pc, #564]	@ (8004d44 <HAL_ADC_ConfigChannel+0x298>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10a      	bne.n	8004b28 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68d9      	ldr	r1, [r3, #12]
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	061a      	lsls	r2, r3, #24
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	430a      	orrs	r2, r1
 8004b24:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b26:	e035      	b.n	8004b94 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68d9      	ldr	r1, [r3, #12]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	4618      	mov	r0, r3
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	4403      	add	r3, r0
 8004b40:	3b1e      	subs	r3, #30
 8004b42:	409a      	lsls	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b4c:	e022      	b.n	8004b94 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	6919      	ldr	r1, [r3, #16]
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	4413      	add	r3, r2
 8004b62:	2207      	movs	r2, #7
 8004b64:	fa02 f303 	lsl.w	r3, r2, r3
 8004b68:	43da      	mvns	r2, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	400a      	ands	r2, r1
 8004b70:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6919      	ldr	r1, [r3, #16]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	4618      	mov	r0, r3
 8004b84:	4603      	mov	r3, r0
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	4403      	add	r3, r0
 8004b8a:	409a      	lsls	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	430a      	orrs	r2, r1
 8004b92:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	2b06      	cmp	r3, #6
 8004b9a:	d824      	bhi.n	8004be6 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	4413      	add	r3, r2
 8004bac:	3b05      	subs	r3, #5
 8004bae:	221f      	movs	r2, #31
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	43da      	mvns	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	400a      	ands	r2, r1
 8004bbc:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	4618      	mov	r0, r3
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	685a      	ldr	r2, [r3, #4]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	4413      	add	r3, r2
 8004bd6:	3b05      	subs	r3, #5
 8004bd8:	fa00 f203 	lsl.w	r2, r0, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	635a      	str	r2, [r3, #52]	@ 0x34
 8004be4:	e04c      	b.n	8004c80 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	2b0c      	cmp	r3, #12
 8004bec:	d824      	bhi.n	8004c38 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685a      	ldr	r2, [r3, #4]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	3b23      	subs	r3, #35	@ 0x23
 8004c00:	221f      	movs	r2, #31
 8004c02:	fa02 f303 	lsl.w	r3, r2, r3
 8004c06:	43da      	mvns	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	400a      	ands	r2, r1
 8004c0e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	4613      	mov	r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	4413      	add	r3, r2
 8004c28:	3b23      	subs	r3, #35	@ 0x23
 8004c2a:	fa00 f203 	lsl.w	r2, r0, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c36:	e023      	b.n	8004c80 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	4613      	mov	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4413      	add	r3, r2
 8004c48:	3b41      	subs	r3, #65	@ 0x41
 8004c4a:	221f      	movs	r2, #31
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	43da      	mvns	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	400a      	ands	r2, r1
 8004c58:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	4618      	mov	r0, r3
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685a      	ldr	r2, [r3, #4]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	3b41      	subs	r3, #65	@ 0x41
 8004c74:	fa00 f203 	lsl.w	r2, r0, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a30      	ldr	r2, [pc, #192]	@ (8004d48 <HAL_ADC_ConfigChannel+0x29c>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d10a      	bne.n	8004ca0 <HAL_ADC_ConfigChannel+0x1f4>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c92:	d105      	bne.n	8004ca0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004c94:	4b2d      	ldr	r3, [pc, #180]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	4a2c      	ldr	r2, [pc, #176]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004c9a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004c9e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a28      	ldr	r2, [pc, #160]	@ (8004d48 <HAL_ADC_ConfigChannel+0x29c>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d10f      	bne.n	8004cca <HAL_ADC_ConfigChannel+0x21e>
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2b12      	cmp	r3, #18
 8004cb0:	d10b      	bne.n	8004cca <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8004cb2:	4b26      	ldr	r3, [pc, #152]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	4a25      	ldr	r2, [pc, #148]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004cb8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004cbc:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004cbe:	4b23      	ldr	r3, [pc, #140]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	4a22      	ldr	r2, [pc, #136]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004cc4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004cc8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a1e      	ldr	r2, [pc, #120]	@ (8004d48 <HAL_ADC_ConfigChannel+0x29c>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d12b      	bne.n	8004d2c <HAL_ADC_ConfigChannel+0x280>
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a1a      	ldr	r2, [pc, #104]	@ (8004d44 <HAL_ADC_ConfigChannel+0x298>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d003      	beq.n	8004ce6 <HAL_ADC_ConfigChannel+0x23a>
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2b11      	cmp	r3, #17
 8004ce4:	d122      	bne.n	8004d2c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8004ce6:	4b19      	ldr	r3, [pc, #100]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	4a18      	ldr	r2, [pc, #96]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004cec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004cf0:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004cf2:	4b16      	ldr	r3, [pc, #88]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	4a15      	ldr	r2, [pc, #84]	@ (8004d4c <HAL_ADC_ConfigChannel+0x2a0>)
 8004cf8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004cfc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a10      	ldr	r2, [pc, #64]	@ (8004d44 <HAL_ADC_ConfigChannel+0x298>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d111      	bne.n	8004d2c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004d08:	4b11      	ldr	r3, [pc, #68]	@ (8004d50 <HAL_ADC_ConfigChannel+0x2a4>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a11      	ldr	r2, [pc, #68]	@ (8004d54 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d12:	0c9a      	lsrs	r2, r3, #18
 8004d14:	4613      	mov	r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	4413      	add	r3, r2
 8004d1a:	005b      	lsls	r3, r3, #1
 8004d1c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004d1e:	e002      	b.n	8004d26 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	3b01      	subs	r3, #1
 8004d24:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1f9      	bne.n	8004d20 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3714      	adds	r7, #20
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	10000012 	.word	0x10000012
 8004d48:	40012000 	.word	0x40012000
 8004d4c:	40012300 	.word	0x40012300
 8004d50:	2000004c 	.word	0x2000004c
 8004d54:	431bde83 	.word	0x431bde83

08004d58 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004d60:	4b78      	ldr	r3, [pc, #480]	@ (8004f44 <ADC_Init+0x1ec>)
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	4a77      	ldr	r2, [pc, #476]	@ (8004f44 <ADC_Init+0x1ec>)
 8004d66:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8004d6a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004d6c:	4b75      	ldr	r3, [pc, #468]	@ (8004f44 <ADC_Init+0x1ec>)
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	4973      	ldr	r1, [pc, #460]	@ (8004f44 <ADC_Init+0x1ec>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	685a      	ldr	r2, [r3, #4]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	6859      	ldr	r1, [r3, #4]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	021a      	lsls	r2, r3, #8
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004dac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	6859      	ldr	r1, [r3, #4]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689a      	ldr	r2, [r3, #8]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689a      	ldr	r2, [r3, #8]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6899      	ldr	r1, [r3, #8]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de6:	4a58      	ldr	r2, [pc, #352]	@ (8004f48 <ADC_Init+0x1f0>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d022      	beq.n	8004e32 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	689a      	ldr	r2, [r3, #8]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004dfa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6899      	ldr	r1, [r3, #8]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004e1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	6899      	ldr	r1, [r3, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	609a      	str	r2, [r3, #8]
 8004e30:	e00f      	b.n	8004e52 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	689a      	ldr	r2, [r3, #8]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004e40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	689a      	ldr	r2, [r3, #8]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004e50:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689a      	ldr	r2, [r3, #8]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f022 0202 	bic.w	r2, r2, #2
 8004e60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	6899      	ldr	r1, [r3, #8]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	005a      	lsls	r2, r3, #1
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d01b      	beq.n	8004eb8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e8e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004e9e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6859      	ldr	r1, [r3, #4]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	035a      	lsls	r2, r3, #13
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	605a      	str	r2, [r3, #4]
 8004eb6:	e007      	b.n	8004ec8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	685a      	ldr	r2, [r3, #4]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ec6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004ed6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	69db      	ldr	r3, [r3, #28]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	051a      	lsls	r2, r3, #20
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004efc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	6899      	ldr	r1, [r3, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004f0a:	025a      	lsls	r2, r3, #9
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	430a      	orrs	r2, r1
 8004f12:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	689a      	ldr	r2, [r3, #8]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	6899      	ldr	r1, [r3, #8]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	029a      	lsls	r2, r3, #10
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	609a      	str	r2, [r3, #8]
}
 8004f38:	bf00      	nop
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	40012300 	.word	0x40012300
 8004f48:	0f000001 	.word	0x0f000001

08004f4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f8c <__NVIC_SetPriorityGrouping+0x40>)
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f62:	68ba      	ldr	r2, [r7, #8]
 8004f64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004f68:	4013      	ands	r3, r2
 8004f6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004f74:	4b06      	ldr	r3, [pc, #24]	@ (8004f90 <__NVIC_SetPriorityGrouping+0x44>)
 8004f76:	4313      	orrs	r3, r2
 8004f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f7a:	4a04      	ldr	r2, [pc, #16]	@ (8004f8c <__NVIC_SetPriorityGrouping+0x40>)
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	60d3      	str	r3, [r2, #12]
}
 8004f80:	bf00      	nop
 8004f82:	3714      	adds	r7, #20
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr
 8004f8c:	e000ed00 	.word	0xe000ed00
 8004f90:	05fa0000 	.word	0x05fa0000

08004f94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f94:	b480      	push	{r7}
 8004f96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f98:	4b04      	ldr	r3, [pc, #16]	@ (8004fac <__NVIC_GetPriorityGrouping+0x18>)
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	0a1b      	lsrs	r3, r3, #8
 8004f9e:	f003 0307 	and.w	r3, r3, #7
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr
 8004fac:	e000ed00 	.word	0xe000ed00

08004fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	db0b      	blt.n	8004fda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fc2:	79fb      	ldrb	r3, [r7, #7]
 8004fc4:	f003 021f 	and.w	r2, r3, #31
 8004fc8:	4907      	ldr	r1, [pc, #28]	@ (8004fe8 <__NVIC_EnableIRQ+0x38>)
 8004fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fce:	095b      	lsrs	r3, r3, #5
 8004fd0:	2001      	movs	r0, #1
 8004fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8004fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004fda:	bf00      	nop
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	e000e100 	.word	0xe000e100

08004fec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	6039      	str	r1, [r7, #0]
 8004ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	db0a      	blt.n	8005016 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	b2da      	uxtb	r2, r3
 8005004:	490c      	ldr	r1, [pc, #48]	@ (8005038 <__NVIC_SetPriority+0x4c>)
 8005006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800500a:	0112      	lsls	r2, r2, #4
 800500c:	b2d2      	uxtb	r2, r2
 800500e:	440b      	add	r3, r1
 8005010:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005014:	e00a      	b.n	800502c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	b2da      	uxtb	r2, r3
 800501a:	4908      	ldr	r1, [pc, #32]	@ (800503c <__NVIC_SetPriority+0x50>)
 800501c:	79fb      	ldrb	r3, [r7, #7]
 800501e:	f003 030f 	and.w	r3, r3, #15
 8005022:	3b04      	subs	r3, #4
 8005024:	0112      	lsls	r2, r2, #4
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	440b      	add	r3, r1
 800502a:	761a      	strb	r2, [r3, #24]
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	e000e100 	.word	0xe000e100
 800503c:	e000ed00 	.word	0xe000ed00

08005040 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005040:	b480      	push	{r7}
 8005042:	b089      	sub	sp, #36	@ 0x24
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f003 0307 	and.w	r3, r3, #7
 8005052:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	f1c3 0307 	rsb	r3, r3, #7
 800505a:	2b04      	cmp	r3, #4
 800505c:	bf28      	it	cs
 800505e:	2304      	movcs	r3, #4
 8005060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	3304      	adds	r3, #4
 8005066:	2b06      	cmp	r3, #6
 8005068:	d902      	bls.n	8005070 <NVIC_EncodePriority+0x30>
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	3b03      	subs	r3, #3
 800506e:	e000      	b.n	8005072 <NVIC_EncodePriority+0x32>
 8005070:	2300      	movs	r3, #0
 8005072:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005074:	f04f 32ff 	mov.w	r2, #4294967295
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	fa02 f303 	lsl.w	r3, r2, r3
 800507e:	43da      	mvns	r2, r3
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	401a      	ands	r2, r3
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005088:	f04f 31ff 	mov.w	r1, #4294967295
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	fa01 f303 	lsl.w	r3, r1, r3
 8005092:	43d9      	mvns	r1, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005098:	4313      	orrs	r3, r2
         );
}
 800509a:	4618      	mov	r0, r3
 800509c:	3724      	adds	r7, #36	@ 0x24
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr

080050a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b082      	sub	sp, #8
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff ff4c 	bl	8004f4c <__NVIC_SetPriorityGrouping>
}
 80050b4:	bf00      	nop
 80050b6:	3708      	adds	r7, #8
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	4603      	mov	r3, r0
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
 80050c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80050ca:	2300      	movs	r3, #0
 80050cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050ce:	f7ff ff61 	bl	8004f94 <__NVIC_GetPriorityGrouping>
 80050d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	68b9      	ldr	r1, [r7, #8]
 80050d8:	6978      	ldr	r0, [r7, #20]
 80050da:	f7ff ffb1 	bl	8005040 <NVIC_EncodePriority>
 80050de:	4602      	mov	r2, r0
 80050e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050e4:	4611      	mov	r1, r2
 80050e6:	4618      	mov	r0, r3
 80050e8:	f7ff ff80 	bl	8004fec <__NVIC_SetPriority>
}
 80050ec:	bf00      	nop
 80050ee:	3718      	adds	r7, #24
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	4603      	mov	r3, r0
 80050fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005102:	4618      	mov	r0, r3
 8005104:	f7ff ff54 	bl	8004fb0 <__NVIC_EnableIRQ>
}
 8005108:	bf00      	nop
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e014      	b.n	800514c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	791b      	ldrb	r3, [r3, #4]
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	d105      	bne.n	8005138 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f7fb fb70 	bl	8000818 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2202      	movs	r2, #2
 800513c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3708      	adds	r7, #8
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005166:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800516a:	d120      	bne.n	80051ae <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005172:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005176:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800517a:	d118      	bne.n	80051ae <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2204      	movs	r2, #4
 8005180:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	f043 0201 	orr.w	r2, r3, #1
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005196:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80051a6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 f82d 	bl	8005208 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051bc:	d120      	bne.n	8005200 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051cc:	d118      	bne.n	8005200 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2204      	movs	r2, #4
 80051d2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	691b      	ldr	r3, [r3, #16]
 80051d8:	f043 0202 	orr.w	r2, r3, #2
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80051e8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80051f8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 f85d 	bl	80052ba <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005200:	bf00      	nop
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005210:	bf00      	nop
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800521c:	b480      	push	{r7}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	795b      	ldrb	r3, [r3, #5]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d101      	bne.n	8005234 <HAL_DAC_ConfigChannel+0x18>
 8005230:	2302      	movs	r3, #2
 8005232:	e03c      	b.n	80052ae <HAL_DAC_ConfigChannel+0x92>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2201      	movs	r2, #1
 8005238:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2202      	movs	r2, #2
 800523e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f003 0310 	and.w	r3, r3, #16
 800524e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005252:	fa02 f303 	lsl.w	r3, r2, r3
 8005256:	43db      	mvns	r3, r3
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	4013      	ands	r3, r2
 800525c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	4313      	orrs	r3, r2
 8005268:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f003 0310 	and.w	r3, r3, #16
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	fa02 f303 	lsl.w	r3, r2, r3
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	4313      	orrs	r3, r2
 800527a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6819      	ldr	r1, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f003 0310 	and.w	r3, r3, #16
 8005290:	22c0      	movs	r2, #192	@ 0xc0
 8005292:	fa02 f303 	lsl.w	r3, r2, r3
 8005296:	43da      	mvns	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	400a      	ands	r2, r1
 800529e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2201      	movs	r2, #1
 80052a4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	371c      	adds	r7, #28
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80052ba:	b480      	push	{r7}
 80052bc:	b083      	sub	sp, #12
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80052c2:	bf00      	nop
 80052c4:	370c      	adds	r7, #12
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
	...

080052d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b086      	sub	sp, #24
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80052d8:	2300      	movs	r3, #0
 80052da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80052dc:	f7ff fa0c 	bl	80046f8 <HAL_GetTick>
 80052e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d101      	bne.n	80052ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e099      	b.n	8005420 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 0201 	bic.w	r2, r2, #1
 800530a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800530c:	e00f      	b.n	800532e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800530e:	f7ff f9f3 	bl	80046f8 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	2b05      	cmp	r3, #5
 800531a:	d908      	bls.n	800532e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2220      	movs	r2, #32
 8005320:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2203      	movs	r2, #3
 8005326:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e078      	b.n	8005420 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0301 	and.w	r3, r3, #1
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1e8      	bne.n	800530e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005344:	697a      	ldr	r2, [r7, #20]
 8005346:	4b38      	ldr	r3, [pc, #224]	@ (8005428 <HAL_DMA_Init+0x158>)
 8005348:	4013      	ands	r3, r2
 800534a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800535a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005366:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005372:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a1b      	ldr	r3, [r3, #32]
 8005378:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	4313      	orrs	r3, r2
 800537e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005384:	2b04      	cmp	r3, #4
 8005386:	d107      	bne.n	8005398 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005390:	4313      	orrs	r3, r2
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	4313      	orrs	r3, r2
 8005396:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	f023 0307 	bic.w	r3, r3, #7
 80053ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d117      	bne.n	80053f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c6:	697a      	ldr	r2, [r7, #20]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00e      	beq.n	80053f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f000 f8bd 	bl	8005554 <DMA_CheckFifoParam>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d008      	beq.n	80053f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2240      	movs	r2, #64	@ 0x40
 80053e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80053ee:	2301      	movs	r3, #1
 80053f0:	e016      	b.n	8005420 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	697a      	ldr	r2, [r7, #20]
 80053f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f874 	bl	80054e8 <DMA_CalcBaseAndBitshift>
 8005400:	4603      	mov	r3, r0
 8005402:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005408:	223f      	movs	r2, #63	@ 0x3f
 800540a:	409a      	lsls	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2201      	movs	r2, #1
 800541a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3718      	adds	r7, #24
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	f010803f 	.word	0xf010803f

0800542c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e050      	b.n	80054e0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b02      	cmp	r3, #2
 8005448:	d101      	bne.n	800544e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800544a:	2302      	movs	r3, #2
 800544c:	e048      	b.n	80054e0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 0201 	bic.w	r2, r2, #1
 800545c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2200      	movs	r2, #0
 8005464:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2200      	movs	r2, #0
 800546c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2200      	movs	r2, #0
 8005474:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2200      	movs	r2, #0
 800547c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2200      	movs	r2, #0
 8005484:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2221      	movs	r2, #33	@ 0x21
 800548c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f82a 	bl	80054e8 <DMA_CalcBaseAndBitshift>
 8005494:	4603      	mov	r3, r0
 8005496:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800549c:	223f      	movs	r2, #63	@ 0x3f
 800549e:	409a      	lsls	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	3b10      	subs	r3, #16
 80054f8:	4a13      	ldr	r2, [pc, #76]	@ (8005548 <DMA_CalcBaseAndBitshift+0x60>)
 80054fa:	fba2 2303 	umull	r2, r3, r2, r3
 80054fe:	091b      	lsrs	r3, r3, #4
 8005500:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005502:	4a12      	ldr	r2, [pc, #72]	@ (800554c <DMA_CalcBaseAndBitshift+0x64>)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	4413      	add	r3, r2
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	461a      	mov	r2, r3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2b03      	cmp	r3, #3
 8005514:	d908      	bls.n	8005528 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	461a      	mov	r2, r3
 800551c:	4b0c      	ldr	r3, [pc, #48]	@ (8005550 <DMA_CalcBaseAndBitshift+0x68>)
 800551e:	4013      	ands	r3, r2
 8005520:	1d1a      	adds	r2, r3, #4
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	659a      	str	r2, [r3, #88]	@ 0x58
 8005526:	e006      	b.n	8005536 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	461a      	mov	r2, r3
 800552e:	4b08      	ldr	r3, [pc, #32]	@ (8005550 <DMA_CalcBaseAndBitshift+0x68>)
 8005530:	4013      	ands	r3, r2
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800553a:	4618      	mov	r0, r3
 800553c:	3714      	adds	r7, #20
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	aaaaaaab 	.word	0xaaaaaaab
 800554c:	0801b300 	.word	0x0801b300
 8005550:	fffffc00 	.word	0xfffffc00

08005554 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800555c:	2300      	movs	r3, #0
 800555e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005564:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d11f      	bne.n	80055ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2b03      	cmp	r3, #3
 8005572:	d856      	bhi.n	8005622 <DMA_CheckFifoParam+0xce>
 8005574:	a201      	add	r2, pc, #4	@ (adr r2, 800557c <DMA_CheckFifoParam+0x28>)
 8005576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800557a:	bf00      	nop
 800557c:	0800558d 	.word	0x0800558d
 8005580:	0800559f 	.word	0x0800559f
 8005584:	0800558d 	.word	0x0800558d
 8005588:	08005623 	.word	0x08005623
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005590:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d046      	beq.n	8005626 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800559c:	e043      	b.n	8005626 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80055a6:	d140      	bne.n	800562a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055ac:	e03d      	b.n	800562a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055b6:	d121      	bne.n	80055fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	2b03      	cmp	r3, #3
 80055bc:	d837      	bhi.n	800562e <DMA_CheckFifoParam+0xda>
 80055be:	a201      	add	r2, pc, #4	@ (adr r2, 80055c4 <DMA_CheckFifoParam+0x70>)
 80055c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c4:	080055d5 	.word	0x080055d5
 80055c8:	080055db 	.word	0x080055db
 80055cc:	080055d5 	.word	0x080055d5
 80055d0:	080055ed 	.word	0x080055ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	73fb      	strb	r3, [r7, #15]
      break;
 80055d8:	e030      	b.n	800563c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d025      	beq.n	8005632 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055ea:	e022      	b.n	8005632 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80055f4:	d11f      	bne.n	8005636 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80055fa:	e01c      	b.n	8005636 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d903      	bls.n	800560a <DMA_CheckFifoParam+0xb6>
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	2b03      	cmp	r3, #3
 8005606:	d003      	beq.n	8005610 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005608:	e018      	b.n	800563c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	73fb      	strb	r3, [r7, #15]
      break;
 800560e:	e015      	b.n	800563c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005614:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00e      	beq.n	800563a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	73fb      	strb	r3, [r7, #15]
      break;
 8005620:	e00b      	b.n	800563a <DMA_CheckFifoParam+0xe6>
      break;
 8005622:	bf00      	nop
 8005624:	e00a      	b.n	800563c <DMA_CheckFifoParam+0xe8>
      break;
 8005626:	bf00      	nop
 8005628:	e008      	b.n	800563c <DMA_CheckFifoParam+0xe8>
      break;
 800562a:	bf00      	nop
 800562c:	e006      	b.n	800563c <DMA_CheckFifoParam+0xe8>
      break;
 800562e:	bf00      	nop
 8005630:	e004      	b.n	800563c <DMA_CheckFifoParam+0xe8>
      break;
 8005632:	bf00      	nop
 8005634:	e002      	b.n	800563c <DMA_CheckFifoParam+0xe8>
      break;   
 8005636:	bf00      	nop
 8005638:	e000      	b.n	800563c <DMA_CheckFifoParam+0xe8>
      break;
 800563a:	bf00      	nop
    }
  } 
  
  return status; 
 800563c:	7bfb      	ldrb	r3, [r7, #15]
}
 800563e:	4618      	mov	r0, r3
 8005640:	3714      	adds	r7, #20
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop

0800564c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e039      	b.n	80056d2 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d106      	bne.n	8005678 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7fb f94a 	bl	800090c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2202      	movs	r2, #2
 800567c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685a      	ldr	r2, [r3, #4]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	430a      	orrs	r2, r1
 8005694:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800569c:	f023 0107 	bic.w	r1, r3, #7
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	430a      	orrs	r2, r1
 80056aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056b2:	4b0a      	ldr	r3, [pc, #40]	@ (80056dc <HAL_DMA2D_Init+0x90>)
 80056b4:	4013      	ands	r3, r2
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	68d1      	ldr	r1, [r2, #12]
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	6812      	ldr	r2, [r2, #0]
 80056be:	430b      	orrs	r3, r1
 80056c0:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3708      	adds	r7, #8
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	ffffc000 	.word	0xffffc000

080056e0 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af02      	add	r7, sp, #8
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
 80056ec:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d101      	bne.n	80056fc <HAL_DMA2D_Start+0x1c>
 80056f8:	2302      	movs	r3, #2
 80056fa:	e018      	b.n	800572e <HAL_DMA2D_Start+0x4e>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2202      	movs	r2, #2
 8005708:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	9300      	str	r3, [sp, #0]
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	68b9      	ldr	r1, [r7, #8]
 8005716:	68f8      	ldr	r0, [r7, #12]
 8005718:	f000 fa98 	bl	8005c4c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f042 0201 	orr.w	r2, r2, #1
 800572a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b086      	sub	sp, #24
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
 800573e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8005740:	2300      	movs	r3, #0
 8005742:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b00      	cmp	r3, #0
 8005750:	d056      	beq.n	8005800 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005752:	f7fe ffd1 	bl	80046f8 <HAL_GetTick>
 8005756:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005758:	e04b      	b.n	80057f2 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005768:	2b00      	cmp	r3, #0
 800576a:	d023      	beq.n	80057b4 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f003 0320 	and.w	r3, r3, #32
 8005772:	2b00      	cmp	r3, #0
 8005774:	d005      	beq.n	8005782 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800577a:	f043 0202 	orr.w	r2, r3, #2
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d005      	beq.n	8005798 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005790:	f043 0201 	orr.w	r2, r3, #1
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2221      	movs	r2, #33	@ 0x21
 800579e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2204      	movs	r2, #4
 80057a4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e0a5      	b.n	8005900 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ba:	d01a      	beq.n	80057f2 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80057bc:	f7fe ff9c 	bl	80046f8 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	683a      	ldr	r2, [r7, #0]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d302      	bcc.n	80057d2 <HAL_DMA2D_PollForTransfer+0x9c>
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10f      	bne.n	80057f2 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d6:	f043 0220 	orr.w	r2, r3, #32
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2203      	movs	r2, #3
 80057e2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e086      	b.n	8005900 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f003 0302 	and.w	r3, r3, #2
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d0ac      	beq.n	800575a <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	69db      	ldr	r3, [r3, #28]
 8005806:	f003 0320 	and.w	r3, r3, #32
 800580a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005812:	f003 0320 	and.w	r3, r3, #32
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	4313      	orrs	r3, r2
 800581a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d061      	beq.n	80058e6 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005822:	f7fe ff69 	bl	80046f8 <HAL_GetTick>
 8005826:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005828:	e056      	b.n	80058d8 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8005838:	2b00      	cmp	r3, #0
 800583a:	d02e      	beq.n	800589a <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f003 0308 	and.w	r3, r3, #8
 8005842:	2b00      	cmp	r3, #0
 8005844:	d005      	beq.n	8005852 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800584a:	f043 0204 	orr.w	r2, r3, #4
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f003 0320 	and.w	r3, r3, #32
 8005858:	2b00      	cmp	r3, #0
 800585a:	d005      	beq.n	8005868 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005860:	f043 0202 	orr.w	r2, r3, #2
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	2b00      	cmp	r3, #0
 8005870:	d005      	beq.n	800587e <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005876:	f043 0201 	orr.w	r2, r3, #1
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2229      	movs	r2, #41	@ 0x29
 8005884:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2204      	movs	r2, #4
 800588a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e032      	b.n	8005900 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a0:	d01a      	beq.n	80058d8 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80058a2:	f7fe ff29 	bl	80046f8 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	683a      	ldr	r2, [r7, #0]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d302      	bcc.n	80058b8 <HAL_DMA2D_PollForTransfer+0x182>
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d10f      	bne.n	80058d8 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058bc:	f043 0220 	orr.w	r2, r3, #32
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2203      	movs	r2, #3
 80058c8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80058d4:	2303      	movs	r3, #3
 80058d6:	e013      	b.n	8005900 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	f003 0310 	and.w	r3, r3, #16
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d0a1      	beq.n	800582a <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2212      	movs	r2, #18
 80058ec:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2201      	movs	r2, #1
 80058f2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80058fe:	2300      	movs	r3, #0
}
 8005900:	4618      	mov	r0, r3
 8005902:	3718      	adds	r7, #24
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f003 0301 	and.w	r3, r3, #1
 8005926:	2b00      	cmp	r3, #0
 8005928:	d026      	beq.n	8005978 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005930:	2b00      	cmp	r3, #0
 8005932:	d021      	beq.n	8005978 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005942:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005948:	f043 0201 	orr.w	r2, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2201      	movs	r2, #1
 8005956:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2204      	movs	r2, #4
 800595c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	695b      	ldr	r3, [r3, #20]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d003      	beq.n	8005978 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f003 0320 	and.w	r3, r3, #32
 800597e:	2b00      	cmp	r3, #0
 8005980:	d026      	beq.n	80059d0 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d021      	beq.n	80059d0 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800599a:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2220      	movs	r2, #32
 80059a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059a8:	f043 0202 	orr.w	r2, r3, #2
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2204      	movs	r2, #4
 80059b4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	695b      	ldr	r3, [r3, #20]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d003      	beq.n	80059d0 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	695b      	ldr	r3, [r3, #20]
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f003 0308 	and.w	r3, r3, #8
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d026      	beq.n	8005a28 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d021      	beq.n	8005a28 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059f2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2208      	movs	r2, #8
 80059fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a00:	f043 0204 	orr.w	r2, r3, #4
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2204      	movs	r2, #4
 8005a0c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	695b      	ldr	r3, [r3, #20]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d003      	beq.n	8005a28 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f003 0304 	and.w	r3, r3, #4
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d013      	beq.n	8005a5a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00e      	beq.n	8005a5a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a4a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2204      	movs	r2, #4
 8005a52:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 f853 	bl	8005b00 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f003 0302 	and.w	r3, r3, #2
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d024      	beq.n	8005aae <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d01f      	beq.n	8005aae <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005a7c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2202      	movs	r2, #2
 8005a84:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f003 0310 	and.w	r3, r3, #16
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d01f      	beq.n	8005af8 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d01a      	beq.n	8005af8 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ad0:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2210      	movs	r2, #16
 8005ad8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f80e 	bl	8005b14 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8005af8:	bf00      	nop
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b083      	sub	sp, #12
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8005b08:	bf00      	nop
 8005b0a:	370c      	adds	r7, #12
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b087      	sub	sp, #28
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d101      	bne.n	8005b48 <HAL_DMA2D_ConfigLayer+0x20>
 8005b44:	2302      	movs	r3, #2
 8005b46:	e079      	b.n	8005c3c <HAL_DMA2D_ConfigLayer+0x114>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2202      	movs	r2, #2
 8005b54:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	011b      	lsls	r3, r3, #4
 8005b5c:	3318      	adds	r3, #24
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	4413      	add	r3, r2
 8005b62:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	685a      	ldr	r2, [r3, #4]
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	041b      	lsls	r3, r3, #16
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005b72:	4b35      	ldr	r3, [pc, #212]	@ (8005c48 <HAL_DMA2D_ConfigLayer+0x120>)
 8005b74:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	2b0a      	cmp	r3, #10
 8005b7c:	d003      	beq.n	8005b86 <HAL_DMA2D_ConfigLayer+0x5e>
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	2b09      	cmp	r3, #9
 8005b84:	d107      	bne.n	8005b96 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]
 8005b94:	e005      	b.n	8005ba2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	061b      	lsls	r3, r3, #24
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d120      	bne.n	8005bea <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	43db      	mvns	r3, r3
 8005bb2:	ea02 0103 	and.w	r1, r2, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	697a      	ldr	r2, [r7, #20]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	693a      	ldr	r2, [r7, #16]
 8005bc6:	6812      	ldr	r2, [r2, #0]
 8005bc8:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	2b0a      	cmp	r3, #10
 8005bd0:	d003      	beq.n	8005bda <HAL_DMA2D_ConfigLayer+0xb2>
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	2b09      	cmp	r3, #9
 8005bd8:	d127      	bne.n	8005c2a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	68da      	ldr	r2, [r3, #12]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005be6:	629a      	str	r2, [r3, #40]	@ 0x28
 8005be8:	e01f      	b.n	8005c2a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	69da      	ldr	r2, [r3, #28]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	43db      	mvns	r3, r3
 8005bf4:	ea02 0103 	and.w	r1, r2, r3
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	6812      	ldr	r2, [r2, #0]
 8005c0a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	2b0a      	cmp	r3, #10
 8005c12:	d003      	beq.n	8005c1c <HAL_DMA2D_ConfigLayer+0xf4>
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	2b09      	cmp	r3, #9
 8005c1a:	d106      	bne.n	8005c2a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	68da      	ldr	r2, [r3, #12]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005c28:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	371c      	adds	r7, #28
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	ff03000f 	.word	0xff03000f

08005c4c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b08b      	sub	sp, #44	@ 0x2c
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
 8005c58:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c60:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	041a      	lsls	r2, r3, #16
 8005c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6a:	431a      	orrs	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c84:	d174      	bne.n	8005d70 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005c8c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005c94:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005c9c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d108      	bne.n	8005cbe <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8005cac:	69ba      	ldr	r2, [r7, #24]
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	6a3b      	ldr	r3, [r7, #32]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cbc:	e053      	b.n	8005d66 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d106      	bne.n	8005cd4 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005cc6:	69ba      	ldr	r2, [r7, #24]
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cd2:	e048      	b.n	8005d66 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d111      	bne.n	8005d00 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	0cdb      	lsrs	r3, r3, #19
 8005ce0:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	0a9b      	lsrs	r3, r3, #10
 8005ce6:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	08db      	lsrs	r3, r3, #3
 8005cec:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	015a      	lsls	r2, r3, #5
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	02db      	lsls	r3, r3, #11
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cfe:	e032      	b.n	8005d66 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	2b03      	cmp	r3, #3
 8005d06:	d117      	bne.n	8005d38 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005d08:	6a3b      	ldr	r3, [r7, #32]
 8005d0a:	0fdb      	lsrs	r3, r3, #31
 8005d0c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	0cdb      	lsrs	r3, r3, #19
 8005d12:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	0adb      	lsrs	r3, r3, #11
 8005d18:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	08db      	lsrs	r3, r3, #3
 8005d1e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	015a      	lsls	r2, r3, #5
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	029b      	lsls	r3, r3, #10
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	03db      	lsls	r3, r3, #15
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d36:	e016      	b.n	8005d66 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8005d38:	6a3b      	ldr	r3, [r7, #32]
 8005d3a:	0f1b      	lsrs	r3, r3, #28
 8005d3c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	0d1b      	lsrs	r3, r3, #20
 8005d42:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005d44:	69bb      	ldr	r3, [r7, #24]
 8005d46:	0b1b      	lsrs	r3, r3, #12
 8005d48:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	091b      	lsrs	r3, r3, #4
 8005d4e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	011a      	lsls	r2, r3, #4
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	021b      	lsls	r3, r3, #8
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	6a3b      	ldr	r3, [r7, #32]
 8005d5c:	031b      	lsls	r3, r3, #12
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6c:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8005d6e:	e003      	b.n	8005d78 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68ba      	ldr	r2, [r7, #8]
 8005d76:	60da      	str	r2, [r3, #12]
}
 8005d78:	bf00      	nop
 8005d7a:	372c      	adds	r7, #44	@ 0x2c
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b089      	sub	sp, #36	@ 0x24
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005d92:	2300      	movs	r3, #0
 8005d94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005d96:	2300      	movs	r3, #0
 8005d98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005d9e:	2300      	movs	r3, #0
 8005da0:	61fb      	str	r3, [r7, #28]
 8005da2:	e175      	b.n	8006090 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005da4:	2201      	movs	r2, #1
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	4013      	ands	r3, r2
 8005db6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	f040 8164 	bne.w	800608a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f003 0303 	and.w	r3, r3, #3
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d005      	beq.n	8005dda <HAL_GPIO_Init+0x56>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f003 0303 	and.w	r3, r3, #3
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d130      	bne.n	8005e3c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	005b      	lsls	r3, r3, #1
 8005de4:	2203      	movs	r2, #3
 8005de6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dea:	43db      	mvns	r3, r3
 8005dec:	69ba      	ldr	r2, [r7, #24]
 8005dee:	4013      	ands	r3, r2
 8005df0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68da      	ldr	r2, [r3, #12]
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	005b      	lsls	r3, r3, #1
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	69ba      	ldr	r2, [r7, #24]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	69ba      	ldr	r2, [r7, #24]
 8005e08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e10:	2201      	movs	r2, #1
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	43db      	mvns	r3, r3
 8005e1a:	69ba      	ldr	r2, [r7, #24]
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	091b      	lsrs	r3, r3, #4
 8005e26:	f003 0201 	and.w	r2, r3, #1
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f003 0303 	and.w	r3, r3, #3
 8005e44:	2b03      	cmp	r3, #3
 8005e46:	d017      	beq.n	8005e78 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	005b      	lsls	r3, r3, #1
 8005e52:	2203      	movs	r2, #3
 8005e54:	fa02 f303 	lsl.w	r3, r2, r3
 8005e58:	43db      	mvns	r3, r3
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	689a      	ldr	r2, [r3, #8]
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	005b      	lsls	r3, r3, #1
 8005e68:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6c:	69ba      	ldr	r2, [r7, #24]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	69ba      	ldr	r2, [r7, #24]
 8005e76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	f003 0303 	and.w	r3, r3, #3
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d123      	bne.n	8005ecc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	08da      	lsrs	r2, r3, #3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	3208      	adds	r2, #8
 8005e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	f003 0307 	and.w	r3, r3, #7
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	220f      	movs	r2, #15
 8005e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea0:	43db      	mvns	r3, r3
 8005ea2:	69ba      	ldr	r2, [r7, #24]
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	691a      	ldr	r2, [r3, #16]
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	f003 0307 	and.w	r3, r3, #7
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	08da      	lsrs	r2, r3, #3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	3208      	adds	r2, #8
 8005ec6:	69b9      	ldr	r1, [r7, #24]
 8005ec8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	005b      	lsls	r3, r3, #1
 8005ed6:	2203      	movs	r2, #3
 8005ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8005edc:	43db      	mvns	r3, r3
 8005ede:	69ba      	ldr	r2, [r7, #24]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f003 0203 	and.w	r2, r3, #3
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	005b      	lsls	r3, r3, #1
 8005ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef4:	69ba      	ldr	r2, [r7, #24]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	69ba      	ldr	r2, [r7, #24]
 8005efe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f000 80be 	beq.w	800608a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f0e:	4b66      	ldr	r3, [pc, #408]	@ (80060a8 <HAL_GPIO_Init+0x324>)
 8005f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f12:	4a65      	ldr	r2, [pc, #404]	@ (80060a8 <HAL_GPIO_Init+0x324>)
 8005f14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005f18:	6453      	str	r3, [r2, #68]	@ 0x44
 8005f1a:	4b63      	ldr	r3, [pc, #396]	@ (80060a8 <HAL_GPIO_Init+0x324>)
 8005f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f22:	60fb      	str	r3, [r7, #12]
 8005f24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005f26:	4a61      	ldr	r2, [pc, #388]	@ (80060ac <HAL_GPIO_Init+0x328>)
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	089b      	lsrs	r3, r3, #2
 8005f2c:	3302      	adds	r3, #2
 8005f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	f003 0303 	and.w	r3, r3, #3
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	220f      	movs	r2, #15
 8005f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f42:	43db      	mvns	r3, r3
 8005f44:	69ba      	ldr	r2, [r7, #24]
 8005f46:	4013      	ands	r3, r2
 8005f48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a58      	ldr	r2, [pc, #352]	@ (80060b0 <HAL_GPIO_Init+0x32c>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d037      	beq.n	8005fc2 <HAL_GPIO_Init+0x23e>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a57      	ldr	r2, [pc, #348]	@ (80060b4 <HAL_GPIO_Init+0x330>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d031      	beq.n	8005fbe <HAL_GPIO_Init+0x23a>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a56      	ldr	r2, [pc, #344]	@ (80060b8 <HAL_GPIO_Init+0x334>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d02b      	beq.n	8005fba <HAL_GPIO_Init+0x236>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a55      	ldr	r2, [pc, #340]	@ (80060bc <HAL_GPIO_Init+0x338>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d025      	beq.n	8005fb6 <HAL_GPIO_Init+0x232>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a54      	ldr	r2, [pc, #336]	@ (80060c0 <HAL_GPIO_Init+0x33c>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d01f      	beq.n	8005fb2 <HAL_GPIO_Init+0x22e>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a53      	ldr	r2, [pc, #332]	@ (80060c4 <HAL_GPIO_Init+0x340>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d019      	beq.n	8005fae <HAL_GPIO_Init+0x22a>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a52      	ldr	r2, [pc, #328]	@ (80060c8 <HAL_GPIO_Init+0x344>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d013      	beq.n	8005faa <HAL_GPIO_Init+0x226>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a51      	ldr	r2, [pc, #324]	@ (80060cc <HAL_GPIO_Init+0x348>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d00d      	beq.n	8005fa6 <HAL_GPIO_Init+0x222>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a50      	ldr	r2, [pc, #320]	@ (80060d0 <HAL_GPIO_Init+0x34c>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d007      	beq.n	8005fa2 <HAL_GPIO_Init+0x21e>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a4f      	ldr	r2, [pc, #316]	@ (80060d4 <HAL_GPIO_Init+0x350>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d101      	bne.n	8005f9e <HAL_GPIO_Init+0x21a>
 8005f9a:	2309      	movs	r3, #9
 8005f9c:	e012      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005f9e:	230a      	movs	r3, #10
 8005fa0:	e010      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005fa2:	2308      	movs	r3, #8
 8005fa4:	e00e      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005fa6:	2307      	movs	r3, #7
 8005fa8:	e00c      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005faa:	2306      	movs	r3, #6
 8005fac:	e00a      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005fae:	2305      	movs	r3, #5
 8005fb0:	e008      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005fb2:	2304      	movs	r3, #4
 8005fb4:	e006      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e004      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005fba:	2302      	movs	r3, #2
 8005fbc:	e002      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e000      	b.n	8005fc4 <HAL_GPIO_Init+0x240>
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	69fa      	ldr	r2, [r7, #28]
 8005fc6:	f002 0203 	and.w	r2, r2, #3
 8005fca:	0092      	lsls	r2, r2, #2
 8005fcc:	4093      	lsls	r3, r2
 8005fce:	69ba      	ldr	r2, [r7, #24]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005fd4:	4935      	ldr	r1, [pc, #212]	@ (80060ac <HAL_GPIO_Init+0x328>)
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	089b      	lsrs	r3, r3, #2
 8005fda:	3302      	adds	r3, #2
 8005fdc:	69ba      	ldr	r2, [r7, #24]
 8005fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005fe2:	4b3d      	ldr	r3, [pc, #244]	@ (80060d8 <HAL_GPIO_Init+0x354>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	43db      	mvns	r3, r3
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d003      	beq.n	8006006 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	4313      	orrs	r3, r2
 8006004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006006:	4a34      	ldr	r2, [pc, #208]	@ (80060d8 <HAL_GPIO_Init+0x354>)
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800600c:	4b32      	ldr	r3, [pc, #200]	@ (80060d8 <HAL_GPIO_Init+0x354>)
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	43db      	mvns	r3, r3
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	4013      	ands	r3, r2
 800601a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006024:	2b00      	cmp	r3, #0
 8006026:	d003      	beq.n	8006030 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006028:	69ba      	ldr	r2, [r7, #24]
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	4313      	orrs	r3, r2
 800602e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006030:	4a29      	ldr	r2, [pc, #164]	@ (80060d8 <HAL_GPIO_Init+0x354>)
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006036:	4b28      	ldr	r3, [pc, #160]	@ (80060d8 <HAL_GPIO_Init+0x354>)
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	43db      	mvns	r3, r3
 8006040:	69ba      	ldr	r2, [r7, #24]
 8006042:	4013      	ands	r3, r2
 8006044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006052:	69ba      	ldr	r2, [r7, #24]
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	4313      	orrs	r3, r2
 8006058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800605a:	4a1f      	ldr	r2, [pc, #124]	@ (80060d8 <HAL_GPIO_Init+0x354>)
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006060:	4b1d      	ldr	r3, [pc, #116]	@ (80060d8 <HAL_GPIO_Init+0x354>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	43db      	mvns	r3, r3
 800606a:	69ba      	ldr	r2, [r7, #24]
 800606c:	4013      	ands	r3, r2
 800606e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006078:	2b00      	cmp	r3, #0
 800607a:	d003      	beq.n	8006084 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800607c:	69ba      	ldr	r2, [r7, #24]
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	4313      	orrs	r3, r2
 8006082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006084:	4a14      	ldr	r2, [pc, #80]	@ (80060d8 <HAL_GPIO_Init+0x354>)
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	3301      	adds	r3, #1
 800608e:	61fb      	str	r3, [r7, #28]
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	2b0f      	cmp	r3, #15
 8006094:	f67f ae86 	bls.w	8005da4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006098:	bf00      	nop
 800609a:	bf00      	nop
 800609c:	3724      	adds	r7, #36	@ 0x24
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	40023800 	.word	0x40023800
 80060ac:	40013800 	.word	0x40013800
 80060b0:	40020000 	.word	0x40020000
 80060b4:	40020400 	.word	0x40020400
 80060b8:	40020800 	.word	0x40020800
 80060bc:	40020c00 	.word	0x40020c00
 80060c0:	40021000 	.word	0x40021000
 80060c4:	40021400 	.word	0x40021400
 80060c8:	40021800 	.word	0x40021800
 80060cc:	40021c00 	.word	0x40021c00
 80060d0:	40022000 	.word	0x40022000
 80060d4:	40022400 	.word	0x40022400
 80060d8:	40013c00 	.word	0x40013c00

080060dc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80060dc:	b480      	push	{r7}
 80060de:	b087      	sub	sp, #28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80060e6:	2300      	movs	r3, #0
 80060e8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80060ea:	2300      	movs	r3, #0
 80060ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80060ee:	2300      	movs	r3, #0
 80060f0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80060f2:	2300      	movs	r3, #0
 80060f4:	617b      	str	r3, [r7, #20]
 80060f6:	e0d9      	b.n	80062ac <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80060f8:	2201      	movs	r2, #1
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006100:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	4013      	ands	r3, r2
 8006108:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	429a      	cmp	r2, r3
 8006110:	f040 80c9 	bne.w	80062a6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8006114:	4a6b      	ldr	r2, [pc, #428]	@ (80062c4 <HAL_GPIO_DeInit+0x1e8>)
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	089b      	lsrs	r3, r3, #2
 800611a:	3302      	adds	r3, #2
 800611c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006120:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f003 0303 	and.w	r3, r3, #3
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	220f      	movs	r2, #15
 800612c:	fa02 f303 	lsl.w	r3, r2, r3
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	4013      	ands	r3, r2
 8006134:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a63      	ldr	r2, [pc, #396]	@ (80062c8 <HAL_GPIO_DeInit+0x1ec>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d037      	beq.n	80061ae <HAL_GPIO_DeInit+0xd2>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a62      	ldr	r2, [pc, #392]	@ (80062cc <HAL_GPIO_DeInit+0x1f0>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d031      	beq.n	80061aa <HAL_GPIO_DeInit+0xce>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a61      	ldr	r2, [pc, #388]	@ (80062d0 <HAL_GPIO_DeInit+0x1f4>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d02b      	beq.n	80061a6 <HAL_GPIO_DeInit+0xca>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a60      	ldr	r2, [pc, #384]	@ (80062d4 <HAL_GPIO_DeInit+0x1f8>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d025      	beq.n	80061a2 <HAL_GPIO_DeInit+0xc6>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a5f      	ldr	r2, [pc, #380]	@ (80062d8 <HAL_GPIO_DeInit+0x1fc>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d01f      	beq.n	800619e <HAL_GPIO_DeInit+0xc2>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a5e      	ldr	r2, [pc, #376]	@ (80062dc <HAL_GPIO_DeInit+0x200>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d019      	beq.n	800619a <HAL_GPIO_DeInit+0xbe>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a5d      	ldr	r2, [pc, #372]	@ (80062e0 <HAL_GPIO_DeInit+0x204>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d013      	beq.n	8006196 <HAL_GPIO_DeInit+0xba>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a5c      	ldr	r2, [pc, #368]	@ (80062e4 <HAL_GPIO_DeInit+0x208>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d00d      	beq.n	8006192 <HAL_GPIO_DeInit+0xb6>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a5b      	ldr	r2, [pc, #364]	@ (80062e8 <HAL_GPIO_DeInit+0x20c>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d007      	beq.n	800618e <HAL_GPIO_DeInit+0xb2>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a5a      	ldr	r2, [pc, #360]	@ (80062ec <HAL_GPIO_DeInit+0x210>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d101      	bne.n	800618a <HAL_GPIO_DeInit+0xae>
 8006186:	2309      	movs	r3, #9
 8006188:	e012      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 800618a:	230a      	movs	r3, #10
 800618c:	e010      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 800618e:	2308      	movs	r3, #8
 8006190:	e00e      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 8006192:	2307      	movs	r3, #7
 8006194:	e00c      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 8006196:	2306      	movs	r3, #6
 8006198:	e00a      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 800619a:	2305      	movs	r3, #5
 800619c:	e008      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 800619e:	2304      	movs	r3, #4
 80061a0:	e006      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 80061a2:	2303      	movs	r3, #3
 80061a4:	e004      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 80061a6:	2302      	movs	r3, #2
 80061a8:	e002      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 80061aa:	2301      	movs	r3, #1
 80061ac:	e000      	b.n	80061b0 <HAL_GPIO_DeInit+0xd4>
 80061ae:	2300      	movs	r3, #0
 80061b0:	697a      	ldr	r2, [r7, #20]
 80061b2:	f002 0203 	and.w	r2, r2, #3
 80061b6:	0092      	lsls	r2, r2, #2
 80061b8:	4093      	lsls	r3, r2
 80061ba:	68ba      	ldr	r2, [r7, #8]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d132      	bne.n	8006226 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80061c0:	4b4b      	ldr	r3, [pc, #300]	@ (80062f0 <HAL_GPIO_DeInit+0x214>)
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	43db      	mvns	r3, r3
 80061c8:	4949      	ldr	r1, [pc, #292]	@ (80062f0 <HAL_GPIO_DeInit+0x214>)
 80061ca:	4013      	ands	r3, r2
 80061cc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80061ce:	4b48      	ldr	r3, [pc, #288]	@ (80062f0 <HAL_GPIO_DeInit+0x214>)
 80061d0:	685a      	ldr	r2, [r3, #4]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	43db      	mvns	r3, r3
 80061d6:	4946      	ldr	r1, [pc, #280]	@ (80062f0 <HAL_GPIO_DeInit+0x214>)
 80061d8:	4013      	ands	r3, r2
 80061da:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80061dc:	4b44      	ldr	r3, [pc, #272]	@ (80062f0 <HAL_GPIO_DeInit+0x214>)
 80061de:	68da      	ldr	r2, [r3, #12]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	43db      	mvns	r3, r3
 80061e4:	4942      	ldr	r1, [pc, #264]	@ (80062f0 <HAL_GPIO_DeInit+0x214>)
 80061e6:	4013      	ands	r3, r2
 80061e8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80061ea:	4b41      	ldr	r3, [pc, #260]	@ (80062f0 <HAL_GPIO_DeInit+0x214>)
 80061ec:	689a      	ldr	r2, [r3, #8]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	43db      	mvns	r3, r3
 80061f2:	493f      	ldr	r1, [pc, #252]	@ (80062f0 <HAL_GPIO_DeInit+0x214>)
 80061f4:	4013      	ands	r3, r2
 80061f6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	f003 0303 	and.w	r3, r3, #3
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	220f      	movs	r2, #15
 8006202:	fa02 f303 	lsl.w	r3, r2, r3
 8006206:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006208:	4a2e      	ldr	r2, [pc, #184]	@ (80062c4 <HAL_GPIO_DeInit+0x1e8>)
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	089b      	lsrs	r3, r3, #2
 800620e:	3302      	adds	r3, #2
 8006210:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	43da      	mvns	r2, r3
 8006218:	482a      	ldr	r0, [pc, #168]	@ (80062c4 <HAL_GPIO_DeInit+0x1e8>)
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	089b      	lsrs	r3, r3, #2
 800621e:	400a      	ands	r2, r1
 8006220:	3302      	adds	r3, #2
 8006222:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	005b      	lsls	r3, r3, #1
 800622e:	2103      	movs	r1, #3
 8006230:	fa01 f303 	lsl.w	r3, r1, r3
 8006234:	43db      	mvns	r3, r3
 8006236:	401a      	ands	r2, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	08da      	lsrs	r2, r3, #3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	3208      	adds	r2, #8
 8006244:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	f003 0307 	and.w	r3, r3, #7
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	220f      	movs	r2, #15
 8006252:	fa02 f303 	lsl.w	r3, r2, r3
 8006256:	43db      	mvns	r3, r3
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	08d2      	lsrs	r2, r2, #3
 800625c:	4019      	ands	r1, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	3208      	adds	r2, #8
 8006262:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	68da      	ldr	r2, [r3, #12]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	005b      	lsls	r3, r3, #1
 800626e:	2103      	movs	r1, #3
 8006270:	fa01 f303 	lsl.w	r3, r1, r3
 8006274:	43db      	mvns	r3, r3
 8006276:	401a      	ands	r2, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	685a      	ldr	r2, [r3, #4]
 8006280:	2101      	movs	r1, #1
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	fa01 f303 	lsl.w	r3, r1, r3
 8006288:	43db      	mvns	r3, r3
 800628a:	401a      	ands	r2, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	689a      	ldr	r2, [r3, #8]
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	005b      	lsls	r3, r3, #1
 8006298:	2103      	movs	r1, #3
 800629a:	fa01 f303 	lsl.w	r3, r1, r3
 800629e:	43db      	mvns	r3, r3
 80062a0:	401a      	ands	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	3301      	adds	r3, #1
 80062aa:	617b      	str	r3, [r7, #20]
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	2b0f      	cmp	r3, #15
 80062b0:	f67f af22 	bls.w	80060f8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80062b4:	bf00      	nop
 80062b6:	bf00      	nop
 80062b8:	371c      	adds	r7, #28
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	40013800 	.word	0x40013800
 80062c8:	40020000 	.word	0x40020000
 80062cc:	40020400 	.word	0x40020400
 80062d0:	40020800 	.word	0x40020800
 80062d4:	40020c00 	.word	0x40020c00
 80062d8:	40021000 	.word	0x40021000
 80062dc:	40021400 	.word	0x40021400
 80062e0:	40021800 	.word	0x40021800
 80062e4:	40021c00 	.word	0x40021c00
 80062e8:	40022000 	.word	0x40022000
 80062ec:	40022400 	.word	0x40022400
 80062f0:	40013c00 	.word	0x40013c00

080062f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	460b      	mov	r3, r1
 80062fe:	807b      	strh	r3, [r7, #2]
 8006300:	4613      	mov	r3, r2
 8006302:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006304:	787b      	ldrb	r3, [r7, #1]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d003      	beq.n	8006312 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800630a:	887a      	ldrh	r2, [r7, #2]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006310:	e003      	b.n	800631a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006312:	887b      	ldrh	r3, [r7, #2]
 8006314:	041a      	lsls	r2, r3, #16
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	619a      	str	r2, [r3, #24]
}
 800631a:	bf00      	nop
 800631c:	370c      	adds	r7, #12
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
	...

08006328 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e07f      	b.n	800643a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006340:	b2db      	uxtb	r3, r3
 8006342:	2b00      	cmp	r3, #0
 8006344:	d106      	bne.n	8006354 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f7fb fcd8 	bl	8001d04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2224      	movs	r2, #36	@ 0x24
 8006358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f022 0201 	bic.w	r2, r2, #1
 800636a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685a      	ldr	r2, [r3, #4]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006378:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689a      	ldr	r2, [r3, #8]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006388:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	2b01      	cmp	r3, #1
 8006390:	d107      	bne.n	80063a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689a      	ldr	r2, [r3, #8]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800639e:	609a      	str	r2, [r3, #8]
 80063a0:	e006      	b.n	80063b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	689a      	ldr	r2, [r3, #8]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80063ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	2b02      	cmp	r3, #2
 80063b6:	d104      	bne.n	80063c2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	6859      	ldr	r1, [r3, #4]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	4b1d      	ldr	r3, [pc, #116]	@ (8006444 <HAL_I2C_Init+0x11c>)
 80063ce:	430b      	orrs	r3, r1
 80063d0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68da      	ldr	r2, [r3, #12]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80063e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	691a      	ldr	r2, [r3, #16]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	430a      	orrs	r2, r1
 80063fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	69d9      	ldr	r1, [r3, #28]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6a1a      	ldr	r2, [r3, #32]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	430a      	orrs	r2, r1
 800640a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f042 0201 	orr.w	r2, r2, #1
 800641a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2220      	movs	r2, #32
 8006426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3708      	adds	r7, #8
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	02008000 	.word	0x02008000

08006448 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d101      	bne.n	800645a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e021      	b.n	800649e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2224      	movs	r2, #36	@ 0x24
 800645e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f022 0201 	bic.w	r2, r2, #1
 8006470:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f7fb fcee 	bl	8001e54 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800649c:	2300      	movs	r3, #0
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3708      	adds	r7, #8
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
	...

080064a8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b088      	sub	sp, #32
 80064ac:	af02      	add	r7, sp, #8
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	4608      	mov	r0, r1
 80064b2:	4611      	mov	r1, r2
 80064b4:	461a      	mov	r2, r3
 80064b6:	4603      	mov	r3, r0
 80064b8:	817b      	strh	r3, [r7, #10]
 80064ba:	460b      	mov	r3, r1
 80064bc:	813b      	strh	r3, [r7, #8]
 80064be:	4613      	mov	r3, r2
 80064c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	2b20      	cmp	r3, #32
 80064cc:	f040 80f9 	bne.w	80066c2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80064d0:	6a3b      	ldr	r3, [r7, #32]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d002      	beq.n	80064dc <HAL_I2C_Mem_Write+0x34>
 80064d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d105      	bne.n	80064e8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	e0ed      	b.n	80066c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d101      	bne.n	80064f6 <HAL_I2C_Mem_Write+0x4e>
 80064f2:	2302      	movs	r3, #2
 80064f4:	e0e6      	b.n	80066c4 <HAL_I2C_Mem_Write+0x21c>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80064fe:	f7fe f8fb 	bl	80046f8 <HAL_GetTick>
 8006502:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	9300      	str	r3, [sp, #0]
 8006508:	2319      	movs	r3, #25
 800650a:	2201      	movs	r2, #1
 800650c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f000 fad1 	bl	8006ab8 <I2C_WaitOnFlagUntilTimeout>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d001      	beq.n	8006520 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e0d1      	b.n	80066c4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2221      	movs	r2, #33	@ 0x21
 8006524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2240      	movs	r2, #64	@ 0x40
 800652c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6a3a      	ldr	r2, [r7, #32]
 800653a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006540:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006548:	88f8      	ldrh	r0, [r7, #6]
 800654a:	893a      	ldrh	r2, [r7, #8]
 800654c:	8979      	ldrh	r1, [r7, #10]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	9301      	str	r3, [sp, #4]
 8006552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006554:	9300      	str	r3, [sp, #0]
 8006556:	4603      	mov	r3, r0
 8006558:	68f8      	ldr	r0, [r7, #12]
 800655a:	f000 f9e1 	bl	8006920 <I2C_RequestMemoryWrite>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d005      	beq.n	8006570 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e0a9      	b.n	80066c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006574:	b29b      	uxth	r3, r3
 8006576:	2bff      	cmp	r3, #255	@ 0xff
 8006578:	d90e      	bls.n	8006598 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	22ff      	movs	r2, #255	@ 0xff
 800657e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006584:	b2da      	uxtb	r2, r3
 8006586:	8979      	ldrh	r1, [r7, #10]
 8006588:	2300      	movs	r3, #0
 800658a:	9300      	str	r3, [sp, #0]
 800658c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f000 fc2d 	bl	8006df0 <I2C_TransferConfig>
 8006596:	e00f      	b.n	80065b8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800659c:	b29a      	uxth	r2, r3
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	8979      	ldrh	r1, [r7, #10]
 80065aa:	2300      	movs	r3, #0
 80065ac:	9300      	str	r3, [sp, #0]
 80065ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80065b2:	68f8      	ldr	r0, [r7, #12]
 80065b4:	f000 fc1c 	bl	8006df0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065b8:	697a      	ldr	r2, [r7, #20]
 80065ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f000 fabb 	bl	8006b38 <I2C_WaitOnTXISFlagUntilTimeout>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d001      	beq.n	80065cc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e07b      	b.n	80066c4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d0:	781a      	ldrb	r2, [r3, #0]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065dc:	1c5a      	adds	r2, r3, #1
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	3b01      	subs	r3, #1
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065f4:	3b01      	subs	r3, #1
 80065f6:	b29a      	uxth	r2, r3
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006600:	b29b      	uxth	r3, r3
 8006602:	2b00      	cmp	r3, #0
 8006604:	d034      	beq.n	8006670 <HAL_I2C_Mem_Write+0x1c8>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800660a:	2b00      	cmp	r3, #0
 800660c:	d130      	bne.n	8006670 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	9300      	str	r3, [sp, #0]
 8006612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006614:	2200      	movs	r2, #0
 8006616:	2180      	movs	r1, #128	@ 0x80
 8006618:	68f8      	ldr	r0, [r7, #12]
 800661a:	f000 fa4d 	bl	8006ab8 <I2C_WaitOnFlagUntilTimeout>
 800661e:	4603      	mov	r3, r0
 8006620:	2b00      	cmp	r3, #0
 8006622:	d001      	beq.n	8006628 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e04d      	b.n	80066c4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800662c:	b29b      	uxth	r3, r3
 800662e:	2bff      	cmp	r3, #255	@ 0xff
 8006630:	d90e      	bls.n	8006650 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	22ff      	movs	r2, #255	@ 0xff
 8006636:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800663c:	b2da      	uxtb	r2, r3
 800663e:	8979      	ldrh	r1, [r7, #10]
 8006640:	2300      	movs	r3, #0
 8006642:	9300      	str	r3, [sp, #0]
 8006644:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f000 fbd1 	bl	8006df0 <I2C_TransferConfig>
 800664e:	e00f      	b.n	8006670 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006654:	b29a      	uxth	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800665e:	b2da      	uxtb	r2, r3
 8006660:	8979      	ldrh	r1, [r7, #10]
 8006662:	2300      	movs	r3, #0
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f000 fbc0 	bl	8006df0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006674:	b29b      	uxth	r3, r3
 8006676:	2b00      	cmp	r3, #0
 8006678:	d19e      	bne.n	80065b8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f000 fa9a 	bl	8006bb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d001      	beq.n	800668e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e01a      	b.n	80066c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2220      	movs	r2, #32
 8006694:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	6859      	ldr	r1, [r3, #4]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	4b0a      	ldr	r3, [pc, #40]	@ (80066cc <HAL_I2C_Mem_Write+0x224>)
 80066a2:	400b      	ands	r3, r1
 80066a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2220      	movs	r2, #32
 80066aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80066be:	2300      	movs	r3, #0
 80066c0:	e000      	b.n	80066c4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80066c2:	2302      	movs	r3, #2
  }
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3718      	adds	r7, #24
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	fe00e800 	.word	0xfe00e800

080066d0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b088      	sub	sp, #32
 80066d4:	af02      	add	r7, sp, #8
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	4608      	mov	r0, r1
 80066da:	4611      	mov	r1, r2
 80066dc:	461a      	mov	r2, r3
 80066de:	4603      	mov	r3, r0
 80066e0:	817b      	strh	r3, [r7, #10]
 80066e2:	460b      	mov	r3, r1
 80066e4:	813b      	strh	r3, [r7, #8]
 80066e6:	4613      	mov	r3, r2
 80066e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b20      	cmp	r3, #32
 80066f4:	f040 80fd 	bne.w	80068f2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80066f8:	6a3b      	ldr	r3, [r7, #32]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d002      	beq.n	8006704 <HAL_I2C_Mem_Read+0x34>
 80066fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006700:	2b00      	cmp	r3, #0
 8006702:	d105      	bne.n	8006710 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800670a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	e0f1      	b.n	80068f4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006716:	2b01      	cmp	r3, #1
 8006718:	d101      	bne.n	800671e <HAL_I2C_Mem_Read+0x4e>
 800671a:	2302      	movs	r3, #2
 800671c:	e0ea      	b.n	80068f4 <HAL_I2C_Mem_Read+0x224>
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2201      	movs	r2, #1
 8006722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006726:	f7fd ffe7 	bl	80046f8 <HAL_GetTick>
 800672a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	9300      	str	r3, [sp, #0]
 8006730:	2319      	movs	r3, #25
 8006732:	2201      	movs	r2, #1
 8006734:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006738:	68f8      	ldr	r0, [r7, #12]
 800673a:	f000 f9bd 	bl	8006ab8 <I2C_WaitOnFlagUntilTimeout>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d001      	beq.n	8006748 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e0d5      	b.n	80068f4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2222      	movs	r2, #34	@ 0x22
 800674c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2240      	movs	r2, #64	@ 0x40
 8006754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6a3a      	ldr	r2, [r7, #32]
 8006762:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006768:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006770:	88f8      	ldrh	r0, [r7, #6]
 8006772:	893a      	ldrh	r2, [r7, #8]
 8006774:	8979      	ldrh	r1, [r7, #10]
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	9301      	str	r3, [sp, #4]
 800677a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677c:	9300      	str	r3, [sp, #0]
 800677e:	4603      	mov	r3, r0
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f000 f921 	bl	80069c8 <I2C_RequestMemoryRead>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d005      	beq.n	8006798 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e0ad      	b.n	80068f4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800679c:	b29b      	uxth	r3, r3
 800679e:	2bff      	cmp	r3, #255	@ 0xff
 80067a0:	d90e      	bls.n	80067c0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	22ff      	movs	r2, #255	@ 0xff
 80067a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067ac:	b2da      	uxtb	r2, r3
 80067ae:	8979      	ldrh	r1, [r7, #10]
 80067b0:	4b52      	ldr	r3, [pc, #328]	@ (80068fc <HAL_I2C_Mem_Read+0x22c>)
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f000 fb19 	bl	8006df0 <I2C_TransferConfig>
 80067be:	e00f      	b.n	80067e0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067ce:	b2da      	uxtb	r2, r3
 80067d0:	8979      	ldrh	r1, [r7, #10]
 80067d2:	4b4a      	ldr	r3, [pc, #296]	@ (80068fc <HAL_I2C_Mem_Read+0x22c>)
 80067d4:	9300      	str	r3, [sp, #0]
 80067d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f000 fb08 	bl	8006df0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e6:	2200      	movs	r2, #0
 80067e8:	2104      	movs	r1, #4
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f000 f964 	bl	8006ab8 <I2C_WaitOnFlagUntilTimeout>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d001      	beq.n	80067fa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e07c      	b.n	80068f4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006804:	b2d2      	uxtb	r2, r2
 8006806:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800680c:	1c5a      	adds	r2, r3, #1
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006816:	3b01      	subs	r3, #1
 8006818:	b29a      	uxth	r2, r3
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006822:	b29b      	uxth	r3, r3
 8006824:	3b01      	subs	r3, #1
 8006826:	b29a      	uxth	r2, r3
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006830:	b29b      	uxth	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d034      	beq.n	80068a0 <HAL_I2C_Mem_Read+0x1d0>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800683a:	2b00      	cmp	r3, #0
 800683c:	d130      	bne.n	80068a0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	9300      	str	r3, [sp, #0]
 8006842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006844:	2200      	movs	r2, #0
 8006846:	2180      	movs	r1, #128	@ 0x80
 8006848:	68f8      	ldr	r0, [r7, #12]
 800684a:	f000 f935 	bl	8006ab8 <I2C_WaitOnFlagUntilTimeout>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e04d      	b.n	80068f4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800685c:	b29b      	uxth	r3, r3
 800685e:	2bff      	cmp	r3, #255	@ 0xff
 8006860:	d90e      	bls.n	8006880 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	22ff      	movs	r2, #255	@ 0xff
 8006866:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800686c:	b2da      	uxtb	r2, r3
 800686e:	8979      	ldrh	r1, [r7, #10]
 8006870:	2300      	movs	r3, #0
 8006872:	9300      	str	r3, [sp, #0]
 8006874:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f000 fab9 	bl	8006df0 <I2C_TransferConfig>
 800687e:	e00f      	b.n	80068a0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006884:	b29a      	uxth	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800688e:	b2da      	uxtb	r2, r3
 8006890:	8979      	ldrh	r1, [r7, #10]
 8006892:	2300      	movs	r3, #0
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800689a:	68f8      	ldr	r0, [r7, #12]
 800689c:	f000 faa8 	bl	8006df0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d19a      	bne.n	80067e0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068ae:	68f8      	ldr	r0, [r7, #12]
 80068b0:	f000 f982 	bl	8006bb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d001      	beq.n	80068be <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e01a      	b.n	80068f4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2220      	movs	r2, #32
 80068c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	6859      	ldr	r1, [r3, #4]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006900 <HAL_I2C_Mem_Read+0x230>)
 80068d2:	400b      	ands	r3, r1
 80068d4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2220      	movs	r2, #32
 80068da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80068ee:	2300      	movs	r3, #0
 80068f0:	e000      	b.n	80068f4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80068f2:	2302      	movs	r3, #2
  }
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3718      	adds	r7, #24
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}
 80068fc:	80002400 	.word	0x80002400
 8006900:	fe00e800 	.word	0xfe00e800

08006904 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006912:	b2db      	uxtb	r3, r3
}
 8006914:	4618      	mov	r0, r3
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af02      	add	r7, sp, #8
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	4608      	mov	r0, r1
 800692a:	4611      	mov	r1, r2
 800692c:	461a      	mov	r2, r3
 800692e:	4603      	mov	r3, r0
 8006930:	817b      	strh	r3, [r7, #10]
 8006932:	460b      	mov	r3, r1
 8006934:	813b      	strh	r3, [r7, #8]
 8006936:	4613      	mov	r3, r2
 8006938:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800693a:	88fb      	ldrh	r3, [r7, #6]
 800693c:	b2da      	uxtb	r2, r3
 800693e:	8979      	ldrh	r1, [r7, #10]
 8006940:	4b20      	ldr	r3, [pc, #128]	@ (80069c4 <I2C_RequestMemoryWrite+0xa4>)
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006948:	68f8      	ldr	r0, [r7, #12]
 800694a:	f000 fa51 	bl	8006df0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800694e:	69fa      	ldr	r2, [r7, #28]
 8006950:	69b9      	ldr	r1, [r7, #24]
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f000 f8f0 	bl	8006b38 <I2C_WaitOnTXISFlagUntilTimeout>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d001      	beq.n	8006962 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e02c      	b.n	80069bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006962:	88fb      	ldrh	r3, [r7, #6]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d105      	bne.n	8006974 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006968:	893b      	ldrh	r3, [r7, #8]
 800696a:	b2da      	uxtb	r2, r3
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	629a      	str	r2, [r3, #40]	@ 0x28
 8006972:	e015      	b.n	80069a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006974:	893b      	ldrh	r3, [r7, #8]
 8006976:	0a1b      	lsrs	r3, r3, #8
 8006978:	b29b      	uxth	r3, r3
 800697a:	b2da      	uxtb	r2, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006982:	69fa      	ldr	r2, [r7, #28]
 8006984:	69b9      	ldr	r1, [r7, #24]
 8006986:	68f8      	ldr	r0, [r7, #12]
 8006988:	f000 f8d6 	bl	8006b38 <I2C_WaitOnTXISFlagUntilTimeout>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d001      	beq.n	8006996 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	e012      	b.n	80069bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006996:	893b      	ldrh	r3, [r7, #8]
 8006998:	b2da      	uxtb	r2, r3
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	9300      	str	r3, [sp, #0]
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	2200      	movs	r2, #0
 80069a8:	2180      	movs	r1, #128	@ 0x80
 80069aa:	68f8      	ldr	r0, [r7, #12]
 80069ac:	f000 f884 	bl	8006ab8 <I2C_WaitOnFlagUntilTimeout>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	e000      	b.n	80069bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3710      	adds	r7, #16
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	80002000 	.word	0x80002000

080069c8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	af02      	add	r7, sp, #8
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	4608      	mov	r0, r1
 80069d2:	4611      	mov	r1, r2
 80069d4:	461a      	mov	r2, r3
 80069d6:	4603      	mov	r3, r0
 80069d8:	817b      	strh	r3, [r7, #10]
 80069da:	460b      	mov	r3, r1
 80069dc:	813b      	strh	r3, [r7, #8]
 80069de:	4613      	mov	r3, r2
 80069e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80069e2:	88fb      	ldrh	r3, [r7, #6]
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	8979      	ldrh	r1, [r7, #10]
 80069e8:	4b20      	ldr	r3, [pc, #128]	@ (8006a6c <I2C_RequestMemoryRead+0xa4>)
 80069ea:	9300      	str	r3, [sp, #0]
 80069ec:	2300      	movs	r3, #0
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	f000 f9fe 	bl	8006df0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069f4:	69fa      	ldr	r2, [r7, #28]
 80069f6:	69b9      	ldr	r1, [r7, #24]
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f000 f89d 	bl	8006b38 <I2C_WaitOnTXISFlagUntilTimeout>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d001      	beq.n	8006a08 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e02c      	b.n	8006a62 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a08:	88fb      	ldrh	r3, [r7, #6]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d105      	bne.n	8006a1a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a0e:	893b      	ldrh	r3, [r7, #8]
 8006a10:	b2da      	uxtb	r2, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	629a      	str	r2, [r3, #40]	@ 0x28
 8006a18:	e015      	b.n	8006a46 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006a1a:	893b      	ldrh	r3, [r7, #8]
 8006a1c:	0a1b      	lsrs	r3, r3, #8
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	b2da      	uxtb	r2, r3
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a28:	69fa      	ldr	r2, [r7, #28]
 8006a2a:	69b9      	ldr	r1, [r7, #24]
 8006a2c:	68f8      	ldr	r0, [r7, #12]
 8006a2e:	f000 f883 	bl	8006b38 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d001      	beq.n	8006a3c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e012      	b.n	8006a62 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a3c:	893b      	ldrh	r3, [r7, #8]
 8006a3e:	b2da      	uxtb	r2, r3
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	69bb      	ldr	r3, [r7, #24]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	2140      	movs	r1, #64	@ 0x40
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	f000 f831 	bl	8006ab8 <I2C_WaitOnFlagUntilTimeout>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d001      	beq.n	8006a60 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e000      	b.n	8006a62 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006a60:	2300      	movs	r3, #0
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	80002000 	.word	0x80002000

08006a70 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	f003 0302 	and.w	r3, r3, #2
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d103      	bne.n	8006a8e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	699b      	ldr	r3, [r3, #24]
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d007      	beq.n	8006aac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	699a      	ldr	r2, [r3, #24]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f042 0201 	orr.w	r2, r2, #1
 8006aaa:	619a      	str	r2, [r3, #24]
  }
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr

08006ab8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	60f8      	str	r0, [r7, #12]
 8006ac0:	60b9      	str	r1, [r7, #8]
 8006ac2:	603b      	str	r3, [r7, #0]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ac8:	e022      	b.n	8006b10 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ad0:	d01e      	beq.n	8006b10 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ad2:	f7fd fe11 	bl	80046f8 <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	683a      	ldr	r2, [r7, #0]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d302      	bcc.n	8006ae8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d113      	bne.n	8006b10 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aec:	f043 0220 	orr.w	r2, r3, #32
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2220      	movs	r2, #32
 8006af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e00f      	b.n	8006b30 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	699a      	ldr	r2, [r3, #24]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	4013      	ands	r3, r2
 8006b1a:	68ba      	ldr	r2, [r7, #8]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	bf0c      	ite	eq
 8006b20:	2301      	moveq	r3, #1
 8006b22:	2300      	movne	r3, #0
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	461a      	mov	r2, r3
 8006b28:	79fb      	ldrb	r3, [r7, #7]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d0cd      	beq.n	8006aca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3710      	adds	r7, #16
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b44:	e02c      	b.n	8006ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	68b9      	ldr	r1, [r7, #8]
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f000 f870 	bl	8006c30 <I2C_IsErrorOccurred>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d001      	beq.n	8006b5a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e02a      	b.n	8006bb0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b60:	d01e      	beq.n	8006ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b62:	f7fd fdc9 	bl	80046f8 <HAL_GetTick>
 8006b66:	4602      	mov	r2, r0
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d302      	bcc.n	8006b78 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d113      	bne.n	8006ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b7c:	f043 0220 	orr.w	r2, r3, #32
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2220      	movs	r2, #32
 8006b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e007      	b.n	8006bb0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	f003 0302 	and.w	r3, r3, #2
 8006baa:	2b02      	cmp	r3, #2
 8006bac:	d1cb      	bne.n	8006b46 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3710      	adds	r7, #16
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}

08006bb8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bc4:	e028      	b.n	8006c18 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	68b9      	ldr	r1, [r7, #8]
 8006bca:	68f8      	ldr	r0, [r7, #12]
 8006bcc:	f000 f830 	bl	8006c30 <I2C_IsErrorOccurred>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d001      	beq.n	8006bda <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e026      	b.n	8006c28 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bda:	f7fd fd8d 	bl	80046f8 <HAL_GetTick>
 8006bde:	4602      	mov	r2, r0
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	68ba      	ldr	r2, [r7, #8]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d302      	bcc.n	8006bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d113      	bne.n	8006c18 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bf4:	f043 0220 	orr.w	r2, r3, #32
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2220      	movs	r2, #32
 8006c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	e007      	b.n	8006c28 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	f003 0320 	and.w	r3, r3, #32
 8006c22:	2b20      	cmp	r3, #32
 8006c24:	d1cf      	bne.n	8006bc6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3710      	adds	r7, #16
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b08a      	sub	sp, #40	@ 0x28
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	f003 0310 	and.w	r3, r3, #16
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d068      	beq.n	8006d2e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2210      	movs	r2, #16
 8006c62:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006c64:	e049      	b.n	8006cfa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c6c:	d045      	beq.n	8006cfa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006c6e:	f7fd fd43 	bl	80046f8 <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	69fb      	ldr	r3, [r7, #28]
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	68ba      	ldr	r2, [r7, #8]
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d302      	bcc.n	8006c84 <I2C_IsErrorOccurred+0x54>
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d13a      	bne.n	8006cfa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c8e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c96:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ca2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ca6:	d121      	bne.n	8006cec <I2C_IsErrorOccurred+0xbc>
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cae:	d01d      	beq.n	8006cec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006cb0:	7cfb      	ldrb	r3, [r7, #19]
 8006cb2:	2b20      	cmp	r3, #32
 8006cb4:	d01a      	beq.n	8006cec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006cc4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006cc6:	f7fd fd17 	bl	80046f8 <HAL_GetTick>
 8006cca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ccc:	e00e      	b.n	8006cec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006cce:	f7fd fd13 	bl	80046f8 <HAL_GetTick>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	1ad3      	subs	r3, r2, r3
 8006cd8:	2b19      	cmp	r3, #25
 8006cda:	d907      	bls.n	8006cec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8006cdc:	6a3b      	ldr	r3, [r7, #32]
 8006cde:	f043 0320 	orr.w	r3, r3, #32
 8006ce2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006cea:	e006      	b.n	8006cfa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	f003 0320 	and.w	r3, r3, #32
 8006cf6:	2b20      	cmp	r3, #32
 8006cf8:	d1e9      	bne.n	8006cce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	699b      	ldr	r3, [r3, #24]
 8006d00:	f003 0320 	and.w	r3, r3, #32
 8006d04:	2b20      	cmp	r3, #32
 8006d06:	d003      	beq.n	8006d10 <I2C_IsErrorOccurred+0xe0>
 8006d08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d0aa      	beq.n	8006c66 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006d10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d103      	bne.n	8006d20 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2220      	movs	r2, #32
 8006d1e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006d20:	6a3b      	ldr	r3, [r7, #32]
 8006d22:	f043 0304 	orr.w	r3, r3, #4
 8006d26:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	699b      	ldr	r3, [r3, #24]
 8006d34:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00b      	beq.n	8006d58 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006d40:	6a3b      	ldr	r3, [r7, #32]
 8006d42:	f043 0301 	orr.w	r3, r3, #1
 8006d46:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00b      	beq.n	8006d7a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006d62:	6a3b      	ldr	r3, [r7, #32]
 8006d64:	f043 0308 	orr.w	r3, r3, #8
 8006d68:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006d72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00b      	beq.n	8006d9c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006d84:	6a3b      	ldr	r3, [r7, #32]
 8006d86:	f043 0302 	orr.w	r3, r3, #2
 8006d8a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006d9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d01c      	beq.n	8006dde <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006da4:	68f8      	ldr	r0, [r7, #12]
 8006da6:	f7ff fe63 	bl	8006a70 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	6859      	ldr	r1, [r3, #4]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	4b0d      	ldr	r3, [pc, #52]	@ (8006dec <I2C_IsErrorOccurred+0x1bc>)
 8006db6:	400b      	ands	r3, r1
 8006db8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dbe:	6a3b      	ldr	r3, [r7, #32]
 8006dc0:	431a      	orrs	r2, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2220      	movs	r2, #32
 8006dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006dde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3728      	adds	r7, #40	@ 0x28
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	fe00e800 	.word	0xfe00e800

08006df0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b087      	sub	sp, #28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	607b      	str	r3, [r7, #4]
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	817b      	strh	r3, [r7, #10]
 8006dfe:	4613      	mov	r3, r2
 8006e00:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006e02:	897b      	ldrh	r3, [r7, #10]
 8006e04:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006e08:	7a7b      	ldrb	r3, [r7, #9]
 8006e0a:	041b      	lsls	r3, r3, #16
 8006e0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006e10:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006e16:	6a3b      	ldr	r3, [r7, #32]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e1e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	685a      	ldr	r2, [r3, #4]
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	0d5b      	lsrs	r3, r3, #21
 8006e2a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006e2e:	4b08      	ldr	r3, [pc, #32]	@ (8006e50 <I2C_TransferConfig+0x60>)
 8006e30:	430b      	orrs	r3, r1
 8006e32:	43db      	mvns	r3, r3
 8006e34:	ea02 0103 	and.w	r1, r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006e42:	bf00      	nop
 8006e44:	371c      	adds	r7, #28
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr
 8006e4e:	bf00      	nop
 8006e50:	03ff63ff 	.word	0x03ff63ff

08006e54 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b20      	cmp	r3, #32
 8006e68:	d138      	bne.n	8006edc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d101      	bne.n	8006e78 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006e74:	2302      	movs	r3, #2
 8006e76:	e032      	b.n	8006ede <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2224      	movs	r2, #36	@ 0x24
 8006e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f022 0201 	bic.w	r2, r2, #1
 8006e96:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006ea6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6819      	ldr	r1, [r3, #0]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	683a      	ldr	r2, [r7, #0]
 8006eb4:	430a      	orrs	r2, r1
 8006eb6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f042 0201 	orr.w	r2, r2, #1
 8006ec6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2220      	movs	r2, #32
 8006ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	e000      	b.n	8006ede <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006edc:	2302      	movs	r3, #2
  }
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	370c      	adds	r7, #12
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr

08006eea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006eea:	b480      	push	{r7}
 8006eec:	b085      	sub	sp, #20
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
 8006ef2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006efa:	b2db      	uxtb	r3, r3
 8006efc:	2b20      	cmp	r3, #32
 8006efe:	d139      	bne.n	8006f74 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d101      	bne.n	8006f0e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006f0a:	2302      	movs	r3, #2
 8006f0c:	e033      	b.n	8006f76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2224      	movs	r2, #36	@ 0x24
 8006f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	681a      	ldr	r2, [r3, #0]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f022 0201 	bic.w	r2, r2, #1
 8006f2c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006f3c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	021b      	lsls	r3, r3, #8
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f042 0201 	orr.w	r2, r2, #1
 8006f5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2220      	movs	r2, #32
 8006f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006f70:	2300      	movs	r3, #0
 8006f72:	e000      	b.n	8006f76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006f74:	2302      	movs	r3, #2
  }
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3714      	adds	r7, #20
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr
	...

08006f84 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d101      	bne.n	8006f96 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	e0bf      	b.n	8007116 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d106      	bne.n	8006fb0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f7fb f810 	bl	8001fd0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2202      	movs	r2, #2
 8006fb4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	699a      	ldr	r2, [r3, #24]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8006fc6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	6999      	ldr	r1, [r3, #24]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685a      	ldr	r2, [r3, #4]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006fdc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	430a      	orrs	r2, r1
 8006fea:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6899      	ldr	r1, [r3, #8]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	4b4a      	ldr	r3, [pc, #296]	@ (8007120 <HAL_LTDC_Init+0x19c>)
 8006ff8:	400b      	ands	r3, r1
 8006ffa:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	695b      	ldr	r3, [r3, #20]
 8007000:	041b      	lsls	r3, r3, #16
 8007002:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	6899      	ldr	r1, [r3, #8]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	699a      	ldr	r2, [r3, #24]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	431a      	orrs	r2, r3
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	430a      	orrs	r2, r1
 8007018:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68d9      	ldr	r1, [r3, #12]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	4b3e      	ldr	r3, [pc, #248]	@ (8007120 <HAL_LTDC_Init+0x19c>)
 8007026:	400b      	ands	r3, r1
 8007028:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	69db      	ldr	r3, [r3, #28]
 800702e:	041b      	lsls	r3, r3, #16
 8007030:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68d9      	ldr	r1, [r3, #12]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6a1a      	ldr	r2, [r3, #32]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	431a      	orrs	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	430a      	orrs	r2, r1
 8007046:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	6919      	ldr	r1, [r3, #16]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	4b33      	ldr	r3, [pc, #204]	@ (8007120 <HAL_LTDC_Init+0x19c>)
 8007054:	400b      	ands	r3, r1
 8007056:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705c:	041b      	lsls	r3, r3, #16
 800705e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	6919      	ldr	r1, [r3, #16]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	431a      	orrs	r2, r3
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	430a      	orrs	r2, r1
 8007074:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	6959      	ldr	r1, [r3, #20]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	4b27      	ldr	r3, [pc, #156]	@ (8007120 <HAL_LTDC_Init+0x19c>)
 8007082:	400b      	ands	r3, r1
 8007084:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800708a:	041b      	lsls	r3, r3, #16
 800708c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	6959      	ldr	r1, [r3, #20]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	431a      	orrs	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	430a      	orrs	r2, r1
 80070a2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80070aa:	021b      	lsls	r3, r3, #8
 80070ac:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80070b4:	041b      	lsls	r3, r3, #16
 80070b6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80070c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80070ce:	68ba      	ldr	r2, [r7, #8]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80070da:	431a      	orrs	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	430a      	orrs	r2, r1
 80070e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f042 0206 	orr.w	r2, r2, #6
 80070f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	699a      	ldr	r2, [r3, #24]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f042 0201 	orr.w	r2, r2, #1
 8007102:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2200      	movs	r2, #0
 8007108:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3710      	adds	r7, #16
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	f000f800 	.word	0xf000f800

08007124 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007132:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800713a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f003 0304 	and.w	r3, r3, #4
 8007142:	2b00      	cmp	r3, #0
 8007144:	d023      	beq.n	800718e <HAL_LTDC_IRQHandler+0x6a>
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	f003 0304 	and.w	r3, r3, #4
 800714c:	2b00      	cmp	r3, #0
 800714e:	d01e      	beq.n	800718e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f022 0204 	bic.w	r2, r2, #4
 800715e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2204      	movs	r2, #4
 8007166:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800716e:	f043 0201 	orr.w	r2, r3, #1
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2204      	movs	r2, #4
 800717c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 f86f 	bl	800726c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f003 0302 	and.w	r3, r3, #2
 8007194:	2b00      	cmp	r3, #0
 8007196:	d023      	beq.n	80071e0 <HAL_LTDC_IRQHandler+0xbc>
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	f003 0302 	and.w	r3, r3, #2
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d01e      	beq.n	80071e0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f022 0202 	bic.w	r2, r2, #2
 80071b0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	2202      	movs	r2, #2
 80071b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80071c0:	f043 0202 	orr.w	r2, r3, #2
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2204      	movs	r2, #4
 80071ce:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f846 	bl	800726c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d01b      	beq.n	8007222 <HAL_LTDC_IRQHandler+0xfe>
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	f003 0301 	and.w	r3, r3, #1
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d016      	beq.n	8007222 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f022 0201 	bic.w	r2, r2, #1
 8007202:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2201      	movs	r2, #1
 800720a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 f82f 	bl	8007280 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f003 0308 	and.w	r3, r3, #8
 8007228:	2b00      	cmp	r3, #0
 800722a:	d01b      	beq.n	8007264 <HAL_LTDC_IRQHandler+0x140>
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	f003 0308 	and.w	r3, r3, #8
 8007232:	2b00      	cmp	r3, #0
 8007234:	d016      	beq.n	8007264 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f022 0208 	bic.w	r2, r2, #8
 8007244:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	2208      	movs	r2, #8
 800724c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2201      	movs	r2, #1
 8007252:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2200      	movs	r2, #0
 800725a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 f818 	bl	8007294 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007264:	bf00      	nop
 8007266:	3710      	adds	r7, #16
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007274:	bf00      	nop
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80072a8:	b5b0      	push	{r4, r5, r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d101      	bne.n	80072c2 <HAL_LTDC_ConfigLayer+0x1a>
 80072be:	2302      	movs	r3, #2
 80072c0:	e02c      	b.n	800731c <HAL_LTDC_ConfigLayer+0x74>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2202      	movs	r2, #2
 80072ce:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2134      	movs	r1, #52	@ 0x34
 80072d8:	fb01 f303 	mul.w	r3, r1, r3
 80072dc:	4413      	add	r3, r2
 80072de:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	4614      	mov	r4, r2
 80072e6:	461d      	mov	r5, r3
 80072e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80072ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80072ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80072ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80072f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80072f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80072f4:	682b      	ldr	r3, [r5, #0]
 80072f6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	68b9      	ldr	r1, [r7, #8]
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f000 f81f 	bl	8007340 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2201      	movs	r2, #1
 8007308:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2200      	movs	r2, #0
 8007316:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800731a:	2300      	movs	r3, #0
}
 800731c:	4618      	mov	r0, r3
 800731e:	3710      	adds	r7, #16
 8007320:	46bd      	mov	sp, r7
 8007322:	bdb0      	pop	{r4, r5, r7, pc}

08007324 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8007332:	b2db      	uxtb	r3, r3
}
 8007334:	4618      	mov	r0, r3
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007340:	b480      	push	{r7}
 8007342:	b089      	sub	sp, #36	@ 0x24
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	685a      	ldr	r2, [r3, #4]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	0c1b      	lsrs	r3, r3, #16
 8007358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800735c:	4413      	add	r3, r2
 800735e:	041b      	lsls	r3, r3, #16
 8007360:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	461a      	mov	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	01db      	lsls	r3, r3, #7
 800736c:	4413      	add	r3, r2
 800736e:	3384      	adds	r3, #132	@ 0x84
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	68fa      	ldr	r2, [r7, #12]
 8007374:	6812      	ldr	r2, [r2, #0]
 8007376:	4611      	mov	r1, r2
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	01d2      	lsls	r2, r2, #7
 800737c:	440a      	add	r2, r1
 800737e:	3284      	adds	r2, #132	@ 0x84
 8007380:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007384:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	0c1b      	lsrs	r3, r3, #16
 8007392:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007396:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007398:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4619      	mov	r1, r3
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	01db      	lsls	r3, r3, #7
 80073a4:	440b      	add	r3, r1
 80073a6:	3384      	adds	r3, #132	@ 0x84
 80073a8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80073ae:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	68da      	ldr	r2, [r3, #12]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073be:	4413      	add	r3, r2
 80073c0:	041b      	lsls	r3, r3, #16
 80073c2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	461a      	mov	r2, r3
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	01db      	lsls	r3, r3, #7
 80073ce:	4413      	add	r3, r2
 80073d0:	3384      	adds	r3, #132	@ 0x84
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	68fa      	ldr	r2, [r7, #12]
 80073d6:	6812      	ldr	r2, [r2, #0]
 80073d8:	4611      	mov	r1, r2
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	01d2      	lsls	r2, r2, #7
 80073de:	440a      	add	r2, r1
 80073e0:	3284      	adds	r2, #132	@ 0x84
 80073e2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80073e6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	689a      	ldr	r2, [r3, #8]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073f6:	4413      	add	r3, r2
 80073f8:	1c5a      	adds	r2, r3, #1
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4619      	mov	r1, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	01db      	lsls	r3, r3, #7
 8007404:	440b      	add	r3, r1
 8007406:	3384      	adds	r3, #132	@ 0x84
 8007408:	4619      	mov	r1, r3
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	4313      	orrs	r3, r2
 800740e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	461a      	mov	r2, r3
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	01db      	lsls	r3, r3, #7
 800741a:	4413      	add	r3, r2
 800741c:	3384      	adds	r3, #132	@ 0x84
 800741e:	691b      	ldr	r3, [r3, #16]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	6812      	ldr	r2, [r2, #0]
 8007424:	4611      	mov	r1, r2
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	01d2      	lsls	r2, r2, #7
 800742a:	440a      	add	r2, r1
 800742c:	3284      	adds	r2, #132	@ 0x84
 800742e:	f023 0307 	bic.w	r3, r3, #7
 8007432:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	461a      	mov	r2, r3
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	01db      	lsls	r3, r3, #7
 800743e:	4413      	add	r3, r2
 8007440:	3384      	adds	r3, #132	@ 0x84
 8007442:	461a      	mov	r2, r3
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	691b      	ldr	r3, [r3, #16]
 8007448:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8007450:	021b      	lsls	r3, r3, #8
 8007452:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800745a:	041b      	lsls	r3, r3, #16
 800745c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	061b      	lsls	r3, r3, #24
 8007464:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	461a      	mov	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	01db      	lsls	r3, r3, #7
 8007470:	4413      	add	r3, r2
 8007472:	3384      	adds	r3, #132	@ 0x84
 8007474:	699b      	ldr	r3, [r3, #24]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	461a      	mov	r2, r3
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	01db      	lsls	r3, r3, #7
 8007480:	4413      	add	r3, r2
 8007482:	3384      	adds	r3, #132	@ 0x84
 8007484:	461a      	mov	r2, r3
 8007486:	2300      	movs	r3, #0
 8007488:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007490:	461a      	mov	r2, r3
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	431a      	orrs	r2, r3
 8007496:	69bb      	ldr	r3, [r7, #24]
 8007498:	431a      	orrs	r2, r3
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4619      	mov	r1, r3
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	01db      	lsls	r3, r3, #7
 80074a4:	440b      	add	r3, r1
 80074a6:	3384      	adds	r3, #132	@ 0x84
 80074a8:	4619      	mov	r1, r3
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	4313      	orrs	r3, r2
 80074ae:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	461a      	mov	r2, r3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	01db      	lsls	r3, r3, #7
 80074ba:	4413      	add	r3, r2
 80074bc:	3384      	adds	r3, #132	@ 0x84
 80074be:	695b      	ldr	r3, [r3, #20]
 80074c0:	68fa      	ldr	r2, [r7, #12]
 80074c2:	6812      	ldr	r2, [r2, #0]
 80074c4:	4611      	mov	r1, r2
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	01d2      	lsls	r2, r2, #7
 80074ca:	440a      	add	r2, r1
 80074cc:	3284      	adds	r2, #132	@ 0x84
 80074ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80074d2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	461a      	mov	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	01db      	lsls	r3, r3, #7
 80074de:	4413      	add	r3, r2
 80074e0:	3384      	adds	r3, #132	@ 0x84
 80074e2:	461a      	mov	r2, r3
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	695b      	ldr	r3, [r3, #20]
 80074e8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	461a      	mov	r2, r3
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	01db      	lsls	r3, r3, #7
 80074f4:	4413      	add	r3, r2
 80074f6:	3384      	adds	r3, #132	@ 0x84
 80074f8:	69da      	ldr	r2, [r3, #28]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4619      	mov	r1, r3
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	01db      	lsls	r3, r3, #7
 8007504:	440b      	add	r3, r1
 8007506:	3384      	adds	r3, #132	@ 0x84
 8007508:	4619      	mov	r1, r3
 800750a:	4b58      	ldr	r3, [pc, #352]	@ (800766c <LTDC_SetConfig+0x32c>)
 800750c:	4013      	ands	r3, r2
 800750e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	69da      	ldr	r2, [r3, #28]
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	6a1b      	ldr	r3, [r3, #32]
 8007518:	68f9      	ldr	r1, [r7, #12]
 800751a:	6809      	ldr	r1, [r1, #0]
 800751c:	4608      	mov	r0, r1
 800751e:	6879      	ldr	r1, [r7, #4]
 8007520:	01c9      	lsls	r1, r1, #7
 8007522:	4401      	add	r1, r0
 8007524:	3184      	adds	r1, #132	@ 0x84
 8007526:	4313      	orrs	r3, r2
 8007528:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	461a      	mov	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	01db      	lsls	r3, r3, #7
 8007534:	4413      	add	r3, r2
 8007536:	3384      	adds	r3, #132	@ 0x84
 8007538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	461a      	mov	r2, r3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	01db      	lsls	r3, r3, #7
 8007544:	4413      	add	r3, r2
 8007546:	3384      	adds	r3, #132	@ 0x84
 8007548:	461a      	mov	r2, r3
 800754a:	2300      	movs	r3, #0
 800754c:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	461a      	mov	r2, r3
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	01db      	lsls	r3, r3, #7
 8007558:	4413      	add	r3, r2
 800755a:	3384      	adds	r3, #132	@ 0x84
 800755c:	461a      	mov	r2, r3
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007562:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	691b      	ldr	r3, [r3, #16]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d102      	bne.n	8007572 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800756c:	2304      	movs	r3, #4
 800756e:	61fb      	str	r3, [r7, #28]
 8007570:	e01b      	b.n	80075aa <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	2b01      	cmp	r3, #1
 8007578:	d102      	bne.n	8007580 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800757a:	2303      	movs	r3, #3
 800757c:	61fb      	str	r3, [r7, #28]
 800757e:	e014      	b.n	80075aa <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	691b      	ldr	r3, [r3, #16]
 8007584:	2b04      	cmp	r3, #4
 8007586:	d00b      	beq.n	80075a0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800758c:	2b02      	cmp	r3, #2
 800758e:	d007      	beq.n	80075a0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007594:	2b03      	cmp	r3, #3
 8007596:	d003      	beq.n	80075a0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800759c:	2b07      	cmp	r3, #7
 800759e:	d102      	bne.n	80075a6 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80075a0:	2302      	movs	r3, #2
 80075a2:	61fb      	str	r3, [r7, #28]
 80075a4:	e001      	b.n	80075aa <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80075a6:	2301      	movs	r3, #1
 80075a8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	461a      	mov	r2, r3
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	01db      	lsls	r3, r3, #7
 80075b4:	4413      	add	r3, r2
 80075b6:	3384      	adds	r3, #132	@ 0x84
 80075b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	6812      	ldr	r2, [r2, #0]
 80075be:	4611      	mov	r1, r2
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	01d2      	lsls	r2, r2, #7
 80075c4:	440a      	add	r2, r1
 80075c6:	3284      	adds	r2, #132	@ 0x84
 80075c8:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80075cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d2:	69fa      	ldr	r2, [r7, #28]
 80075d4:	fb02 f303 	mul.w	r3, r2, r3
 80075d8:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	6859      	ldr	r1, [r3, #4]
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	1acb      	subs	r3, r1, r3
 80075e4:	69f9      	ldr	r1, [r7, #28]
 80075e6:	fb01 f303 	mul.w	r3, r1, r3
 80075ea:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80075ec:	68f9      	ldr	r1, [r7, #12]
 80075ee:	6809      	ldr	r1, [r1, #0]
 80075f0:	4608      	mov	r0, r1
 80075f2:	6879      	ldr	r1, [r7, #4]
 80075f4:	01c9      	lsls	r1, r1, #7
 80075f6:	4401      	add	r1, r0
 80075f8:	3184      	adds	r1, #132	@ 0x84
 80075fa:	4313      	orrs	r3, r2
 80075fc:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	461a      	mov	r2, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	01db      	lsls	r3, r3, #7
 8007608:	4413      	add	r3, r2
 800760a:	3384      	adds	r3, #132	@ 0x84
 800760c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4619      	mov	r1, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	01db      	lsls	r3, r3, #7
 8007618:	440b      	add	r3, r1
 800761a:	3384      	adds	r3, #132	@ 0x84
 800761c:	4619      	mov	r1, r3
 800761e:	4b14      	ldr	r3, [pc, #80]	@ (8007670 <LTDC_SetConfig+0x330>)
 8007620:	4013      	ands	r3, r2
 8007622:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	461a      	mov	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	01db      	lsls	r3, r3, #7
 800762e:	4413      	add	r3, r2
 8007630:	3384      	adds	r3, #132	@ 0x84
 8007632:	461a      	mov	r2, r3
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007638:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	461a      	mov	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	01db      	lsls	r3, r3, #7
 8007644:	4413      	add	r3, r2
 8007646:	3384      	adds	r3, #132	@ 0x84
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	68fa      	ldr	r2, [r7, #12]
 800764c:	6812      	ldr	r2, [r2, #0]
 800764e:	4611      	mov	r1, r2
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	01d2      	lsls	r2, r2, #7
 8007654:	440a      	add	r2, r1
 8007656:	3284      	adds	r2, #132	@ 0x84
 8007658:	f043 0301 	orr.w	r3, r3, #1
 800765c:	6013      	str	r3, [r2, #0]
}
 800765e:	bf00      	nop
 8007660:	3724      	adds	r7, #36	@ 0x24
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	fffff8f8 	.word	0xfffff8f8
 8007670:	fffff800 	.word	0xfffff800

08007674 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007674:	b480      	push	{r7}
 8007676:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007678:	4b05      	ldr	r3, [pc, #20]	@ (8007690 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a04      	ldr	r2, [pc, #16]	@ (8007690 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800767e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007682:	6013      	str	r3, [r2, #0]
}
 8007684:	bf00      	nop
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	40007000 	.word	0x40007000

08007694 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800769a:	2300      	movs	r3, #0
 800769c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800769e:	4b23      	ldr	r3, [pc, #140]	@ (800772c <HAL_PWREx_EnableOverDrive+0x98>)
 80076a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a2:	4a22      	ldr	r2, [pc, #136]	@ (800772c <HAL_PWREx_EnableOverDrive+0x98>)
 80076a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80076aa:	4b20      	ldr	r3, [pc, #128]	@ (800772c <HAL_PWREx_EnableOverDrive+0x98>)
 80076ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076b2:	603b      	str	r3, [r7, #0]
 80076b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80076b6:	4b1e      	ldr	r3, [pc, #120]	@ (8007730 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a1d      	ldr	r2, [pc, #116]	@ (8007730 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076c0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80076c2:	f7fd f819 	bl	80046f8 <HAL_GetTick>
 80076c6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80076c8:	e009      	b.n	80076de <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80076ca:	f7fd f815 	bl	80046f8 <HAL_GetTick>
 80076ce:	4602      	mov	r2, r0
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	1ad3      	subs	r3, r2, r3
 80076d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80076d8:	d901      	bls.n	80076de <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80076da:	2303      	movs	r3, #3
 80076dc:	e022      	b.n	8007724 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80076de:	4b14      	ldr	r3, [pc, #80]	@ (8007730 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076ea:	d1ee      	bne.n	80076ca <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80076ec:	4b10      	ldr	r3, [pc, #64]	@ (8007730 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a0f      	ldr	r2, [pc, #60]	@ (8007730 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076f6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80076f8:	f7fc fffe 	bl	80046f8 <HAL_GetTick>
 80076fc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80076fe:	e009      	b.n	8007714 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007700:	f7fc fffa 	bl	80046f8 <HAL_GetTick>
 8007704:	4602      	mov	r2, r0
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800770e:	d901      	bls.n	8007714 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007710:	2303      	movs	r3, #3
 8007712:	e007      	b.n	8007724 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007714:	4b06      	ldr	r3, [pc, #24]	@ (8007730 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800771c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007720:	d1ee      	bne.n	8007700 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3708      	adds	r7, #8
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	40023800 	.word	0x40023800
 8007730:	40007000 	.word	0x40007000

08007734 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b086      	sub	sp, #24
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800773c:	2300      	movs	r3, #0
 800773e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e291      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f003 0301 	and.w	r3, r3, #1
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 8087 	beq.w	8007866 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007758:	4b96      	ldr	r3, [pc, #600]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	f003 030c 	and.w	r3, r3, #12
 8007760:	2b04      	cmp	r3, #4
 8007762:	d00c      	beq.n	800777e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007764:	4b93      	ldr	r3, [pc, #588]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f003 030c 	and.w	r3, r3, #12
 800776c:	2b08      	cmp	r3, #8
 800776e:	d112      	bne.n	8007796 <HAL_RCC_OscConfig+0x62>
 8007770:	4b90      	ldr	r3, [pc, #576]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007778:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800777c:	d10b      	bne.n	8007796 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800777e:	4b8d      	ldr	r3, [pc, #564]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007786:	2b00      	cmp	r3, #0
 8007788:	d06c      	beq.n	8007864 <HAL_RCC_OscConfig+0x130>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d168      	bne.n	8007864 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	e26b      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800779e:	d106      	bne.n	80077ae <HAL_RCC_OscConfig+0x7a>
 80077a0:	4b84      	ldr	r3, [pc, #528]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a83      	ldr	r2, [pc, #524]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077aa:	6013      	str	r3, [r2, #0]
 80077ac:	e02e      	b.n	800780c <HAL_RCC_OscConfig+0xd8>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d10c      	bne.n	80077d0 <HAL_RCC_OscConfig+0x9c>
 80077b6:	4b7f      	ldr	r3, [pc, #508]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a7e      	ldr	r2, [pc, #504]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077c0:	6013      	str	r3, [r2, #0]
 80077c2:	4b7c      	ldr	r3, [pc, #496]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a7b      	ldr	r2, [pc, #492]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80077cc:	6013      	str	r3, [r2, #0]
 80077ce:	e01d      	b.n	800780c <HAL_RCC_OscConfig+0xd8>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80077d8:	d10c      	bne.n	80077f4 <HAL_RCC_OscConfig+0xc0>
 80077da:	4b76      	ldr	r3, [pc, #472]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a75      	ldr	r2, [pc, #468]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80077e4:	6013      	str	r3, [r2, #0]
 80077e6:	4b73      	ldr	r3, [pc, #460]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a72      	ldr	r2, [pc, #456]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077f0:	6013      	str	r3, [r2, #0]
 80077f2:	e00b      	b.n	800780c <HAL_RCC_OscConfig+0xd8>
 80077f4:	4b6f      	ldr	r3, [pc, #444]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a6e      	ldr	r2, [pc, #440]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80077fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077fe:	6013      	str	r3, [r2, #0]
 8007800:	4b6c      	ldr	r3, [pc, #432]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a6b      	ldr	r2, [pc, #428]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007806:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800780a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d013      	beq.n	800783c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007814:	f7fc ff70 	bl	80046f8 <HAL_GetTick>
 8007818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800781a:	e008      	b.n	800782e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800781c:	f7fc ff6c 	bl	80046f8 <HAL_GetTick>
 8007820:	4602      	mov	r2, r0
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	2b64      	cmp	r3, #100	@ 0x64
 8007828:	d901      	bls.n	800782e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e21f      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800782e:	4b61      	ldr	r3, [pc, #388]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007836:	2b00      	cmp	r3, #0
 8007838:	d0f0      	beq.n	800781c <HAL_RCC_OscConfig+0xe8>
 800783a:	e014      	b.n	8007866 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800783c:	f7fc ff5c 	bl	80046f8 <HAL_GetTick>
 8007840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007842:	e008      	b.n	8007856 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007844:	f7fc ff58 	bl	80046f8 <HAL_GetTick>
 8007848:	4602      	mov	r2, r0
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	2b64      	cmp	r3, #100	@ 0x64
 8007850:	d901      	bls.n	8007856 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	e20b      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007856:	4b57      	ldr	r3, [pc, #348]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1f0      	bne.n	8007844 <HAL_RCC_OscConfig+0x110>
 8007862:	e000      	b.n	8007866 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007864:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f003 0302 	and.w	r3, r3, #2
 800786e:	2b00      	cmp	r3, #0
 8007870:	d069      	beq.n	8007946 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007872:	4b50      	ldr	r3, [pc, #320]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f003 030c 	and.w	r3, r3, #12
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00b      	beq.n	8007896 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800787e:	4b4d      	ldr	r3, [pc, #308]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	f003 030c 	and.w	r3, r3, #12
 8007886:	2b08      	cmp	r3, #8
 8007888:	d11c      	bne.n	80078c4 <HAL_RCC_OscConfig+0x190>
 800788a:	4b4a      	ldr	r3, [pc, #296]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007892:	2b00      	cmp	r3, #0
 8007894:	d116      	bne.n	80078c4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007896:	4b47      	ldr	r3, [pc, #284]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f003 0302 	and.w	r3, r3, #2
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d005      	beq.n	80078ae <HAL_RCC_OscConfig+0x17a>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d001      	beq.n	80078ae <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80078aa:	2301      	movs	r3, #1
 80078ac:	e1df      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078ae:	4b41      	ldr	r3, [pc, #260]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	00db      	lsls	r3, r3, #3
 80078bc:	493d      	ldr	r1, [pc, #244]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80078be:	4313      	orrs	r3, r2
 80078c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078c2:	e040      	b.n	8007946 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d023      	beq.n	8007914 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80078cc:	4b39      	ldr	r3, [pc, #228]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a38      	ldr	r2, [pc, #224]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80078d2:	f043 0301 	orr.w	r3, r3, #1
 80078d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078d8:	f7fc ff0e 	bl	80046f8 <HAL_GetTick>
 80078dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078de:	e008      	b.n	80078f2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078e0:	f7fc ff0a 	bl	80046f8 <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	1ad3      	subs	r3, r2, r3
 80078ea:	2b02      	cmp	r3, #2
 80078ec:	d901      	bls.n	80078f2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80078ee:	2303      	movs	r3, #3
 80078f0:	e1bd      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078f2:	4b30      	ldr	r3, [pc, #192]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0302 	and.w	r3, r3, #2
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d0f0      	beq.n	80078e0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078fe:	4b2d      	ldr	r3, [pc, #180]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	00db      	lsls	r3, r3, #3
 800790c:	4929      	ldr	r1, [pc, #164]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 800790e:	4313      	orrs	r3, r2
 8007910:	600b      	str	r3, [r1, #0]
 8007912:	e018      	b.n	8007946 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007914:	4b27      	ldr	r3, [pc, #156]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a26      	ldr	r2, [pc, #152]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 800791a:	f023 0301 	bic.w	r3, r3, #1
 800791e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007920:	f7fc feea 	bl	80046f8 <HAL_GetTick>
 8007924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007926:	e008      	b.n	800793a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007928:	f7fc fee6 	bl	80046f8 <HAL_GetTick>
 800792c:	4602      	mov	r2, r0
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	2b02      	cmp	r3, #2
 8007934:	d901      	bls.n	800793a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007936:	2303      	movs	r3, #3
 8007938:	e199      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800793a:	4b1e      	ldr	r3, [pc, #120]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 0302 	and.w	r3, r3, #2
 8007942:	2b00      	cmp	r3, #0
 8007944:	d1f0      	bne.n	8007928 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f003 0308 	and.w	r3, r3, #8
 800794e:	2b00      	cmp	r3, #0
 8007950:	d038      	beq.n	80079c4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	695b      	ldr	r3, [r3, #20]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d019      	beq.n	800798e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800795a:	4b16      	ldr	r3, [pc, #88]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 800795c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800795e:	4a15      	ldr	r2, [pc, #84]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007960:	f043 0301 	orr.w	r3, r3, #1
 8007964:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007966:	f7fc fec7 	bl	80046f8 <HAL_GetTick>
 800796a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800796c:	e008      	b.n	8007980 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800796e:	f7fc fec3 	bl	80046f8 <HAL_GetTick>
 8007972:	4602      	mov	r2, r0
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	1ad3      	subs	r3, r2, r3
 8007978:	2b02      	cmp	r3, #2
 800797a:	d901      	bls.n	8007980 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800797c:	2303      	movs	r3, #3
 800797e:	e176      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007980:	4b0c      	ldr	r3, [pc, #48]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007982:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007984:	f003 0302 	and.w	r3, r3, #2
 8007988:	2b00      	cmp	r3, #0
 800798a:	d0f0      	beq.n	800796e <HAL_RCC_OscConfig+0x23a>
 800798c:	e01a      	b.n	80079c4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800798e:	4b09      	ldr	r3, [pc, #36]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007990:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007992:	4a08      	ldr	r2, [pc, #32]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 8007994:	f023 0301 	bic.w	r3, r3, #1
 8007998:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800799a:	f7fc fead 	bl	80046f8 <HAL_GetTick>
 800799e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079a0:	e00a      	b.n	80079b8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079a2:	f7fc fea9 	bl	80046f8 <HAL_GetTick>
 80079a6:	4602      	mov	r2, r0
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	1ad3      	subs	r3, r2, r3
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d903      	bls.n	80079b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80079b0:	2303      	movs	r3, #3
 80079b2:	e15c      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
 80079b4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079b8:	4b91      	ldr	r3, [pc, #580]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 80079ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079bc:	f003 0302 	and.w	r3, r3, #2
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d1ee      	bne.n	80079a2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0304 	and.w	r3, r3, #4
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f000 80a4 	beq.w	8007b1a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80079d2:	4b8b      	ldr	r3, [pc, #556]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 80079d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d10d      	bne.n	80079fa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80079de:	4b88      	ldr	r3, [pc, #544]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 80079e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079e2:	4a87      	ldr	r2, [pc, #540]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 80079e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80079ea:	4b85      	ldr	r3, [pc, #532]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 80079ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079f2:	60bb      	str	r3, [r7, #8]
 80079f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079f6:	2301      	movs	r3, #1
 80079f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079fa:	4b82      	ldr	r3, [pc, #520]	@ (8007c04 <HAL_RCC_OscConfig+0x4d0>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d118      	bne.n	8007a38 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007a06:	4b7f      	ldr	r3, [pc, #508]	@ (8007c04 <HAL_RCC_OscConfig+0x4d0>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a7e      	ldr	r2, [pc, #504]	@ (8007c04 <HAL_RCC_OscConfig+0x4d0>)
 8007a0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a12:	f7fc fe71 	bl	80046f8 <HAL_GetTick>
 8007a16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a18:	e008      	b.n	8007a2c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a1a:	f7fc fe6d 	bl	80046f8 <HAL_GetTick>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	1ad3      	subs	r3, r2, r3
 8007a24:	2b64      	cmp	r3, #100	@ 0x64
 8007a26:	d901      	bls.n	8007a2c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007a28:	2303      	movs	r3, #3
 8007a2a:	e120      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a2c:	4b75      	ldr	r3, [pc, #468]	@ (8007c04 <HAL_RCC_OscConfig+0x4d0>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d0f0      	beq.n	8007a1a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d106      	bne.n	8007a4e <HAL_RCC_OscConfig+0x31a>
 8007a40:	4b6f      	ldr	r3, [pc, #444]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a44:	4a6e      	ldr	r2, [pc, #440]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a46:	f043 0301 	orr.w	r3, r3, #1
 8007a4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a4c:	e02d      	b.n	8007aaa <HAL_RCC_OscConfig+0x376>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d10c      	bne.n	8007a70 <HAL_RCC_OscConfig+0x33c>
 8007a56:	4b6a      	ldr	r3, [pc, #424]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a5a:	4a69      	ldr	r2, [pc, #420]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a5c:	f023 0301 	bic.w	r3, r3, #1
 8007a60:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a62:	4b67      	ldr	r3, [pc, #412]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a66:	4a66      	ldr	r2, [pc, #408]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a68:	f023 0304 	bic.w	r3, r3, #4
 8007a6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a6e:	e01c      	b.n	8007aaa <HAL_RCC_OscConfig+0x376>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	2b05      	cmp	r3, #5
 8007a76:	d10c      	bne.n	8007a92 <HAL_RCC_OscConfig+0x35e>
 8007a78:	4b61      	ldr	r3, [pc, #388]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a7c:	4a60      	ldr	r2, [pc, #384]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a7e:	f043 0304 	orr.w	r3, r3, #4
 8007a82:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a84:	4b5e      	ldr	r3, [pc, #376]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a88:	4a5d      	ldr	r2, [pc, #372]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a8a:	f043 0301 	orr.w	r3, r3, #1
 8007a8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a90:	e00b      	b.n	8007aaa <HAL_RCC_OscConfig+0x376>
 8007a92:	4b5b      	ldr	r3, [pc, #364]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a96:	4a5a      	ldr	r2, [pc, #360]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007a98:	f023 0301 	bic.w	r3, r3, #1
 8007a9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a9e:	4b58      	ldr	r3, [pc, #352]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007aa2:	4a57      	ldr	r2, [pc, #348]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007aa4:	f023 0304 	bic.w	r3, r3, #4
 8007aa8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d015      	beq.n	8007ade <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ab2:	f7fc fe21 	bl	80046f8 <HAL_GetTick>
 8007ab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ab8:	e00a      	b.n	8007ad0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007aba:	f7fc fe1d 	bl	80046f8 <HAL_GetTick>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d901      	bls.n	8007ad0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007acc:	2303      	movs	r3, #3
 8007ace:	e0ce      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ad0:	4b4b      	ldr	r3, [pc, #300]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ad4:	f003 0302 	and.w	r3, r3, #2
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d0ee      	beq.n	8007aba <HAL_RCC_OscConfig+0x386>
 8007adc:	e014      	b.n	8007b08 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ade:	f7fc fe0b 	bl	80046f8 <HAL_GetTick>
 8007ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ae4:	e00a      	b.n	8007afc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ae6:	f7fc fe07 	bl	80046f8 <HAL_GetTick>
 8007aea:	4602      	mov	r2, r0
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	1ad3      	subs	r3, r2, r3
 8007af0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d901      	bls.n	8007afc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007af8:	2303      	movs	r3, #3
 8007afa:	e0b8      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007afc:	4b40      	ldr	r3, [pc, #256]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b00:	f003 0302 	and.w	r3, r3, #2
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1ee      	bne.n	8007ae6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007b08:	7dfb      	ldrb	r3, [r7, #23]
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d105      	bne.n	8007b1a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b0e:	4b3c      	ldr	r3, [pc, #240]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b12:	4a3b      	ldr	r2, [pc, #236]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007b14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b18:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	f000 80a4 	beq.w	8007c6c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007b24:	4b36      	ldr	r3, [pc, #216]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f003 030c 	and.w	r3, r3, #12
 8007b2c:	2b08      	cmp	r3, #8
 8007b2e:	d06b      	beq.n	8007c08 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	699b      	ldr	r3, [r3, #24]
 8007b34:	2b02      	cmp	r3, #2
 8007b36:	d149      	bne.n	8007bcc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b38:	4b31      	ldr	r3, [pc, #196]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a30      	ldr	r2, [pc, #192]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007b3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b44:	f7fc fdd8 	bl	80046f8 <HAL_GetTick>
 8007b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b4a:	e008      	b.n	8007b5e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b4c:	f7fc fdd4 	bl	80046f8 <HAL_GetTick>
 8007b50:	4602      	mov	r2, r0
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	1ad3      	subs	r3, r2, r3
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	d901      	bls.n	8007b5e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	e087      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b5e:	4b28      	ldr	r3, [pc, #160]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1f0      	bne.n	8007b4c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	69da      	ldr	r2, [r3, #28]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6a1b      	ldr	r3, [r3, #32]
 8007b72:	431a      	orrs	r2, r3
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b78:	019b      	lsls	r3, r3, #6
 8007b7a:	431a      	orrs	r2, r3
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b80:	085b      	lsrs	r3, r3, #1
 8007b82:	3b01      	subs	r3, #1
 8007b84:	041b      	lsls	r3, r3, #16
 8007b86:	431a      	orrs	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b8c:	061b      	lsls	r3, r3, #24
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	4a1b      	ldr	r2, [pc, #108]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007b92:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007b96:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b98:	4b19      	ldr	r3, [pc, #100]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a18      	ldr	r2, [pc, #96]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007b9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007ba2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ba4:	f7fc fda8 	bl	80046f8 <HAL_GetTick>
 8007ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007baa:	e008      	b.n	8007bbe <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bac:	f7fc fda4 	bl	80046f8 <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d901      	bls.n	8007bbe <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e057      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bbe:	4b10      	ldr	r3, [pc, #64]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d0f0      	beq.n	8007bac <HAL_RCC_OscConfig+0x478>
 8007bca:	e04f      	b.n	8007c6c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007bd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bd8:	f7fc fd8e 	bl	80046f8 <HAL_GetTick>
 8007bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bde:	e008      	b.n	8007bf2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007be0:	f7fc fd8a 	bl	80046f8 <HAL_GetTick>
 8007be4:	4602      	mov	r2, r0
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	1ad3      	subs	r3, r2, r3
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d901      	bls.n	8007bf2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e03d      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bf2:	4b03      	ldr	r3, [pc, #12]	@ (8007c00 <HAL_RCC_OscConfig+0x4cc>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d1f0      	bne.n	8007be0 <HAL_RCC_OscConfig+0x4ac>
 8007bfe:	e035      	b.n	8007c6c <HAL_RCC_OscConfig+0x538>
 8007c00:	40023800 	.word	0x40023800
 8007c04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007c08:	4b1b      	ldr	r3, [pc, #108]	@ (8007c78 <HAL_RCC_OscConfig+0x544>)
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	699b      	ldr	r3, [r3, #24]
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d028      	beq.n	8007c68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d121      	bne.n	8007c68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c2e:	429a      	cmp	r2, r3
 8007c30:	d11a      	bne.n	8007c68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007c38:	4013      	ands	r3, r2
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007c3e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d111      	bne.n	8007c68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c4e:	085b      	lsrs	r3, r3, #1
 8007c50:	3b01      	subs	r3, #1
 8007c52:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d107      	bne.n	8007c68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c62:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d001      	beq.n	8007c6c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	e000      	b.n	8007c6e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007c6c:	2300      	movs	r3, #0
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3718      	adds	r7, #24
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	40023800 	.word	0x40023800

08007c7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007c86:	2300      	movs	r3, #0
 8007c88:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d101      	bne.n	8007c94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e0d0      	b.n	8007e36 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007c94:	4b6a      	ldr	r3, [pc, #424]	@ (8007e40 <HAL_RCC_ClockConfig+0x1c4>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 030f 	and.w	r3, r3, #15
 8007c9c:	683a      	ldr	r2, [r7, #0]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d910      	bls.n	8007cc4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ca2:	4b67      	ldr	r3, [pc, #412]	@ (8007e40 <HAL_RCC_ClockConfig+0x1c4>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f023 020f 	bic.w	r2, r3, #15
 8007caa:	4965      	ldr	r1, [pc, #404]	@ (8007e40 <HAL_RCC_ClockConfig+0x1c4>)
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cb2:	4b63      	ldr	r3, [pc, #396]	@ (8007e40 <HAL_RCC_ClockConfig+0x1c4>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f003 030f 	and.w	r3, r3, #15
 8007cba:	683a      	ldr	r2, [r7, #0]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d001      	beq.n	8007cc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e0b8      	b.n	8007e36 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f003 0302 	and.w	r3, r3, #2
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d020      	beq.n	8007d12 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f003 0304 	and.w	r3, r3, #4
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d005      	beq.n	8007ce8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007cdc:	4b59      	ldr	r3, [pc, #356]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	4a58      	ldr	r2, [pc, #352]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007ce2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007ce6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f003 0308 	and.w	r3, r3, #8
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d005      	beq.n	8007d00 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007cf4:	4b53      	ldr	r3, [pc, #332]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	4a52      	ldr	r2, [pc, #328]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007cfa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007cfe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d00:	4b50      	ldr	r3, [pc, #320]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	494d      	ldr	r1, [pc, #308]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f003 0301 	and.w	r3, r3, #1
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d040      	beq.n	8007da0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d107      	bne.n	8007d36 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d26:	4b47      	ldr	r3, [pc, #284]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d115      	bne.n	8007d5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e07f      	b.n	8007e36 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d107      	bne.n	8007d4e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d3e:	4b41      	ldr	r3, [pc, #260]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d109      	bne.n	8007d5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	e073      	b.n	8007e36 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d4e:	4b3d      	ldr	r3, [pc, #244]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0302 	and.w	r3, r3, #2
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d101      	bne.n	8007d5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e06b      	b.n	8007e36 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d5e:	4b39      	ldr	r3, [pc, #228]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	f023 0203 	bic.w	r2, r3, #3
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	4936      	ldr	r1, [pc, #216]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d70:	f7fc fcc2 	bl	80046f8 <HAL_GetTick>
 8007d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d76:	e00a      	b.n	8007d8e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d78:	f7fc fcbe 	bl	80046f8 <HAL_GetTick>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	1ad3      	subs	r3, r2, r3
 8007d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d901      	bls.n	8007d8e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007d8a:	2303      	movs	r3, #3
 8007d8c:	e053      	b.n	8007e36 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	f003 020c 	and.w	r2, r3, #12
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d1eb      	bne.n	8007d78 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007da0:	4b27      	ldr	r3, [pc, #156]	@ (8007e40 <HAL_RCC_ClockConfig+0x1c4>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f003 030f 	and.w	r3, r3, #15
 8007da8:	683a      	ldr	r2, [r7, #0]
 8007daa:	429a      	cmp	r2, r3
 8007dac:	d210      	bcs.n	8007dd0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dae:	4b24      	ldr	r3, [pc, #144]	@ (8007e40 <HAL_RCC_ClockConfig+0x1c4>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f023 020f 	bic.w	r2, r3, #15
 8007db6:	4922      	ldr	r1, [pc, #136]	@ (8007e40 <HAL_RCC_ClockConfig+0x1c4>)
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dbe:	4b20      	ldr	r3, [pc, #128]	@ (8007e40 <HAL_RCC_ClockConfig+0x1c4>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f003 030f 	and.w	r3, r3, #15
 8007dc6:	683a      	ldr	r2, [r7, #0]
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d001      	beq.n	8007dd0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	e032      	b.n	8007e36 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f003 0304 	and.w	r3, r3, #4
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d008      	beq.n	8007dee <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ddc:	4b19      	ldr	r3, [pc, #100]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	68db      	ldr	r3, [r3, #12]
 8007de8:	4916      	ldr	r1, [pc, #88]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007dea:	4313      	orrs	r3, r2
 8007dec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f003 0308 	and.w	r3, r3, #8
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d009      	beq.n	8007e0e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007dfa:	4b12      	ldr	r3, [pc, #72]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	691b      	ldr	r3, [r3, #16]
 8007e06:	00db      	lsls	r3, r3, #3
 8007e08:	490e      	ldr	r1, [pc, #56]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007e0e:	f000 f821 	bl	8007e54 <HAL_RCC_GetSysClockFreq>
 8007e12:	4602      	mov	r2, r0
 8007e14:	4b0b      	ldr	r3, [pc, #44]	@ (8007e44 <HAL_RCC_ClockConfig+0x1c8>)
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	091b      	lsrs	r3, r3, #4
 8007e1a:	f003 030f 	and.w	r3, r3, #15
 8007e1e:	490a      	ldr	r1, [pc, #40]	@ (8007e48 <HAL_RCC_ClockConfig+0x1cc>)
 8007e20:	5ccb      	ldrb	r3, [r1, r3]
 8007e22:	fa22 f303 	lsr.w	r3, r2, r3
 8007e26:	4a09      	ldr	r2, [pc, #36]	@ (8007e4c <HAL_RCC_ClockConfig+0x1d0>)
 8007e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007e2a:	4b09      	ldr	r3, [pc, #36]	@ (8007e50 <HAL_RCC_ClockConfig+0x1d4>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f7fb febe 	bl	8003bb0 <HAL_InitTick>

  return HAL_OK;
 8007e34:	2300      	movs	r3, #0
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3710      	adds	r7, #16
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}
 8007e3e:	bf00      	nop
 8007e40:	40023c00 	.word	0x40023c00
 8007e44:	40023800 	.word	0x40023800
 8007e48:	0801b2e8 	.word	0x0801b2e8
 8007e4c:	2000004c 	.word	0x2000004c
 8007e50:	20000050 	.word	0x20000050

08007e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e58:	b090      	sub	sp, #64	@ 0x40
 8007e5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e60:	2300      	movs	r3, #0
 8007e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e64:	2300      	movs	r3, #0
 8007e66:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e6c:	4b59      	ldr	r3, [pc, #356]	@ (8007fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	f003 030c 	and.w	r3, r3, #12
 8007e74:	2b08      	cmp	r3, #8
 8007e76:	d00d      	beq.n	8007e94 <HAL_RCC_GetSysClockFreq+0x40>
 8007e78:	2b08      	cmp	r3, #8
 8007e7a:	f200 80a1 	bhi.w	8007fc0 <HAL_RCC_GetSysClockFreq+0x16c>
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d002      	beq.n	8007e88 <HAL_RCC_GetSysClockFreq+0x34>
 8007e82:	2b04      	cmp	r3, #4
 8007e84:	d003      	beq.n	8007e8e <HAL_RCC_GetSysClockFreq+0x3a>
 8007e86:	e09b      	b.n	8007fc0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e88:	4b53      	ldr	r3, [pc, #332]	@ (8007fd8 <HAL_RCC_GetSysClockFreq+0x184>)
 8007e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007e8c:	e09b      	b.n	8007fc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e8e:	4b53      	ldr	r3, [pc, #332]	@ (8007fdc <HAL_RCC_GetSysClockFreq+0x188>)
 8007e90:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007e92:	e098      	b.n	8007fc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007e94:	4b4f      	ldr	r3, [pc, #316]	@ (8007fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007e9e:	4b4d      	ldr	r3, [pc, #308]	@ (8007fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d028      	beq.n	8007efc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007eaa:	4b4a      	ldr	r3, [pc, #296]	@ (8007fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	099b      	lsrs	r3, r3, #6
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	623b      	str	r3, [r7, #32]
 8007eb4:	627a      	str	r2, [r7, #36]	@ 0x24
 8007eb6:	6a3b      	ldr	r3, [r7, #32]
 8007eb8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	4b47      	ldr	r3, [pc, #284]	@ (8007fdc <HAL_RCC_GetSysClockFreq+0x188>)
 8007ec0:	fb03 f201 	mul.w	r2, r3, r1
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	fb00 f303 	mul.w	r3, r0, r3
 8007eca:	4413      	add	r3, r2
 8007ecc:	4a43      	ldr	r2, [pc, #268]	@ (8007fdc <HAL_RCC_GetSysClockFreq+0x188>)
 8007ece:	fba0 1202 	umull	r1, r2, r0, r2
 8007ed2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ed4:	460a      	mov	r2, r1
 8007ed6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007ed8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007eda:	4413      	add	r3, r2
 8007edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	61bb      	str	r3, [r7, #24]
 8007ee4:	61fa      	str	r2, [r7, #28]
 8007ee6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007eea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007eee:	f7f8 f9df 	bl	80002b0 <__aeabi_uldivmod>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007efa:	e053      	b.n	8007fa4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007efc:	4b35      	ldr	r3, [pc, #212]	@ (8007fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	099b      	lsrs	r3, r3, #6
 8007f02:	2200      	movs	r2, #0
 8007f04:	613b      	str	r3, [r7, #16]
 8007f06:	617a      	str	r2, [r7, #20]
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007f0e:	f04f 0b00 	mov.w	fp, #0
 8007f12:	4652      	mov	r2, sl
 8007f14:	465b      	mov	r3, fp
 8007f16:	f04f 0000 	mov.w	r0, #0
 8007f1a:	f04f 0100 	mov.w	r1, #0
 8007f1e:	0159      	lsls	r1, r3, #5
 8007f20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f24:	0150      	lsls	r0, r2, #5
 8007f26:	4602      	mov	r2, r0
 8007f28:	460b      	mov	r3, r1
 8007f2a:	ebb2 080a 	subs.w	r8, r2, sl
 8007f2e:	eb63 090b 	sbc.w	r9, r3, fp
 8007f32:	f04f 0200 	mov.w	r2, #0
 8007f36:	f04f 0300 	mov.w	r3, #0
 8007f3a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007f3e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007f42:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007f46:	ebb2 0408 	subs.w	r4, r2, r8
 8007f4a:	eb63 0509 	sbc.w	r5, r3, r9
 8007f4e:	f04f 0200 	mov.w	r2, #0
 8007f52:	f04f 0300 	mov.w	r3, #0
 8007f56:	00eb      	lsls	r3, r5, #3
 8007f58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f5c:	00e2      	lsls	r2, r4, #3
 8007f5e:	4614      	mov	r4, r2
 8007f60:	461d      	mov	r5, r3
 8007f62:	eb14 030a 	adds.w	r3, r4, sl
 8007f66:	603b      	str	r3, [r7, #0]
 8007f68:	eb45 030b 	adc.w	r3, r5, fp
 8007f6c:	607b      	str	r3, [r7, #4]
 8007f6e:	f04f 0200 	mov.w	r2, #0
 8007f72:	f04f 0300 	mov.w	r3, #0
 8007f76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007f7a:	4629      	mov	r1, r5
 8007f7c:	028b      	lsls	r3, r1, #10
 8007f7e:	4621      	mov	r1, r4
 8007f80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f84:	4621      	mov	r1, r4
 8007f86:	028a      	lsls	r2, r1, #10
 8007f88:	4610      	mov	r0, r2
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f8e:	2200      	movs	r2, #0
 8007f90:	60bb      	str	r3, [r7, #8]
 8007f92:	60fa      	str	r2, [r7, #12]
 8007f94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f98:	f7f8 f98a 	bl	80002b0 <__aeabi_uldivmod>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	4613      	mov	r3, r2
 8007fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8007fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	0c1b      	lsrs	r3, r3, #16
 8007faa:	f003 0303 	and.w	r3, r3, #3
 8007fae:	3301      	adds	r3, #1
 8007fb0:	005b      	lsls	r3, r3, #1
 8007fb2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007fb4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fbc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007fbe:	e002      	b.n	8007fc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007fc0:	4b05      	ldr	r3, [pc, #20]	@ (8007fd8 <HAL_RCC_GetSysClockFreq+0x184>)
 8007fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007fc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3740      	adds	r7, #64	@ 0x40
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007fd2:	bf00      	nop
 8007fd4:	40023800 	.word	0x40023800
 8007fd8:	00f42400 	.word	0x00f42400
 8007fdc:	017d7840 	.word	0x017d7840

08007fe0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fe4:	4b03      	ldr	r3, [pc, #12]	@ (8007ff4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	2000004c 	.word	0x2000004c

08007ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ffc:	f7ff fff0 	bl	8007fe0 <HAL_RCC_GetHCLKFreq>
 8008000:	4602      	mov	r2, r0
 8008002:	4b05      	ldr	r3, [pc, #20]	@ (8008018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	0a9b      	lsrs	r3, r3, #10
 8008008:	f003 0307 	and.w	r3, r3, #7
 800800c:	4903      	ldr	r1, [pc, #12]	@ (800801c <HAL_RCC_GetPCLK1Freq+0x24>)
 800800e:	5ccb      	ldrb	r3, [r1, r3]
 8008010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008014:	4618      	mov	r0, r3
 8008016:	bd80      	pop	{r7, pc}
 8008018:	40023800 	.word	0x40023800
 800801c:	0801b2f8 	.word	0x0801b2f8

08008020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008024:	f7ff ffdc 	bl	8007fe0 <HAL_RCC_GetHCLKFreq>
 8008028:	4602      	mov	r2, r0
 800802a:	4b05      	ldr	r3, [pc, #20]	@ (8008040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	0b5b      	lsrs	r3, r3, #13
 8008030:	f003 0307 	and.w	r3, r3, #7
 8008034:	4903      	ldr	r1, [pc, #12]	@ (8008044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008036:	5ccb      	ldrb	r3, [r1, r3]
 8008038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800803c:	4618      	mov	r0, r3
 800803e:	bd80      	pop	{r7, pc}
 8008040:	40023800 	.word	0x40023800
 8008044:	0801b2f8 	.word	0x0801b2f8

08008048 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	220f      	movs	r2, #15
 8008056:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008058:	4b12      	ldr	r3, [pc, #72]	@ (80080a4 <HAL_RCC_GetClockConfig+0x5c>)
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	f003 0203 	and.w	r2, r3, #3
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008064:	4b0f      	ldr	r3, [pc, #60]	@ (80080a4 <HAL_RCC_GetClockConfig+0x5c>)
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008070:	4b0c      	ldr	r3, [pc, #48]	@ (80080a4 <HAL_RCC_GetClockConfig+0x5c>)
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800807c:	4b09      	ldr	r3, [pc, #36]	@ (80080a4 <HAL_RCC_GetClockConfig+0x5c>)
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	08db      	lsrs	r3, r3, #3
 8008082:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800808a:	4b07      	ldr	r3, [pc, #28]	@ (80080a8 <HAL_RCC_GetClockConfig+0x60>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f003 020f 	and.w	r2, r3, #15
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	601a      	str	r2, [r3, #0]
}
 8008096:	bf00      	nop
 8008098:	370c      	adds	r7, #12
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	40023800 	.word	0x40023800
 80080a8:	40023c00 	.word	0x40023c00

080080ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b088      	sub	sp, #32
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80080b4:	2300      	movs	r3, #0
 80080b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80080b8:	2300      	movs	r3, #0
 80080ba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80080bc:	2300      	movs	r3, #0
 80080be:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80080c0:	2300      	movs	r3, #0
 80080c2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80080c4:	2300      	movs	r3, #0
 80080c6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f003 0301 	and.w	r3, r3, #1
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d012      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80080d4:	4b69      	ldr	r3, [pc, #420]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	4a68      	ldr	r2, [pc, #416]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080da:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80080de:	6093      	str	r3, [r2, #8]
 80080e0:	4b66      	ldr	r3, [pc, #408]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080e2:	689a      	ldr	r2, [r3, #8]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080e8:	4964      	ldr	r1, [pc, #400]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080ea:	4313      	orrs	r3, r2
 80080ec:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80080f6:	2301      	movs	r3, #1
 80080f8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008102:	2b00      	cmp	r3, #0
 8008104:	d017      	beq.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008106:	4b5d      	ldr	r3, [pc, #372]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008108:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800810c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008114:	4959      	ldr	r1, [pc, #356]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008116:	4313      	orrs	r3, r2
 8008118:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008120:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008124:	d101      	bne.n	800812a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008126:	2301      	movs	r3, #1
 8008128:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800812e:	2b00      	cmp	r3, #0
 8008130:	d101      	bne.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008132:	2301      	movs	r3, #1
 8008134:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800813e:	2b00      	cmp	r3, #0
 8008140:	d017      	beq.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008142:	4b4e      	ldr	r3, [pc, #312]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008144:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008148:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008150:	494a      	ldr	r1, [pc, #296]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008152:	4313      	orrs	r3, r2
 8008154:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800815c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008160:	d101      	bne.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008162:	2301      	movs	r3, #1
 8008164:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800816a:	2b00      	cmp	r3, #0
 800816c:	d101      	bne.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800816e:	2301      	movs	r3, #1
 8008170:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800817e:	2301      	movs	r3, #1
 8008180:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f003 0320 	and.w	r3, r3, #32
 800818a:	2b00      	cmp	r3, #0
 800818c:	f000 808b 	beq.w	80082a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008190:	4b3a      	ldr	r3, [pc, #232]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008194:	4a39      	ldr	r2, [pc, #228]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800819a:	6413      	str	r3, [r2, #64]	@ 0x40
 800819c:	4b37      	ldr	r3, [pc, #220]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800819e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081a4:	60bb      	str	r3, [r7, #8]
 80081a6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80081a8:	4b35      	ldr	r3, [pc, #212]	@ (8008280 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a34      	ldr	r2, [pc, #208]	@ (8008280 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80081ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081b4:	f7fc faa0 	bl	80046f8 <HAL_GetTick>
 80081b8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80081ba:	e008      	b.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081bc:	f7fc fa9c 	bl	80046f8 <HAL_GetTick>
 80081c0:	4602      	mov	r2, r0
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	2b64      	cmp	r3, #100	@ 0x64
 80081c8:	d901      	bls.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80081ca:	2303      	movs	r3, #3
 80081cc:	e357      	b.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80081ce:	4b2c      	ldr	r3, [pc, #176]	@ (8008280 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d0f0      	beq.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80081da:	4b28      	ldr	r3, [pc, #160]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081e2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d035      	beq.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081f2:	693a      	ldr	r2, [r7, #16]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d02e      	beq.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80081f8:	4b20      	ldr	r3, [pc, #128]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008200:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008202:	4b1e      	ldr	r3, [pc, #120]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008206:	4a1d      	ldr	r2, [pc, #116]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800820c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800820e:	4b1b      	ldr	r3, [pc, #108]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008212:	4a1a      	ldr	r2, [pc, #104]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008214:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008218:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800821a:	4a18      	ldr	r2, [pc, #96]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008220:	4b16      	ldr	r3, [pc, #88]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008224:	f003 0301 	and.w	r3, r3, #1
 8008228:	2b01      	cmp	r3, #1
 800822a:	d114      	bne.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800822c:	f7fc fa64 	bl	80046f8 <HAL_GetTick>
 8008230:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008232:	e00a      	b.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008234:	f7fc fa60 	bl	80046f8 <HAL_GetTick>
 8008238:	4602      	mov	r2, r0
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008242:	4293      	cmp	r3, r2
 8008244:	d901      	bls.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008246:	2303      	movs	r3, #3
 8008248:	e319      	b.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800824a:	4b0c      	ldr	r3, [pc, #48]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800824c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800824e:	f003 0302 	and.w	r3, r3, #2
 8008252:	2b00      	cmp	r3, #0
 8008254:	d0ee      	beq.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800825a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800825e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008262:	d111      	bne.n	8008288 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008264:	4b05      	ldr	r3, [pc, #20]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008270:	4b04      	ldr	r3, [pc, #16]	@ (8008284 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008272:	400b      	ands	r3, r1
 8008274:	4901      	ldr	r1, [pc, #4]	@ (800827c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008276:	4313      	orrs	r3, r2
 8008278:	608b      	str	r3, [r1, #8]
 800827a:	e00b      	b.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800827c:	40023800 	.word	0x40023800
 8008280:	40007000 	.word	0x40007000
 8008284:	0ffffcff 	.word	0x0ffffcff
 8008288:	4baa      	ldr	r3, [pc, #680]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	4aa9      	ldr	r2, [pc, #676]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800828e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008292:	6093      	str	r3, [r2, #8]
 8008294:	4ba7      	ldr	r3, [pc, #668]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008296:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800829c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082a0:	49a4      	ldr	r1, [pc, #656]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082a2:	4313      	orrs	r3, r2
 80082a4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 0310 	and.w	r3, r3, #16
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d010      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80082b2:	4ba0      	ldr	r3, [pc, #640]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082b8:	4a9e      	ldr	r2, [pc, #632]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80082be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80082c2:	4b9c      	ldr	r3, [pc, #624]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082cc:	4999      	ldr	r1, [pc, #612]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082ce:	4313      	orrs	r3, r2
 80082d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d00a      	beq.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80082e0:	4b94      	ldr	r3, [pc, #592]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082e6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082ee:	4991      	ldr	r1, [pc, #580]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082f0:	4313      	orrs	r3, r2
 80082f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d00a      	beq.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008302:	4b8c      	ldr	r3, [pc, #560]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008308:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008310:	4988      	ldr	r1, [pc, #544]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008312:	4313      	orrs	r3, r2
 8008314:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00a      	beq.n	800833a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008324:	4b83      	ldr	r3, [pc, #524]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800832a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008332:	4980      	ldr	r1, [pc, #512]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008334:	4313      	orrs	r3, r2
 8008336:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008342:	2b00      	cmp	r3, #0
 8008344:	d00a      	beq.n	800835c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008346:	4b7b      	ldr	r3, [pc, #492]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800834c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008354:	4977      	ldr	r1, [pc, #476]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008356:	4313      	orrs	r3, r2
 8008358:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00a      	beq.n	800837e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008368:	4b72      	ldr	r3, [pc, #456]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800836a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800836e:	f023 0203 	bic.w	r2, r3, #3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008376:	496f      	ldr	r1, [pc, #444]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008378:	4313      	orrs	r3, r2
 800837a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00a      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800838a:	4b6a      	ldr	r3, [pc, #424]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800838c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008390:	f023 020c 	bic.w	r2, r3, #12
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008398:	4966      	ldr	r1, [pc, #408]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800839a:	4313      	orrs	r3, r2
 800839c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d00a      	beq.n	80083c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80083ac:	4b61      	ldr	r3, [pc, #388]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80083ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083b2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083ba:	495e      	ldr	r1, [pc, #376]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80083bc:	4313      	orrs	r3, r2
 80083be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d00a      	beq.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80083ce:	4b59      	ldr	r3, [pc, #356]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80083d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083d4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083dc:	4955      	ldr	r1, [pc, #340]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80083de:	4313      	orrs	r3, r2
 80083e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d00a      	beq.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80083f0:	4b50      	ldr	r3, [pc, #320]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80083f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083fe:	494d      	ldr	r1, [pc, #308]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008400:	4313      	orrs	r3, r2
 8008402:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00a      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008412:	4b48      	ldr	r3, [pc, #288]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008418:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008420:	4944      	ldr	r1, [pc, #272]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008422:	4313      	orrs	r3, r2
 8008424:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00a      	beq.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008434:	4b3f      	ldr	r3, [pc, #252]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800843a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008442:	493c      	ldr	r1, [pc, #240]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008444:	4313      	orrs	r3, r2
 8008446:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00a      	beq.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008456:	4b37      	ldr	r3, [pc, #220]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800845c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008464:	4933      	ldr	r1, [pc, #204]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008466:	4313      	orrs	r3, r2
 8008468:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00a      	beq.n	800848e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008478:	4b2e      	ldr	r3, [pc, #184]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800847a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800847e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008486:	492b      	ldr	r1, [pc, #172]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008488:	4313      	orrs	r3, r2
 800848a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008496:	2b00      	cmp	r3, #0
 8008498:	d011      	beq.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800849a:	4b26      	ldr	r3, [pc, #152]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800849c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084a0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80084a8:	4922      	ldr	r1, [pc, #136]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80084aa:	4313      	orrs	r3, r2
 80084ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80084b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084b8:	d101      	bne.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80084ba:	2301      	movs	r3, #1
 80084bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 0308 	and.w	r3, r3, #8
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d001      	beq.n	80084ce <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80084ca:	2301      	movs	r3, #1
 80084cc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00a      	beq.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80084da:	4b16      	ldr	r3, [pc, #88]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80084dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084e0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084e8:	4912      	ldr	r1, [pc, #72]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80084ea:	4313      	orrs	r3, r2
 80084ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d00b      	beq.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80084fc:	4b0d      	ldr	r3, [pc, #52]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80084fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008502:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800850c:	4909      	ldr	r1, [pc, #36]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800850e:	4313      	orrs	r3, r2
 8008510:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	2b01      	cmp	r3, #1
 8008518:	d006      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 80d9 	beq.w	80086da <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008528:	4b02      	ldr	r3, [pc, #8]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a01      	ldr	r2, [pc, #4]	@ (8008534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800852e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008532:	e001      	b.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008534:	40023800 	.word	0x40023800
 8008538:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800853a:	f7fc f8dd 	bl	80046f8 <HAL_GetTick>
 800853e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008540:	e008      	b.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008542:	f7fc f8d9 	bl	80046f8 <HAL_GetTick>
 8008546:	4602      	mov	r2, r0
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	2b64      	cmp	r3, #100	@ 0x64
 800854e:	d901      	bls.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008550:	2303      	movs	r3, #3
 8008552:	e194      	b.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008554:	4b6c      	ldr	r3, [pc, #432]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d1f0      	bne.n	8008542 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f003 0301 	and.w	r3, r3, #1
 8008568:	2b00      	cmp	r3, #0
 800856a:	d021      	beq.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008570:	2b00      	cmp	r3, #0
 8008572:	d11d      	bne.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008574:	4b64      	ldr	r3, [pc, #400]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800857a:	0c1b      	lsrs	r3, r3, #16
 800857c:	f003 0303 	and.w	r3, r3, #3
 8008580:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008582:	4b61      	ldr	r3, [pc, #388]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008584:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008588:	0e1b      	lsrs	r3, r3, #24
 800858a:	f003 030f 	and.w	r3, r3, #15
 800858e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	019a      	lsls	r2, r3, #6
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	041b      	lsls	r3, r3, #16
 800859a:	431a      	orrs	r2, r3
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	061b      	lsls	r3, r3, #24
 80085a0:	431a      	orrs	r2, r3
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	071b      	lsls	r3, r3, #28
 80085a8:	4957      	ldr	r1, [pc, #348]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80085aa:	4313      	orrs	r3, r2
 80085ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d004      	beq.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085c4:	d00a      	beq.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d02e      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085da:	d129      	bne.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80085dc:	4b4a      	ldr	r3, [pc, #296]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80085de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085e2:	0c1b      	lsrs	r3, r3, #16
 80085e4:	f003 0303 	and.w	r3, r3, #3
 80085e8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80085ea:	4b47      	ldr	r3, [pc, #284]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80085ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085f0:	0f1b      	lsrs	r3, r3, #28
 80085f2:	f003 0307 	and.w	r3, r3, #7
 80085f6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	019a      	lsls	r2, r3, #6
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	041b      	lsls	r3, r3, #16
 8008602:	431a      	orrs	r2, r3
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	061b      	lsls	r3, r3, #24
 800860a:	431a      	orrs	r2, r3
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	071b      	lsls	r3, r3, #28
 8008610:	493d      	ldr	r1, [pc, #244]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008612:	4313      	orrs	r3, r2
 8008614:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008618:	4b3b      	ldr	r3, [pc, #236]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800861a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800861e:	f023 021f 	bic.w	r2, r3, #31
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008626:	3b01      	subs	r3, #1
 8008628:	4937      	ldr	r1, [pc, #220]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800862a:	4313      	orrs	r3, r2
 800862c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008638:	2b00      	cmp	r3, #0
 800863a:	d01d      	beq.n	8008678 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800863c:	4b32      	ldr	r3, [pc, #200]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800863e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008642:	0e1b      	lsrs	r3, r3, #24
 8008644:	f003 030f 	and.w	r3, r3, #15
 8008648:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800864a:	4b2f      	ldr	r3, [pc, #188]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800864c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008650:	0f1b      	lsrs	r3, r3, #28
 8008652:	f003 0307 	and.w	r3, r3, #7
 8008656:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	019a      	lsls	r2, r3, #6
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	691b      	ldr	r3, [r3, #16]
 8008662:	041b      	lsls	r3, r3, #16
 8008664:	431a      	orrs	r2, r3
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	061b      	lsls	r3, r3, #24
 800866a:	431a      	orrs	r2, r3
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	071b      	lsls	r3, r3, #28
 8008670:	4925      	ldr	r1, [pc, #148]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008672:	4313      	orrs	r3, r2
 8008674:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008680:	2b00      	cmp	r3, #0
 8008682:	d011      	beq.n	80086a8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	019a      	lsls	r2, r3, #6
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	041b      	lsls	r3, r3, #16
 8008690:	431a      	orrs	r2, r3
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	68db      	ldr	r3, [r3, #12]
 8008696:	061b      	lsls	r3, r3, #24
 8008698:	431a      	orrs	r2, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	071b      	lsls	r3, r3, #28
 80086a0:	4919      	ldr	r1, [pc, #100]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086a2:	4313      	orrs	r3, r2
 80086a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80086a8:	4b17      	ldr	r3, [pc, #92]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a16      	ldr	r2, [pc, #88]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80086b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086b4:	f7fc f820 	bl	80046f8 <HAL_GetTick>
 80086b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80086ba:	e008      	b.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80086bc:	f7fc f81c 	bl	80046f8 <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	2b64      	cmp	r3, #100	@ 0x64
 80086c8:	d901      	bls.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80086ca:	2303      	movs	r3, #3
 80086cc:	e0d7      	b.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80086ce:	4b0e      	ldr	r3, [pc, #56]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d0f0      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80086da:	69bb      	ldr	r3, [r7, #24]
 80086dc:	2b01      	cmp	r3, #1
 80086de:	f040 80cd 	bne.w	800887c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80086e2:	4b09      	ldr	r3, [pc, #36]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a08      	ldr	r2, [pc, #32]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80086ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086ee:	f7fc f803 	bl	80046f8 <HAL_GetTick>
 80086f2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80086f4:	e00a      	b.n	800870c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80086f6:	f7fb ffff 	bl	80046f8 <HAL_GetTick>
 80086fa:	4602      	mov	r2, r0
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	1ad3      	subs	r3, r2, r3
 8008700:	2b64      	cmp	r3, #100	@ 0x64
 8008702:	d903      	bls.n	800870c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008704:	2303      	movs	r3, #3
 8008706:	e0ba      	b.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008708:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800870c:	4b5e      	ldr	r3, [pc, #376]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008714:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008718:	d0ed      	beq.n	80086f6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008722:	2b00      	cmp	r3, #0
 8008724:	d003      	beq.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800872a:	2b00      	cmp	r3, #0
 800872c:	d009      	beq.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008736:	2b00      	cmp	r3, #0
 8008738:	d02e      	beq.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800873e:	2b00      	cmp	r3, #0
 8008740:	d12a      	bne.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008742:	4b51      	ldr	r3, [pc, #324]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008748:	0c1b      	lsrs	r3, r3, #16
 800874a:	f003 0303 	and.w	r3, r3, #3
 800874e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008750:	4b4d      	ldr	r3, [pc, #308]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008756:	0f1b      	lsrs	r3, r3, #28
 8008758:	f003 0307 	and.w	r3, r3, #7
 800875c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	695b      	ldr	r3, [r3, #20]
 8008762:	019a      	lsls	r2, r3, #6
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	041b      	lsls	r3, r3, #16
 8008768:	431a      	orrs	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	699b      	ldr	r3, [r3, #24]
 800876e:	061b      	lsls	r3, r3, #24
 8008770:	431a      	orrs	r2, r3
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	071b      	lsls	r3, r3, #28
 8008776:	4944      	ldr	r1, [pc, #272]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008778:	4313      	orrs	r3, r2
 800877a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800877e:	4b42      	ldr	r3, [pc, #264]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008780:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008784:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800878c:	3b01      	subs	r3, #1
 800878e:	021b      	lsls	r3, r3, #8
 8008790:	493d      	ldr	r1, [pc, #244]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008792:	4313      	orrs	r3, r2
 8008794:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d022      	beq.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80087a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087ac:	d11d      	bne.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80087ae:	4b36      	ldr	r3, [pc, #216]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80087b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087b4:	0e1b      	lsrs	r3, r3, #24
 80087b6:	f003 030f 	and.w	r3, r3, #15
 80087ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80087bc:	4b32      	ldr	r3, [pc, #200]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80087be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087c2:	0f1b      	lsrs	r3, r3, #28
 80087c4:	f003 0307 	and.w	r3, r3, #7
 80087c8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	695b      	ldr	r3, [r3, #20]
 80087ce:	019a      	lsls	r2, r3, #6
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6a1b      	ldr	r3, [r3, #32]
 80087d4:	041b      	lsls	r3, r3, #16
 80087d6:	431a      	orrs	r2, r3
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	061b      	lsls	r3, r3, #24
 80087dc:	431a      	orrs	r2, r3
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	071b      	lsls	r3, r3, #28
 80087e2:	4929      	ldr	r1, [pc, #164]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80087e4:	4313      	orrs	r3, r2
 80087e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f003 0308 	and.w	r3, r3, #8
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d028      	beq.n	8008848 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80087f6:	4b24      	ldr	r3, [pc, #144]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80087f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087fc:	0e1b      	lsrs	r3, r3, #24
 80087fe:	f003 030f 	and.w	r3, r3, #15
 8008802:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008804:	4b20      	ldr	r3, [pc, #128]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800880a:	0c1b      	lsrs	r3, r3, #16
 800880c:	f003 0303 	and.w	r3, r3, #3
 8008810:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	695b      	ldr	r3, [r3, #20]
 8008816:	019a      	lsls	r2, r3, #6
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	041b      	lsls	r3, r3, #16
 800881c:	431a      	orrs	r2, r3
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	061b      	lsls	r3, r3, #24
 8008822:	431a      	orrs	r2, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	071b      	lsls	r3, r3, #28
 800882a:	4917      	ldr	r1, [pc, #92]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800882c:	4313      	orrs	r3, r2
 800882e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008832:	4b15      	ldr	r3, [pc, #84]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008834:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008838:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008840:	4911      	ldr	r1, [pc, #68]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008842:	4313      	orrs	r3, r2
 8008844:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008848:	4b0f      	ldr	r3, [pc, #60]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a0e      	ldr	r2, [pc, #56]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800884e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008852:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008854:	f7fb ff50 	bl	80046f8 <HAL_GetTick>
 8008858:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800885a:	e008      	b.n	800886e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800885c:	f7fb ff4c 	bl	80046f8 <HAL_GetTick>
 8008860:	4602      	mov	r2, r0
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	2b64      	cmp	r3, #100	@ 0x64
 8008868:	d901      	bls.n	800886e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800886a:	2303      	movs	r3, #3
 800886c:	e007      	b.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800886e:	4b06      	ldr	r3, [pc, #24]	@ (8008888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008876:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800887a:	d1ef      	bne.n	800885c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800887c:	2300      	movs	r3, #0
}
 800887e:	4618      	mov	r0, r3
 8008880:	3720      	adds	r7, #32
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop
 8008888:	40023800 	.word	0x40023800

0800888c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b084      	sub	sp, #16
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d101      	bne.n	80088a2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	e071      	b.n	8008986 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	7f5b      	ldrb	r3, [r3, #29]
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d105      	bne.n	80088b8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f7f9 fe36 	bl	8002524 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2202      	movs	r2, #2
 80088bc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	f003 0310 	and.w	r3, r3, #16
 80088c8:	2b10      	cmp	r3, #16
 80088ca:	d053      	beq.n	8008974 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	22ca      	movs	r2, #202	@ 0xca
 80088d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2253      	movs	r2, #83	@ 0x53
 80088da:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 fac9 	bl	8008e74 <RTC_EnterInitMode>
 80088e2:	4603      	mov	r3, r0
 80088e4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80088e6:	7bfb      	ldrb	r3, [r7, #15]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d12a      	bne.n	8008942 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	6899      	ldr	r1, [r3, #8]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	4b26      	ldr	r3, [pc, #152]	@ (8008990 <HAL_RTC_Init+0x104>)
 80088f8:	400b      	ands	r3, r1
 80088fa:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	6899      	ldr	r1, [r3, #8]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	685a      	ldr	r2, [r3, #4]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	691b      	ldr	r3, [r3, #16]
 800890a:	431a      	orrs	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	695b      	ldr	r3, [r3, #20]
 8008910:	431a      	orrs	r2, r3
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	430a      	orrs	r2, r1
 8008918:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	68d2      	ldr	r2, [r2, #12]
 8008922:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	6919      	ldr	r1, [r3, #16]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	041a      	lsls	r2, r3, #16
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	430a      	orrs	r2, r1
 8008936:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	f000 fad2 	bl	8008ee2 <RTC_ExitInitMode>
 800893e:	4603      	mov	r3, r0
 8008940:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008942:	7bfb      	ldrb	r3, [r7, #15]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d110      	bne.n	800896a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f022 0208 	bic.w	r2, r2, #8
 8008956:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	699a      	ldr	r2, [r3, #24]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	430a      	orrs	r2, r1
 8008968:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	22ff      	movs	r2, #255	@ 0xff
 8008970:	625a      	str	r2, [r3, #36]	@ 0x24
 8008972:	e001      	b.n	8008978 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008974:	2300      	movs	r3, #0
 8008976:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008978:	7bfb      	ldrb	r3, [r7, #15]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d102      	bne.n	8008984 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2201      	movs	r2, #1
 8008982:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8008984:	7bfb      	ldrb	r3, [r7, #15]
}
 8008986:	4618      	mov	r0, r3
 8008988:	3710      	adds	r7, #16
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
 800898e:	bf00      	nop
 8008990:	ff8fffbf 	.word	0xff8fffbf

08008994 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008994:	b590      	push	{r4, r7, lr}
 8008996:	b087      	sub	sp, #28
 8008998:	af00      	add	r7, sp, #0
 800899a:	60f8      	str	r0, [r7, #12]
 800899c:	60b9      	str	r1, [r7, #8]
 800899e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80089a0:	2300      	movs	r3, #0
 80089a2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	7f1b      	ldrb	r3, [r3, #28]
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	d101      	bne.n	80089b0 <HAL_RTC_SetTime+0x1c>
 80089ac:	2302      	movs	r3, #2
 80089ae:	e085      	b.n	8008abc <HAL_RTC_SetTime+0x128>
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2201      	movs	r2, #1
 80089b4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2202      	movs	r2, #2
 80089ba:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d126      	bne.n	8008a10 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d102      	bne.n	80089d6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	2200      	movs	r2, #0
 80089d4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	781b      	ldrb	r3, [r3, #0]
 80089da:	4618      	mov	r0, r3
 80089dc:	f000 faa6 	bl	8008f2c <RTC_ByteToBcd2>
 80089e0:	4603      	mov	r3, r0
 80089e2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	785b      	ldrb	r3, [r3, #1]
 80089e8:	4618      	mov	r0, r3
 80089ea:	f000 fa9f 	bl	8008f2c <RTC_ByteToBcd2>
 80089ee:	4603      	mov	r3, r0
 80089f0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80089f2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	789b      	ldrb	r3, [r3, #2]
 80089f8:	4618      	mov	r0, r3
 80089fa:	f000 fa97 	bl	8008f2c <RTC_ByteToBcd2>
 80089fe:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008a00:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	78db      	ldrb	r3, [r3, #3]
 8008a08:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	617b      	str	r3, [r7, #20]
 8008a0e:	e018      	b.n	8008a42 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	689b      	ldr	r3, [r3, #8]
 8008a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d102      	bne.n	8008a24 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	2200      	movs	r2, #0
 8008a22:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	785b      	ldrb	r3, [r3, #1]
 8008a2e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008a30:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8008a32:	68ba      	ldr	r2, [r7, #8]
 8008a34:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008a36:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	78db      	ldrb	r3, [r3, #3]
 8008a3c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	22ca      	movs	r2, #202	@ 0xca
 8008a48:	625a      	str	r2, [r3, #36]	@ 0x24
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	2253      	movs	r2, #83	@ 0x53
 8008a50:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008a52:	68f8      	ldr	r0, [r7, #12]
 8008a54:	f000 fa0e 	bl	8008e74 <RTC_EnterInitMode>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008a5c:	7cfb      	ldrb	r3, [r7, #19]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d11e      	bne.n	8008aa0 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	6979      	ldr	r1, [r7, #20]
 8008a68:	4b16      	ldr	r3, [pc, #88]	@ (8008ac4 <HAL_RTC_SetTime+0x130>)
 8008a6a:	400b      	ands	r3, r1
 8008a6c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	689a      	ldr	r2, [r3, #8]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008a7c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	6899      	ldr	r1, [r3, #8]
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	68da      	ldr	r2, [r3, #12]
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	691b      	ldr	r3, [r3, #16]
 8008a8c:	431a      	orrs	r2, r3
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	430a      	orrs	r2, r1
 8008a94:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008a96:	68f8      	ldr	r0, [r7, #12]
 8008a98:	f000 fa23 	bl	8008ee2 <RTC_ExitInitMode>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008aa0:	7cfb      	ldrb	r3, [r7, #19]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d102      	bne.n	8008aac <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	22ff      	movs	r2, #255	@ 0xff
 8008ab2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	771a      	strb	r2, [r3, #28]

  return status;
 8008aba:	7cfb      	ldrb	r3, [r7, #19]
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	371c      	adds	r7, #28
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd90      	pop	{r4, r7, pc}
 8008ac4:	007f7f7f 	.word	0x007f7f7f

08008ac8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008ac8:	b590      	push	{r4, r7, lr}
 8008aca:	b087      	sub	sp, #28
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	7f1b      	ldrb	r3, [r3, #28]
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	d101      	bne.n	8008ae4 <HAL_RTC_SetDate+0x1c>
 8008ae0:	2302      	movs	r3, #2
 8008ae2:	e06f      	b.n	8008bc4 <HAL_RTC_SetDate+0xfc>
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2202      	movs	r2, #2
 8008aee:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d10e      	bne.n	8008b14 <HAL_RTC_SetDate+0x4c>
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	785b      	ldrb	r3, [r3, #1]
 8008afa:	f003 0310 	and.w	r3, r3, #16
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d008      	beq.n	8008b14 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	785b      	ldrb	r3, [r3, #1]
 8008b06:	f023 0310 	bic.w	r3, r3, #16
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	330a      	adds	r3, #10
 8008b0e:	b2da      	uxtb	r2, r3
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d11c      	bne.n	8008b54 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	78db      	ldrb	r3, [r3, #3]
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f000 fa04 	bl	8008f2c <RTC_ByteToBcd2>
 8008b24:	4603      	mov	r3, r0
 8008b26:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	785b      	ldrb	r3, [r3, #1]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f000 f9fd 	bl	8008f2c <RTC_ByteToBcd2>
 8008b32:	4603      	mov	r3, r0
 8008b34:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b36:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	789b      	ldrb	r3, [r3, #2]
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f000 f9f5 	bl	8008f2c <RTC_ByteToBcd2>
 8008b42:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008b44:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	781b      	ldrb	r3, [r3, #0]
 8008b4c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	617b      	str	r3, [r7, #20]
 8008b52:	e00e      	b.n	8008b72 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	78db      	ldrb	r3, [r3, #3]
 8008b58:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	785b      	ldrb	r3, [r3, #1]
 8008b5e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008b60:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8008b62:	68ba      	ldr	r2, [r7, #8]
 8008b64:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008b66:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	22ca      	movs	r2, #202	@ 0xca
 8008b78:	625a      	str	r2, [r3, #36]	@ 0x24
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	2253      	movs	r2, #83	@ 0x53
 8008b80:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f000 f976 	bl	8008e74 <RTC_EnterInitMode>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008b8c:	7cfb      	ldrb	r3, [r7, #19]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d10a      	bne.n	8008ba8 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	6979      	ldr	r1, [r7, #20]
 8008b98:	4b0c      	ldr	r3, [pc, #48]	@ (8008bcc <HAL_RTC_SetDate+0x104>)
 8008b9a:	400b      	ands	r3, r1
 8008b9c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f000 f99f 	bl	8008ee2 <RTC_ExitInitMode>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008ba8:	7cfb      	ldrb	r3, [r7, #19]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d102      	bne.n	8008bb4 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	22ff      	movs	r2, #255	@ 0xff
 8008bba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	771a      	strb	r2, [r3, #28]

  return status;
 8008bc2:	7cfb      	ldrb	r3, [r7, #19]
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	371c      	adds	r7, #28
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd90      	pop	{r4, r7, pc}
 8008bcc:	00ffff3f 	.word	0x00ffff3f

08008bd0 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008bd0:	b590      	push	{r4, r7, lr}
 8008bd2:	b089      	sub	sp, #36	@ 0x24
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8008be0:	2300      	movs	r3, #0
 8008be2:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8008be4:	2300      	movs	r3, #0
 8008be6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	7f1b      	ldrb	r3, [r3, #28]
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d101      	bne.n	8008bf4 <HAL_RTC_SetAlarm+0x24>
 8008bf0:	2302      	movs	r3, #2
 8008bf2:	e113      	b.n	8008e1c <HAL_RTC_SetAlarm+0x24c>
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	2202      	movs	r2, #2
 8008bfe:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d137      	bne.n	8008c76 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d102      	bne.n	8008c1a <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	2200      	movs	r2, #0
 8008c18:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	781b      	ldrb	r3, [r3, #0]
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f000 f984 	bl	8008f2c <RTC_ByteToBcd2>
 8008c24:	4603      	mov	r3, r0
 8008c26:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	785b      	ldrb	r3, [r3, #1]
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f000 f97d 	bl	8008f2c <RTC_ByteToBcd2>
 8008c32:	4603      	mov	r3, r0
 8008c34:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008c36:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	789b      	ldrb	r3, [r3, #2]
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f000 f975 	bl	8008f2c <RTC_ByteToBcd2>
 8008c42:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008c44:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	78db      	ldrb	r3, [r3, #3]
 8008c4c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008c4e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f000 f967 	bl	8008f2c <RTC_ByteToBcd2>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8008c62:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008c6a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008c70:	4313      	orrs	r3, r2
 8008c72:	61fb      	str	r3, [r7, #28]
 8008c74:	e023      	b.n	8008cbe <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	689b      	ldr	r3, [r3, #8]
 8008c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d102      	bne.n	8008c8a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	2200      	movs	r2, #0
 8008c88:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	781b      	ldrb	r3, [r3, #0]
 8008c8e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	785b      	ldrb	r3, [r3, #1]
 8008c94:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008c96:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008c98:	68ba      	ldr	r2, [r7, #8]
 8008c9a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008c9c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	78db      	ldrb	r3, [r3, #3]
 8008ca2:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008ca4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008cac:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8008cae:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008cb4:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	22ca      	movs	r2, #202	@ 0xca
 8008cd0:	625a      	str	r2, [r3, #36]	@ 0x24
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2253      	movs	r2, #83	@ 0x53
 8008cd8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ce2:	d148      	bne.n	8008d76 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	689a      	ldr	r2, [r3, #8]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008cf2:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	689a      	ldr	r2, [r3, #8]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008d02:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	b2da      	uxtb	r2, r3
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008d14:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d16:	f7fb fcef 	bl	80046f8 <HAL_GetTick>
 8008d1a:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008d1c:	e013      	b.n	8008d46 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d1e:	f7fb fceb 	bl	80046f8 <HAL_GetTick>
 8008d22:	4602      	mov	r2, r0
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	1ad3      	subs	r3, r2, r3
 8008d28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008d2c:	d90b      	bls.n	8008d46 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	22ff      	movs	r2, #255	@ 0xff
 8008d34:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2203      	movs	r2, #3
 8008d3a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008d42:	2303      	movs	r3, #3
 8008d44:	e06a      	b.n	8008e1c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	f003 0301 	and.w	r3, r3, #1
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d0e4      	beq.n	8008d1e <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	69fa      	ldr	r2, [r7, #28]
 8008d5a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	697a      	ldr	r2, [r7, #20]
 8008d62:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	689a      	ldr	r2, [r3, #8]
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d72:	609a      	str	r2, [r3, #8]
 8008d74:	e047      	b.n	8008e06 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	689a      	ldr	r2, [r3, #8]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008d84:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	689a      	ldr	r2, [r3, #8]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008d94:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	68db      	ldr	r3, [r3, #12]
 8008d9c:	b2da      	uxtb	r2, r3
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008da6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008da8:	f7fb fca6 	bl	80046f8 <HAL_GetTick>
 8008dac:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008dae:	e013      	b.n	8008dd8 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008db0:	f7fb fca2 	bl	80046f8 <HAL_GetTick>
 8008db4:	4602      	mov	r2, r0
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	1ad3      	subs	r3, r2, r3
 8008dba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008dbe:	d90b      	bls.n	8008dd8 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	22ff      	movs	r2, #255	@ 0xff
 8008dc6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2203      	movs	r2, #3
 8008dcc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008dd4:	2303      	movs	r3, #3
 8008dd6:	e021      	b.n	8008e1c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68db      	ldr	r3, [r3, #12]
 8008dde:	f003 0302 	and.w	r3, r3, #2
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d0e4      	beq.n	8008db0 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	69fa      	ldr	r2, [r7, #28]
 8008dec:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	697a      	ldr	r2, [r7, #20]
 8008df4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	689a      	ldr	r2, [r3, #8]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e04:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	22ff      	movs	r2, #255	@ 0xff
 8008e0c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2201      	movs	r2, #1
 8008e12:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2200      	movs	r2, #0
 8008e18:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008e1a:	2300      	movs	r3, #0
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3724      	adds	r7, #36	@ 0x24
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd90      	pop	{r4, r7, pc}

08008e24 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68da      	ldr	r2, [r3, #12]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008e3e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008e40:	f7fb fc5a 	bl	80046f8 <HAL_GetTick>
 8008e44:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008e46:	e009      	b.n	8008e5c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008e48:	f7fb fc56 	bl	80046f8 <HAL_GetTick>
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	1ad3      	subs	r3, r2, r3
 8008e52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e56:	d901      	bls.n	8008e5c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008e58:	2303      	movs	r3, #3
 8008e5a:	e007      	b.n	8008e6c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	f003 0320 	and.w	r3, r3, #32
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d0ee      	beq.n	8008e48 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008e6a:	2300      	movs	r3, #0
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3710      	adds	r7, #16
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b084      	sub	sp, #16
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008e80:	2300      	movs	r3, #0
 8008e82:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	68db      	ldr	r3, [r3, #12]
 8008e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d122      	bne.n	8008ed8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	68da      	ldr	r2, [r3, #12]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008ea0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008ea2:	f7fb fc29 	bl	80046f8 <HAL_GetTick>
 8008ea6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008ea8:	e00c      	b.n	8008ec4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008eaa:	f7fb fc25 	bl	80046f8 <HAL_GetTick>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	1ad3      	subs	r3, r2, r3
 8008eb4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008eb8:	d904      	bls.n	8008ec4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2204      	movs	r2, #4
 8008ebe:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d102      	bne.n	8008ed8 <RTC_EnterInitMode+0x64>
 8008ed2:	7bfb      	ldrb	r3, [r7, #15]
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d1e8      	bne.n	8008eaa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b084      	sub	sp, #16
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008eea:	2300      	movs	r3, #0
 8008eec:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68da      	ldr	r2, [r3, #12]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008efc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	f003 0320 	and.w	r3, r3, #32
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d10a      	bne.n	8008f22 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f7ff ff89 	bl	8008e24 <HAL_RTC_WaitForSynchro>
 8008f12:	4603      	mov	r3, r0
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d004      	beq.n	8008f22 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2204      	movs	r2, #4
 8008f1c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3710      	adds	r7, #16
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b085      	sub	sp, #20
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	4603      	mov	r3, r0
 8008f34:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008f36:	2300      	movs	r3, #0
 8008f38:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8008f3a:	e005      	b.n	8008f48 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	3301      	adds	r3, #1
 8008f40:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8008f42:	79fb      	ldrb	r3, [r7, #7]
 8008f44:	3b0a      	subs	r3, #10
 8008f46:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008f48:	79fb      	ldrb	r3, [r7, #7]
 8008f4a:	2b09      	cmp	r3, #9
 8008f4c:	d8f6      	bhi.n	8008f3c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	b2db      	uxtb	r3, r3
 8008f52:	011b      	lsls	r3, r3, #4
 8008f54:	b2da      	uxtb	r2, r3
 8008f56:	79fb      	ldrb	r3, [r7, #7]
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	b2db      	uxtb	r3, r3
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3714      	adds	r7, #20
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b087      	sub	sp, #28
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008f74:	2300      	movs	r3, #0
 8008f76:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	7f1b      	ldrb	r3, [r3, #28]
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d101      	bne.n	8008f84 <HAL_RTCEx_SetTimeStamp+0x1c>
 8008f80:	2302      	movs	r3, #2
 8008f82:	e050      	b.n	8009026 <HAL_RTCEx_SetTimeStamp+0xbe>
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2201      	movs	r2, #1
 8008f88:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2202      	movs	r2, #2
 8008f8e:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f022 0206 	bic.w	r2, r2, #6
 8008f9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	687a      	ldr	r2, [r7, #4]
 8008fac:	430a      	orrs	r2, r1
 8008fae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	689a      	ldr	r2, [r3, #8]
 8008fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8009034 <HAL_RTCEx_SetTimeStamp+0xcc>)
 8008fb8:	4013      	ands	r3, r2
 8008fba:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 8008fbc:	697a      	ldr	r2, [r7, #20]
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	22ca      	movs	r2, #202	@ 0xca
 8008fca:	625a      	str	r2, [r3, #36]	@ 0x24
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2253      	movs	r2, #83	@ 0x53
 8008fd2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	697a      	ldr	r2, [r7, #20]
 8008fda:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68db      	ldr	r3, [r3, #12]
 8008fe2:	b2da      	uxtb	r2, r3
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 8008fec:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	68db      	ldr	r3, [r3, #12]
 8008ff4:	b2da      	uxtb	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 8008ffe:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	689a      	ldr	r2, [r3, #8]
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800900e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	22ff      	movs	r2, #255	@ 0xff
 8009016:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2201      	movs	r2, #1
 800901c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2200      	movs	r2, #0
 8009022:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009024:	2300      	movs	r3, #0
}
 8009026:	4618      	mov	r0, r3
 8009028:	371c      	adds	r7, #28
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr
 8009032:	bf00      	nop
 8009034:	fffff7f7 	.word	0xfffff7f7

08009038 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b082      	sub	sp, #8
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d101      	bne.n	800904c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	e025      	b.n	8009098 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009052:	b2db      	uxtb	r3, r3
 8009054:	2b00      	cmp	r3, #0
 8009056:	d106      	bne.n	8009066 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f7f7 fd59 	bl	8000b18 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2202      	movs	r2, #2
 800906a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	3304      	adds	r3, #4
 8009076:	4619      	mov	r1, r3
 8009078:	4610      	mov	r0, r2
 800907a:	f001 fa33 	bl	800a4e4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6818      	ldr	r0, [r3, #0]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	461a      	mov	r2, r3
 8009088:	6839      	ldr	r1, [r7, #0]
 800908a:	f001 fa87 	bl	800a59c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2201      	movs	r2, #1
 8009092:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009096:	2300      	movs	r3, #0
}
 8009098:	4618      	mov	r0, r3
 800909a:	3708      	adds	r7, #8
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b086      	sub	sp, #24
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80090b2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80090b4:	7dfb      	ldrb	r3, [r7, #23]
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	d101      	bne.n	80090be <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80090ba:	2302      	movs	r3, #2
 80090bc:	e021      	b.n	8009102 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80090be:	7dfb      	ldrb	r3, [r7, #23]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d002      	beq.n	80090ca <HAL_SDRAM_SendCommand+0x2a>
 80090c4:	7dfb      	ldrb	r3, [r7, #23]
 80090c6:	2b05      	cmp	r3, #5
 80090c8:	d118      	bne.n	80090fc <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2202      	movs	r2, #2
 80090ce:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	687a      	ldr	r2, [r7, #4]
 80090d8:	68b9      	ldr	r1, [r7, #8]
 80090da:	4618      	mov	r0, r3
 80090dc:	f001 fac8 	bl	800a670 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2b02      	cmp	r3, #2
 80090e6:	d104      	bne.n	80090f2 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2205      	movs	r2, #5
 80090ec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80090f0:	e006      	b.n	8009100 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2201      	movs	r2, #1
 80090f6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80090fa:	e001      	b.n	8009100 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	e000      	b.n	8009102 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8009100:	2300      	movs	r3, #0
}
 8009102:	4618      	mov	r0, r3
 8009104:	3718      	adds	r7, #24
 8009106:	46bd      	mov	sp, r7
 8009108:	bd80      	pop	{r7, pc}

0800910a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800910a:	b580      	push	{r7, lr}
 800910c:	b082      	sub	sp, #8
 800910e:	af00      	add	r7, sp, #0
 8009110:	6078      	str	r0, [r7, #4]
 8009112:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800911a:	b2db      	uxtb	r3, r3
 800911c:	2b02      	cmp	r3, #2
 800911e:	d101      	bne.n	8009124 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009120:	2302      	movs	r3, #2
 8009122:	e016      	b.n	8009152 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800912a:	b2db      	uxtb	r3, r3
 800912c:	2b01      	cmp	r3, #1
 800912e:	d10f      	bne.n	8009150 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2202      	movs	r2, #2
 8009134:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	6839      	ldr	r1, [r7, #0]
 800913e:	4618      	mov	r0, r3
 8009140:	f001 faba 	bl	800a6b8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2201      	movs	r2, #1
 8009148:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800914c:	2300      	movs	r3, #0
 800914e:	e000      	b.n	8009152 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009150:	2301      	movs	r3, #1
}
 8009152:	4618      	mov	r0, r3
 8009154:	3708      	adds	r7, #8
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800915a:	b580      	push	{r7, lr}
 800915c:	b084      	sub	sp, #16
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d101      	bne.n	800916c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009168:	2301      	movs	r3, #1
 800916a:	e09d      	b.n	80092a8 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009170:	2b00      	cmp	r3, #0
 8009172:	d108      	bne.n	8009186 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800917c:	d009      	beq.n	8009192 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	61da      	str	r2, [r3, #28]
 8009184:	e005      	b.n	8009192 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2200      	movs	r2, #0
 8009196:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d106      	bne.n	80091b2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2200      	movs	r2, #0
 80091a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f7f9 fa25 	bl	80025fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2202      	movs	r2, #2
 80091b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80091c8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	68db      	ldr	r3, [r3, #12]
 80091ce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80091d2:	d902      	bls.n	80091da <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80091d4:	2300      	movs	r3, #0
 80091d6:	60fb      	str	r3, [r7, #12]
 80091d8:	e002      	b.n	80091e0 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80091da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80091de:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	68db      	ldr	r3, [r3, #12]
 80091e4:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80091e8:	d007      	beq.n	80091fa <HAL_SPI_Init+0xa0>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	68db      	ldr	r3, [r3, #12]
 80091ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80091f2:	d002      	beq.n	80091fa <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800920a:	431a      	orrs	r2, r3
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	691b      	ldr	r3, [r3, #16]
 8009210:	f003 0302 	and.w	r3, r3, #2
 8009214:	431a      	orrs	r2, r3
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	695b      	ldr	r3, [r3, #20]
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	431a      	orrs	r2, r3
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	699b      	ldr	r3, [r3, #24]
 8009224:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009228:	431a      	orrs	r2, r3
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	69db      	ldr	r3, [r3, #28]
 800922e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009232:	431a      	orrs	r2, r3
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6a1b      	ldr	r3, [r3, #32]
 8009238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800923c:	ea42 0103 	orr.w	r1, r2, r3
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009244:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	430a      	orrs	r2, r1
 800924e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	699b      	ldr	r3, [r3, #24]
 8009254:	0c1b      	lsrs	r3, r3, #16
 8009256:	f003 0204 	and.w	r2, r3, #4
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800925e:	f003 0310 	and.w	r3, r3, #16
 8009262:	431a      	orrs	r2, r3
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009268:	f003 0308 	and.w	r3, r3, #8
 800926c:	431a      	orrs	r2, r3
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009276:	ea42 0103 	orr.w	r1, r2, r3
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	430a      	orrs	r2, r1
 8009286:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	69da      	ldr	r2, [r3, #28]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009296:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2201      	movs	r2, #1
 80092a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80092a6:	2300      	movs	r3, #0
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3710      	adds	r7, #16
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b082      	sub	sp, #8
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d101      	bne.n	80092c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092be:	2301      	movs	r3, #1
 80092c0:	e049      	b.n	8009356 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d106      	bne.n	80092dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f7fa ff92 	bl	8004200 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2202      	movs	r2, #2
 80092e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681a      	ldr	r2, [r3, #0]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	3304      	adds	r3, #4
 80092ec:	4619      	mov	r1, r3
 80092ee:	4610      	mov	r0, r2
 80092f0:	f000 fac0 	bl	8009874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2201      	movs	r2, #1
 80092f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2201      	movs	r2, #1
 8009300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2201      	movs	r2, #1
 8009308:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2201      	movs	r2, #1
 8009318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2201      	movs	r2, #1
 8009328:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2201      	movs	r2, #1
 8009330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2201      	movs	r2, #1
 8009338:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2201      	movs	r2, #1
 8009340:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2201      	movs	r2, #1
 8009350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009354:	2300      	movs	r3, #0
}
 8009356:	4618      	mov	r0, r3
 8009358:	3708      	adds	r7, #8
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}
	...

08009360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009360:	b480      	push	{r7}
 8009362:	b085      	sub	sp, #20
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800936e:	b2db      	uxtb	r3, r3
 8009370:	2b01      	cmp	r3, #1
 8009372:	d001      	beq.n	8009378 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e054      	b.n	8009422 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2202      	movs	r2, #2
 800937c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	68da      	ldr	r2, [r3, #12]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f042 0201 	orr.w	r2, r2, #1
 800938e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a26      	ldr	r2, [pc, #152]	@ (8009430 <HAL_TIM_Base_Start_IT+0xd0>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d022      	beq.n	80093e0 <HAL_TIM_Base_Start_IT+0x80>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093a2:	d01d      	beq.n	80093e0 <HAL_TIM_Base_Start_IT+0x80>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a22      	ldr	r2, [pc, #136]	@ (8009434 <HAL_TIM_Base_Start_IT+0xd4>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d018      	beq.n	80093e0 <HAL_TIM_Base_Start_IT+0x80>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a21      	ldr	r2, [pc, #132]	@ (8009438 <HAL_TIM_Base_Start_IT+0xd8>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d013      	beq.n	80093e0 <HAL_TIM_Base_Start_IT+0x80>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a1f      	ldr	r2, [pc, #124]	@ (800943c <HAL_TIM_Base_Start_IT+0xdc>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d00e      	beq.n	80093e0 <HAL_TIM_Base_Start_IT+0x80>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a1e      	ldr	r2, [pc, #120]	@ (8009440 <HAL_TIM_Base_Start_IT+0xe0>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d009      	beq.n	80093e0 <HAL_TIM_Base_Start_IT+0x80>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a1c      	ldr	r2, [pc, #112]	@ (8009444 <HAL_TIM_Base_Start_IT+0xe4>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d004      	beq.n	80093e0 <HAL_TIM_Base_Start_IT+0x80>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a1b      	ldr	r2, [pc, #108]	@ (8009448 <HAL_TIM_Base_Start_IT+0xe8>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d115      	bne.n	800940c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	689a      	ldr	r2, [r3, #8]
 80093e6:	4b19      	ldr	r3, [pc, #100]	@ (800944c <HAL_TIM_Base_Start_IT+0xec>)
 80093e8:	4013      	ands	r3, r2
 80093ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	2b06      	cmp	r3, #6
 80093f0:	d015      	beq.n	800941e <HAL_TIM_Base_Start_IT+0xbe>
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093f8:	d011      	beq.n	800941e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	681a      	ldr	r2, [r3, #0]
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f042 0201 	orr.w	r2, r2, #1
 8009408:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800940a:	e008      	b.n	800941e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	681a      	ldr	r2, [r3, #0]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f042 0201 	orr.w	r2, r2, #1
 800941a:	601a      	str	r2, [r3, #0]
 800941c:	e000      	b.n	8009420 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800941e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009420:	2300      	movs	r3, #0
}
 8009422:	4618      	mov	r0, r3
 8009424:	3714      	adds	r7, #20
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr
 800942e:	bf00      	nop
 8009430:	40010000 	.word	0x40010000
 8009434:	40000400 	.word	0x40000400
 8009438:	40000800 	.word	0x40000800
 800943c:	40000c00 	.word	0x40000c00
 8009440:	40010400 	.word	0x40010400
 8009444:	40014000 	.word	0x40014000
 8009448:	40001800 	.word	0x40001800
 800944c:	00010007 	.word	0x00010007

08009450 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	691b      	ldr	r3, [r3, #16]
 800945e:	f003 0302 	and.w	r3, r3, #2
 8009462:	2b02      	cmp	r3, #2
 8009464:	d122      	bne.n	80094ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	68db      	ldr	r3, [r3, #12]
 800946c:	f003 0302 	and.w	r3, r3, #2
 8009470:	2b02      	cmp	r3, #2
 8009472:	d11b      	bne.n	80094ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f06f 0202 	mvn.w	r2, #2
 800947c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2201      	movs	r2, #1
 8009482:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	699b      	ldr	r3, [r3, #24]
 800948a:	f003 0303 	and.w	r3, r3, #3
 800948e:	2b00      	cmp	r3, #0
 8009490:	d003      	beq.n	800949a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 f9d0 	bl	8009838 <HAL_TIM_IC_CaptureCallback>
 8009498:	e005      	b.n	80094a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 f9c2 	bl	8009824 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 f9d3 	bl	800984c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2200      	movs	r2, #0
 80094aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	691b      	ldr	r3, [r3, #16]
 80094b2:	f003 0304 	and.w	r3, r3, #4
 80094b6:	2b04      	cmp	r3, #4
 80094b8:	d122      	bne.n	8009500 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	68db      	ldr	r3, [r3, #12]
 80094c0:	f003 0304 	and.w	r3, r3, #4
 80094c4:	2b04      	cmp	r3, #4
 80094c6:	d11b      	bne.n	8009500 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f06f 0204 	mvn.w	r2, #4
 80094d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2202      	movs	r2, #2
 80094d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	699b      	ldr	r3, [r3, #24]
 80094de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d003      	beq.n	80094ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 f9a6 	bl	8009838 <HAL_TIM_IC_CaptureCallback>
 80094ec:	e005      	b.n	80094fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f000 f998 	bl	8009824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 f9a9 	bl	800984c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	691b      	ldr	r3, [r3, #16]
 8009506:	f003 0308 	and.w	r3, r3, #8
 800950a:	2b08      	cmp	r3, #8
 800950c:	d122      	bne.n	8009554 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	68db      	ldr	r3, [r3, #12]
 8009514:	f003 0308 	and.w	r3, r3, #8
 8009518:	2b08      	cmp	r3, #8
 800951a:	d11b      	bne.n	8009554 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f06f 0208 	mvn.w	r2, #8
 8009524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2204      	movs	r2, #4
 800952a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	69db      	ldr	r3, [r3, #28]
 8009532:	f003 0303 	and.w	r3, r3, #3
 8009536:	2b00      	cmp	r3, #0
 8009538:	d003      	beq.n	8009542 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f000 f97c 	bl	8009838 <HAL_TIM_IC_CaptureCallback>
 8009540:	e005      	b.n	800954e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f000 f96e 	bl	8009824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 f97f 	bl	800984c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2200      	movs	r2, #0
 8009552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	691b      	ldr	r3, [r3, #16]
 800955a:	f003 0310 	and.w	r3, r3, #16
 800955e:	2b10      	cmp	r3, #16
 8009560:	d122      	bne.n	80095a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	f003 0310 	and.w	r3, r3, #16
 800956c:	2b10      	cmp	r3, #16
 800956e:	d11b      	bne.n	80095a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f06f 0210 	mvn.w	r2, #16
 8009578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2208      	movs	r2, #8
 800957e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	69db      	ldr	r3, [r3, #28]
 8009586:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800958a:	2b00      	cmp	r3, #0
 800958c:	d003      	beq.n	8009596 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 f952 	bl	8009838 <HAL_TIM_IC_CaptureCallback>
 8009594:	e005      	b.n	80095a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 f944 	bl	8009824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f000 f955 	bl	800984c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	691b      	ldr	r3, [r3, #16]
 80095ae:	f003 0301 	and.w	r3, r3, #1
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d10e      	bne.n	80095d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	68db      	ldr	r3, [r3, #12]
 80095bc:	f003 0301 	and.w	r3, r3, #1
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d107      	bne.n	80095d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f06f 0201 	mvn.w	r2, #1
 80095cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f7f8 feec 	bl	80023ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	691b      	ldr	r3, [r3, #16]
 80095da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095de:	2b80      	cmp	r3, #128	@ 0x80
 80095e0:	d10e      	bne.n	8009600 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	68db      	ldr	r3, [r3, #12]
 80095e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095ec:	2b80      	cmp	r3, #128	@ 0x80
 80095ee:	d107      	bne.n	8009600 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80095f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f000 fb0c 	bl	8009c18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	691b      	ldr	r3, [r3, #16]
 8009606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800960a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800960e:	d10e      	bne.n	800962e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68db      	ldr	r3, [r3, #12]
 8009616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800961a:	2b80      	cmp	r3, #128	@ 0x80
 800961c:	d107      	bne.n	800962e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f000 faff 	bl	8009c2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	691b      	ldr	r3, [r3, #16]
 8009634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009638:	2b40      	cmp	r3, #64	@ 0x40
 800963a:	d10e      	bne.n	800965a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	68db      	ldr	r3, [r3, #12]
 8009642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009646:	2b40      	cmp	r3, #64	@ 0x40
 8009648:	d107      	bne.n	800965a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 f903 	bl	8009860 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	691b      	ldr	r3, [r3, #16]
 8009660:	f003 0320 	and.w	r3, r3, #32
 8009664:	2b20      	cmp	r3, #32
 8009666:	d10e      	bne.n	8009686 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	68db      	ldr	r3, [r3, #12]
 800966e:	f003 0320 	and.w	r3, r3, #32
 8009672:	2b20      	cmp	r3, #32
 8009674:	d107      	bne.n	8009686 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f06f 0220 	mvn.w	r2, #32
 800967e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 fabf 	bl	8009c04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009686:	bf00      	nop
 8009688:	3708      	adds	r7, #8
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}
	...

08009690 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800969a:	2300      	movs	r3, #0
 800969c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d101      	bne.n	80096ac <HAL_TIM_ConfigClockSource+0x1c>
 80096a8:	2302      	movs	r3, #2
 80096aa:	e0b4      	b.n	8009816 <HAL_TIM_ConfigClockSource+0x186>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2202      	movs	r2, #2
 80096b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80096c4:	68ba      	ldr	r2, [r7, #8]
 80096c6:	4b56      	ldr	r3, [pc, #344]	@ (8009820 <HAL_TIM_ConfigClockSource+0x190>)
 80096c8:	4013      	ands	r3, r2
 80096ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80096d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	68ba      	ldr	r2, [r7, #8]
 80096da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096e4:	d03e      	beq.n	8009764 <HAL_TIM_ConfigClockSource+0xd4>
 80096e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096ea:	f200 8087 	bhi.w	80097fc <HAL_TIM_ConfigClockSource+0x16c>
 80096ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096f2:	f000 8086 	beq.w	8009802 <HAL_TIM_ConfigClockSource+0x172>
 80096f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096fa:	d87f      	bhi.n	80097fc <HAL_TIM_ConfigClockSource+0x16c>
 80096fc:	2b70      	cmp	r3, #112	@ 0x70
 80096fe:	d01a      	beq.n	8009736 <HAL_TIM_ConfigClockSource+0xa6>
 8009700:	2b70      	cmp	r3, #112	@ 0x70
 8009702:	d87b      	bhi.n	80097fc <HAL_TIM_ConfigClockSource+0x16c>
 8009704:	2b60      	cmp	r3, #96	@ 0x60
 8009706:	d050      	beq.n	80097aa <HAL_TIM_ConfigClockSource+0x11a>
 8009708:	2b60      	cmp	r3, #96	@ 0x60
 800970a:	d877      	bhi.n	80097fc <HAL_TIM_ConfigClockSource+0x16c>
 800970c:	2b50      	cmp	r3, #80	@ 0x50
 800970e:	d03c      	beq.n	800978a <HAL_TIM_ConfigClockSource+0xfa>
 8009710:	2b50      	cmp	r3, #80	@ 0x50
 8009712:	d873      	bhi.n	80097fc <HAL_TIM_ConfigClockSource+0x16c>
 8009714:	2b40      	cmp	r3, #64	@ 0x40
 8009716:	d058      	beq.n	80097ca <HAL_TIM_ConfigClockSource+0x13a>
 8009718:	2b40      	cmp	r3, #64	@ 0x40
 800971a:	d86f      	bhi.n	80097fc <HAL_TIM_ConfigClockSource+0x16c>
 800971c:	2b30      	cmp	r3, #48	@ 0x30
 800971e:	d064      	beq.n	80097ea <HAL_TIM_ConfigClockSource+0x15a>
 8009720:	2b30      	cmp	r3, #48	@ 0x30
 8009722:	d86b      	bhi.n	80097fc <HAL_TIM_ConfigClockSource+0x16c>
 8009724:	2b20      	cmp	r3, #32
 8009726:	d060      	beq.n	80097ea <HAL_TIM_ConfigClockSource+0x15a>
 8009728:	2b20      	cmp	r3, #32
 800972a:	d867      	bhi.n	80097fc <HAL_TIM_ConfigClockSource+0x16c>
 800972c:	2b00      	cmp	r3, #0
 800972e:	d05c      	beq.n	80097ea <HAL_TIM_ConfigClockSource+0x15a>
 8009730:	2b10      	cmp	r3, #16
 8009732:	d05a      	beq.n	80097ea <HAL_TIM_ConfigClockSource+0x15a>
 8009734:	e062      	b.n	80097fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009746:	f000 f9af 	bl	8009aa8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009758:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	68ba      	ldr	r2, [r7, #8]
 8009760:	609a      	str	r2, [r3, #8]
      break;
 8009762:	e04f      	b.n	8009804 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009774:	f000 f998 	bl	8009aa8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	689a      	ldr	r2, [r3, #8]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009786:	609a      	str	r2, [r3, #8]
      break;
 8009788:	e03c      	b.n	8009804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009796:	461a      	mov	r2, r3
 8009798:	f000 f90c 	bl	80099b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	2150      	movs	r1, #80	@ 0x50
 80097a2:	4618      	mov	r0, r3
 80097a4:	f000 f965 	bl	8009a72 <TIM_ITRx_SetConfig>
      break;
 80097a8:	e02c      	b.n	8009804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80097b6:	461a      	mov	r2, r3
 80097b8:	f000 f92b 	bl	8009a12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2160      	movs	r1, #96	@ 0x60
 80097c2:	4618      	mov	r0, r3
 80097c4:	f000 f955 	bl	8009a72 <TIM_ITRx_SetConfig>
      break;
 80097c8:	e01c      	b.n	8009804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80097d6:	461a      	mov	r2, r3
 80097d8:	f000 f8ec 	bl	80099b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2140      	movs	r1, #64	@ 0x40
 80097e2:	4618      	mov	r0, r3
 80097e4:	f000 f945 	bl	8009a72 <TIM_ITRx_SetConfig>
      break;
 80097e8:	e00c      	b.n	8009804 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4619      	mov	r1, r3
 80097f4:	4610      	mov	r0, r2
 80097f6:	f000 f93c 	bl	8009a72 <TIM_ITRx_SetConfig>
      break;
 80097fa:	e003      	b.n	8009804 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	73fb      	strb	r3, [r7, #15]
      break;
 8009800:	e000      	b.n	8009804 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009802:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2201      	movs	r2, #1
 8009808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2200      	movs	r2, #0
 8009810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009814:	7bfb      	ldrb	r3, [r7, #15]
}
 8009816:	4618      	mov	r0, r3
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	fffeff88 	.word	0xfffeff88

08009824 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009824:	b480      	push	{r7}
 8009826:	b083      	sub	sp, #12
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800982c:	bf00      	nop
 800982e:	370c      	adds	r7, #12
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009840:	bf00      	nop
 8009842:	370c      	adds	r7, #12
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009854:	bf00      	nop
 8009856:	370c      	adds	r7, #12
 8009858:	46bd      	mov	sp, r7
 800985a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985e:	4770      	bx	lr

08009860 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009860:	b480      	push	{r7}
 8009862:	b083      	sub	sp, #12
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009868:	bf00      	nop
 800986a:	370c      	adds	r7, #12
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr

08009874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009874:	b480      	push	{r7}
 8009876:	b085      	sub	sp, #20
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4a40      	ldr	r2, [pc, #256]	@ (8009988 <TIM_Base_SetConfig+0x114>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d013      	beq.n	80098b4 <TIM_Base_SetConfig+0x40>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009892:	d00f      	beq.n	80098b4 <TIM_Base_SetConfig+0x40>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a3d      	ldr	r2, [pc, #244]	@ (800998c <TIM_Base_SetConfig+0x118>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d00b      	beq.n	80098b4 <TIM_Base_SetConfig+0x40>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	4a3c      	ldr	r2, [pc, #240]	@ (8009990 <TIM_Base_SetConfig+0x11c>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d007      	beq.n	80098b4 <TIM_Base_SetConfig+0x40>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	4a3b      	ldr	r2, [pc, #236]	@ (8009994 <TIM_Base_SetConfig+0x120>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d003      	beq.n	80098b4 <TIM_Base_SetConfig+0x40>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	4a3a      	ldr	r2, [pc, #232]	@ (8009998 <TIM_Base_SetConfig+0x124>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d108      	bne.n	80098c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	68fa      	ldr	r2, [r7, #12]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	4a2f      	ldr	r2, [pc, #188]	@ (8009988 <TIM_Base_SetConfig+0x114>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d02b      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098d4:	d027      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4a2c      	ldr	r2, [pc, #176]	@ (800998c <TIM_Base_SetConfig+0x118>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d023      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	4a2b      	ldr	r2, [pc, #172]	@ (8009990 <TIM_Base_SetConfig+0x11c>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d01f      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	4a2a      	ldr	r2, [pc, #168]	@ (8009994 <TIM_Base_SetConfig+0x120>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d01b      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	4a29      	ldr	r2, [pc, #164]	@ (8009998 <TIM_Base_SetConfig+0x124>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d017      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	4a28      	ldr	r2, [pc, #160]	@ (800999c <TIM_Base_SetConfig+0x128>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d013      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	4a27      	ldr	r2, [pc, #156]	@ (80099a0 <TIM_Base_SetConfig+0x12c>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d00f      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	4a26      	ldr	r2, [pc, #152]	@ (80099a4 <TIM_Base_SetConfig+0x130>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d00b      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	4a25      	ldr	r2, [pc, #148]	@ (80099a8 <TIM_Base_SetConfig+0x134>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d007      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	4a24      	ldr	r2, [pc, #144]	@ (80099ac <TIM_Base_SetConfig+0x138>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d003      	beq.n	8009926 <TIM_Base_SetConfig+0xb2>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	4a23      	ldr	r2, [pc, #140]	@ (80099b0 <TIM_Base_SetConfig+0x13c>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d108      	bne.n	8009938 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800992c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	68db      	ldr	r3, [r3, #12]
 8009932:	68fa      	ldr	r2, [r7, #12]
 8009934:	4313      	orrs	r3, r2
 8009936:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	695b      	ldr	r3, [r3, #20]
 8009942:	4313      	orrs	r3, r2
 8009944:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	68fa      	ldr	r2, [r7, #12]
 800994a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	689a      	ldr	r2, [r3, #8]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	681a      	ldr	r2, [r3, #0]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	4a0a      	ldr	r2, [pc, #40]	@ (8009988 <TIM_Base_SetConfig+0x114>)
 8009960:	4293      	cmp	r3, r2
 8009962:	d003      	beq.n	800996c <TIM_Base_SetConfig+0xf8>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	4a0c      	ldr	r2, [pc, #48]	@ (8009998 <TIM_Base_SetConfig+0x124>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d103      	bne.n	8009974 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	691a      	ldr	r2, [r3, #16]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	615a      	str	r2, [r3, #20]
}
 800997a:	bf00      	nop
 800997c:	3714      	adds	r7, #20
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr
 8009986:	bf00      	nop
 8009988:	40010000 	.word	0x40010000
 800998c:	40000400 	.word	0x40000400
 8009990:	40000800 	.word	0x40000800
 8009994:	40000c00 	.word	0x40000c00
 8009998:	40010400 	.word	0x40010400
 800999c:	40014000 	.word	0x40014000
 80099a0:	40014400 	.word	0x40014400
 80099a4:	40014800 	.word	0x40014800
 80099a8:	40001800 	.word	0x40001800
 80099ac:	40001c00 	.word	0x40001c00
 80099b0:	40002000 	.word	0x40002000

080099b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b087      	sub	sp, #28
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	60f8      	str	r0, [r7, #12]
 80099bc:	60b9      	str	r1, [r7, #8]
 80099be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6a1b      	ldr	r3, [r3, #32]
 80099c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	6a1b      	ldr	r3, [r3, #32]
 80099ca:	f023 0201 	bic.w	r2, r3, #1
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	699b      	ldr	r3, [r3, #24]
 80099d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80099de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	011b      	lsls	r3, r3, #4
 80099e4:	693a      	ldr	r2, [r7, #16]
 80099e6:	4313      	orrs	r3, r2
 80099e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	f023 030a 	bic.w	r3, r3, #10
 80099f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80099f2:	697a      	ldr	r2, [r7, #20]
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	4313      	orrs	r3, r2
 80099f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	693a      	ldr	r2, [r7, #16]
 80099fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	697a      	ldr	r2, [r7, #20]
 8009a04:	621a      	str	r2, [r3, #32]
}
 8009a06:	bf00      	nop
 8009a08:	371c      	adds	r7, #28
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a10:	4770      	bx	lr

08009a12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a12:	b480      	push	{r7}
 8009a14:	b087      	sub	sp, #28
 8009a16:	af00      	add	r7, sp, #0
 8009a18:	60f8      	str	r0, [r7, #12]
 8009a1a:	60b9      	str	r1, [r7, #8]
 8009a1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	6a1b      	ldr	r3, [r3, #32]
 8009a22:	f023 0210 	bic.w	r2, r3, #16
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	699b      	ldr	r3, [r3, #24]
 8009a2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	6a1b      	ldr	r3, [r3, #32]
 8009a34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009a3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	031b      	lsls	r3, r3, #12
 8009a42:	697a      	ldr	r2, [r7, #20]
 8009a44:	4313      	orrs	r3, r2
 8009a46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009a4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	011b      	lsls	r3, r3, #4
 8009a54:	693a      	ldr	r2, [r7, #16]
 8009a56:	4313      	orrs	r3, r2
 8009a58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	697a      	ldr	r2, [r7, #20]
 8009a5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	693a      	ldr	r2, [r7, #16]
 8009a64:	621a      	str	r2, [r3, #32]
}
 8009a66:	bf00      	nop
 8009a68:	371c      	adds	r7, #28
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a70:	4770      	bx	lr

08009a72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009a72:	b480      	push	{r7}
 8009a74:	b085      	sub	sp, #20
 8009a76:	af00      	add	r7, sp, #0
 8009a78:	6078      	str	r0, [r7, #4]
 8009a7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	689b      	ldr	r3, [r3, #8]
 8009a80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009a8a:	683a      	ldr	r2, [r7, #0]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	4313      	orrs	r3, r2
 8009a90:	f043 0307 	orr.w	r3, r3, #7
 8009a94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	68fa      	ldr	r2, [r7, #12]
 8009a9a:	609a      	str	r2, [r3, #8]
}
 8009a9c:	bf00      	nop
 8009a9e:	3714      	adds	r7, #20
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa6:	4770      	bx	lr

08009aa8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b087      	sub	sp, #28
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	60f8      	str	r0, [r7, #12]
 8009ab0:	60b9      	str	r1, [r7, #8]
 8009ab2:	607a      	str	r2, [r7, #4]
 8009ab4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ac2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	021a      	lsls	r2, r3, #8
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	431a      	orrs	r2, r3
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	697a      	ldr	r2, [r7, #20]
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	697a      	ldr	r2, [r7, #20]
 8009ada:	609a      	str	r2, [r3, #8]
}
 8009adc:	bf00      	nop
 8009ade:	371c      	adds	r7, #28
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b085      	sub	sp, #20
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d101      	bne.n	8009b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009afc:	2302      	movs	r3, #2
 8009afe:	e06d      	b.n	8009bdc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2201      	movs	r2, #1
 8009b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2202      	movs	r2, #2
 8009b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	685b      	ldr	r3, [r3, #4]
 8009b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	689b      	ldr	r3, [r3, #8]
 8009b1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a30      	ldr	r2, [pc, #192]	@ (8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d004      	beq.n	8009b34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a2f      	ldr	r2, [pc, #188]	@ (8009bec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d108      	bne.n	8009b46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009b3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	68fa      	ldr	r2, [r7, #12]
 8009b42:	4313      	orrs	r3, r2
 8009b44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	68fa      	ldr	r2, [r7, #12]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	68fa      	ldr	r2, [r7, #12]
 8009b5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a20      	ldr	r2, [pc, #128]	@ (8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d022      	beq.n	8009bb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b72:	d01d      	beq.n	8009bb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4a1d      	ldr	r2, [pc, #116]	@ (8009bf0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d018      	beq.n	8009bb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4a1c      	ldr	r2, [pc, #112]	@ (8009bf4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d013      	beq.n	8009bb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4a1a      	ldr	r2, [pc, #104]	@ (8009bf8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d00e      	beq.n	8009bb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a15      	ldr	r2, [pc, #84]	@ (8009bec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d009      	beq.n	8009bb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a16      	ldr	r2, [pc, #88]	@ (8009bfc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d004      	beq.n	8009bb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4a15      	ldr	r2, [pc, #84]	@ (8009c00 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d10c      	bne.n	8009bca <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009bb6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	689b      	ldr	r3, [r3, #8]
 8009bbc:	68ba      	ldr	r2, [r7, #8]
 8009bbe:	4313      	orrs	r3, r2
 8009bc0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	68ba      	ldr	r2, [r7, #8]
 8009bc8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2201      	movs	r2, #1
 8009bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009bda:	2300      	movs	r3, #0
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3714      	adds	r7, #20
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr
 8009be8:	40010000 	.word	0x40010000
 8009bec:	40010400 	.word	0x40010400
 8009bf0:	40000400 	.word	0x40000400
 8009bf4:	40000800 	.word	0x40000800
 8009bf8:	40000c00 	.word	0x40000c00
 8009bfc:	40014000 	.word	0x40014000
 8009c00:	40001800 	.word	0x40001800

08009c04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b083      	sub	sp, #12
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009c0c:	bf00      	nop
 8009c0e:	370c      	adds	r7, #12
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr

08009c18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009c20:	bf00      	nop
 8009c22:	370c      	adds	r7, #12
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr

08009c2c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b083      	sub	sp, #12
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009c34:	bf00      	nop
 8009c36:	370c      	adds	r7, #12
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3e:	4770      	bx	lr

08009c40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b082      	sub	sp, #8
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d101      	bne.n	8009c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009c4e:	2301      	movs	r3, #1
 8009c50:	e040      	b.n	8009cd4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d106      	bne.n	8009c68 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f7fa fbee 	bl	8004444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2224      	movs	r2, #36	@ 0x24
 8009c6c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	681a      	ldr	r2, [r3, #0]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f022 0201 	bic.w	r2, r2, #1
 8009c7c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 f82c 	bl	8009cdc <UART_SetConfig>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b01      	cmp	r3, #1
 8009c88:	d101      	bne.n	8009c8e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	e022      	b.n	8009cd4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d002      	beq.n	8009c9c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 fa84 	bl	800a1a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	685a      	ldr	r2, [r3, #4]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009caa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	689a      	ldr	r2, [r3, #8]
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009cba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	681a      	ldr	r2, [r3, #0]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f042 0201 	orr.w	r2, r2, #1
 8009cca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f000 fb0b 	bl	800a2e8 <UART_CheckIdleState>
 8009cd2:	4603      	mov	r3, r0
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3708      	adds	r7, #8
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}

08009cdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b088      	sub	sp, #32
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	689a      	ldr	r2, [r3, #8]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	691b      	ldr	r3, [r3, #16]
 8009cf0:	431a      	orrs	r2, r3
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	695b      	ldr	r3, [r3, #20]
 8009cf6:	431a      	orrs	r2, r3
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	69db      	ldr	r3, [r3, #28]
 8009cfc:	4313      	orrs	r3, r2
 8009cfe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	681a      	ldr	r2, [r3, #0]
 8009d06:	4ba6      	ldr	r3, [pc, #664]	@ (8009fa0 <UART_SetConfig+0x2c4>)
 8009d08:	4013      	ands	r3, r2
 8009d0a:	687a      	ldr	r2, [r7, #4]
 8009d0c:	6812      	ldr	r2, [r2, #0]
 8009d0e:	6979      	ldr	r1, [r7, #20]
 8009d10:	430b      	orrs	r3, r1
 8009d12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	68da      	ldr	r2, [r3, #12]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	430a      	orrs	r2, r1
 8009d28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	699b      	ldr	r3, [r3, #24]
 8009d2e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6a1b      	ldr	r3, [r3, #32]
 8009d34:	697a      	ldr	r2, [r7, #20]
 8009d36:	4313      	orrs	r3, r2
 8009d38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	689b      	ldr	r3, [r3, #8]
 8009d40:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	697a      	ldr	r2, [r7, #20]
 8009d4a:	430a      	orrs	r2, r1
 8009d4c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	4a94      	ldr	r2, [pc, #592]	@ (8009fa4 <UART_SetConfig+0x2c8>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d120      	bne.n	8009d9a <UART_SetConfig+0xbe>
 8009d58:	4b93      	ldr	r3, [pc, #588]	@ (8009fa8 <UART_SetConfig+0x2cc>)
 8009d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d5e:	f003 0303 	and.w	r3, r3, #3
 8009d62:	2b03      	cmp	r3, #3
 8009d64:	d816      	bhi.n	8009d94 <UART_SetConfig+0xb8>
 8009d66:	a201      	add	r2, pc, #4	@ (adr r2, 8009d6c <UART_SetConfig+0x90>)
 8009d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d6c:	08009d7d 	.word	0x08009d7d
 8009d70:	08009d89 	.word	0x08009d89
 8009d74:	08009d83 	.word	0x08009d83
 8009d78:	08009d8f 	.word	0x08009d8f
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	77fb      	strb	r3, [r7, #31]
 8009d80:	e150      	b.n	800a024 <UART_SetConfig+0x348>
 8009d82:	2302      	movs	r3, #2
 8009d84:	77fb      	strb	r3, [r7, #31]
 8009d86:	e14d      	b.n	800a024 <UART_SetConfig+0x348>
 8009d88:	2304      	movs	r3, #4
 8009d8a:	77fb      	strb	r3, [r7, #31]
 8009d8c:	e14a      	b.n	800a024 <UART_SetConfig+0x348>
 8009d8e:	2308      	movs	r3, #8
 8009d90:	77fb      	strb	r3, [r7, #31]
 8009d92:	e147      	b.n	800a024 <UART_SetConfig+0x348>
 8009d94:	2310      	movs	r3, #16
 8009d96:	77fb      	strb	r3, [r7, #31]
 8009d98:	e144      	b.n	800a024 <UART_SetConfig+0x348>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	4a83      	ldr	r2, [pc, #524]	@ (8009fac <UART_SetConfig+0x2d0>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d132      	bne.n	8009e0a <UART_SetConfig+0x12e>
 8009da4:	4b80      	ldr	r3, [pc, #512]	@ (8009fa8 <UART_SetConfig+0x2cc>)
 8009da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009daa:	f003 030c 	and.w	r3, r3, #12
 8009dae:	2b0c      	cmp	r3, #12
 8009db0:	d828      	bhi.n	8009e04 <UART_SetConfig+0x128>
 8009db2:	a201      	add	r2, pc, #4	@ (adr r2, 8009db8 <UART_SetConfig+0xdc>)
 8009db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009db8:	08009ded 	.word	0x08009ded
 8009dbc:	08009e05 	.word	0x08009e05
 8009dc0:	08009e05 	.word	0x08009e05
 8009dc4:	08009e05 	.word	0x08009e05
 8009dc8:	08009df9 	.word	0x08009df9
 8009dcc:	08009e05 	.word	0x08009e05
 8009dd0:	08009e05 	.word	0x08009e05
 8009dd4:	08009e05 	.word	0x08009e05
 8009dd8:	08009df3 	.word	0x08009df3
 8009ddc:	08009e05 	.word	0x08009e05
 8009de0:	08009e05 	.word	0x08009e05
 8009de4:	08009e05 	.word	0x08009e05
 8009de8:	08009dff 	.word	0x08009dff
 8009dec:	2300      	movs	r3, #0
 8009dee:	77fb      	strb	r3, [r7, #31]
 8009df0:	e118      	b.n	800a024 <UART_SetConfig+0x348>
 8009df2:	2302      	movs	r3, #2
 8009df4:	77fb      	strb	r3, [r7, #31]
 8009df6:	e115      	b.n	800a024 <UART_SetConfig+0x348>
 8009df8:	2304      	movs	r3, #4
 8009dfa:	77fb      	strb	r3, [r7, #31]
 8009dfc:	e112      	b.n	800a024 <UART_SetConfig+0x348>
 8009dfe:	2308      	movs	r3, #8
 8009e00:	77fb      	strb	r3, [r7, #31]
 8009e02:	e10f      	b.n	800a024 <UART_SetConfig+0x348>
 8009e04:	2310      	movs	r3, #16
 8009e06:	77fb      	strb	r3, [r7, #31]
 8009e08:	e10c      	b.n	800a024 <UART_SetConfig+0x348>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4a68      	ldr	r2, [pc, #416]	@ (8009fb0 <UART_SetConfig+0x2d4>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d120      	bne.n	8009e56 <UART_SetConfig+0x17a>
 8009e14:	4b64      	ldr	r3, [pc, #400]	@ (8009fa8 <UART_SetConfig+0x2cc>)
 8009e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e1a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009e1e:	2b30      	cmp	r3, #48	@ 0x30
 8009e20:	d013      	beq.n	8009e4a <UART_SetConfig+0x16e>
 8009e22:	2b30      	cmp	r3, #48	@ 0x30
 8009e24:	d814      	bhi.n	8009e50 <UART_SetConfig+0x174>
 8009e26:	2b20      	cmp	r3, #32
 8009e28:	d009      	beq.n	8009e3e <UART_SetConfig+0x162>
 8009e2a:	2b20      	cmp	r3, #32
 8009e2c:	d810      	bhi.n	8009e50 <UART_SetConfig+0x174>
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d002      	beq.n	8009e38 <UART_SetConfig+0x15c>
 8009e32:	2b10      	cmp	r3, #16
 8009e34:	d006      	beq.n	8009e44 <UART_SetConfig+0x168>
 8009e36:	e00b      	b.n	8009e50 <UART_SetConfig+0x174>
 8009e38:	2300      	movs	r3, #0
 8009e3a:	77fb      	strb	r3, [r7, #31]
 8009e3c:	e0f2      	b.n	800a024 <UART_SetConfig+0x348>
 8009e3e:	2302      	movs	r3, #2
 8009e40:	77fb      	strb	r3, [r7, #31]
 8009e42:	e0ef      	b.n	800a024 <UART_SetConfig+0x348>
 8009e44:	2304      	movs	r3, #4
 8009e46:	77fb      	strb	r3, [r7, #31]
 8009e48:	e0ec      	b.n	800a024 <UART_SetConfig+0x348>
 8009e4a:	2308      	movs	r3, #8
 8009e4c:	77fb      	strb	r3, [r7, #31]
 8009e4e:	e0e9      	b.n	800a024 <UART_SetConfig+0x348>
 8009e50:	2310      	movs	r3, #16
 8009e52:	77fb      	strb	r3, [r7, #31]
 8009e54:	e0e6      	b.n	800a024 <UART_SetConfig+0x348>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4a56      	ldr	r2, [pc, #344]	@ (8009fb4 <UART_SetConfig+0x2d8>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d120      	bne.n	8009ea2 <UART_SetConfig+0x1c6>
 8009e60:	4b51      	ldr	r3, [pc, #324]	@ (8009fa8 <UART_SetConfig+0x2cc>)
 8009e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009e6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e6c:	d013      	beq.n	8009e96 <UART_SetConfig+0x1ba>
 8009e6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e70:	d814      	bhi.n	8009e9c <UART_SetConfig+0x1c0>
 8009e72:	2b80      	cmp	r3, #128	@ 0x80
 8009e74:	d009      	beq.n	8009e8a <UART_SetConfig+0x1ae>
 8009e76:	2b80      	cmp	r3, #128	@ 0x80
 8009e78:	d810      	bhi.n	8009e9c <UART_SetConfig+0x1c0>
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d002      	beq.n	8009e84 <UART_SetConfig+0x1a8>
 8009e7e:	2b40      	cmp	r3, #64	@ 0x40
 8009e80:	d006      	beq.n	8009e90 <UART_SetConfig+0x1b4>
 8009e82:	e00b      	b.n	8009e9c <UART_SetConfig+0x1c0>
 8009e84:	2300      	movs	r3, #0
 8009e86:	77fb      	strb	r3, [r7, #31]
 8009e88:	e0cc      	b.n	800a024 <UART_SetConfig+0x348>
 8009e8a:	2302      	movs	r3, #2
 8009e8c:	77fb      	strb	r3, [r7, #31]
 8009e8e:	e0c9      	b.n	800a024 <UART_SetConfig+0x348>
 8009e90:	2304      	movs	r3, #4
 8009e92:	77fb      	strb	r3, [r7, #31]
 8009e94:	e0c6      	b.n	800a024 <UART_SetConfig+0x348>
 8009e96:	2308      	movs	r3, #8
 8009e98:	77fb      	strb	r3, [r7, #31]
 8009e9a:	e0c3      	b.n	800a024 <UART_SetConfig+0x348>
 8009e9c:	2310      	movs	r3, #16
 8009e9e:	77fb      	strb	r3, [r7, #31]
 8009ea0:	e0c0      	b.n	800a024 <UART_SetConfig+0x348>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	4a44      	ldr	r2, [pc, #272]	@ (8009fb8 <UART_SetConfig+0x2dc>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d125      	bne.n	8009ef8 <UART_SetConfig+0x21c>
 8009eac:	4b3e      	ldr	r3, [pc, #248]	@ (8009fa8 <UART_SetConfig+0x2cc>)
 8009eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009eb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009eb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009eba:	d017      	beq.n	8009eec <UART_SetConfig+0x210>
 8009ebc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ec0:	d817      	bhi.n	8009ef2 <UART_SetConfig+0x216>
 8009ec2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ec6:	d00b      	beq.n	8009ee0 <UART_SetConfig+0x204>
 8009ec8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ecc:	d811      	bhi.n	8009ef2 <UART_SetConfig+0x216>
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d003      	beq.n	8009eda <UART_SetConfig+0x1fe>
 8009ed2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ed6:	d006      	beq.n	8009ee6 <UART_SetConfig+0x20a>
 8009ed8:	e00b      	b.n	8009ef2 <UART_SetConfig+0x216>
 8009eda:	2300      	movs	r3, #0
 8009edc:	77fb      	strb	r3, [r7, #31]
 8009ede:	e0a1      	b.n	800a024 <UART_SetConfig+0x348>
 8009ee0:	2302      	movs	r3, #2
 8009ee2:	77fb      	strb	r3, [r7, #31]
 8009ee4:	e09e      	b.n	800a024 <UART_SetConfig+0x348>
 8009ee6:	2304      	movs	r3, #4
 8009ee8:	77fb      	strb	r3, [r7, #31]
 8009eea:	e09b      	b.n	800a024 <UART_SetConfig+0x348>
 8009eec:	2308      	movs	r3, #8
 8009eee:	77fb      	strb	r3, [r7, #31]
 8009ef0:	e098      	b.n	800a024 <UART_SetConfig+0x348>
 8009ef2:	2310      	movs	r3, #16
 8009ef4:	77fb      	strb	r3, [r7, #31]
 8009ef6:	e095      	b.n	800a024 <UART_SetConfig+0x348>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a2f      	ldr	r2, [pc, #188]	@ (8009fbc <UART_SetConfig+0x2e0>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d125      	bne.n	8009f4e <UART_SetConfig+0x272>
 8009f02:	4b29      	ldr	r3, [pc, #164]	@ (8009fa8 <UART_SetConfig+0x2cc>)
 8009f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009f0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f10:	d017      	beq.n	8009f42 <UART_SetConfig+0x266>
 8009f12:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f16:	d817      	bhi.n	8009f48 <UART_SetConfig+0x26c>
 8009f18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f1c:	d00b      	beq.n	8009f36 <UART_SetConfig+0x25a>
 8009f1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f22:	d811      	bhi.n	8009f48 <UART_SetConfig+0x26c>
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d003      	beq.n	8009f30 <UART_SetConfig+0x254>
 8009f28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f2c:	d006      	beq.n	8009f3c <UART_SetConfig+0x260>
 8009f2e:	e00b      	b.n	8009f48 <UART_SetConfig+0x26c>
 8009f30:	2301      	movs	r3, #1
 8009f32:	77fb      	strb	r3, [r7, #31]
 8009f34:	e076      	b.n	800a024 <UART_SetConfig+0x348>
 8009f36:	2302      	movs	r3, #2
 8009f38:	77fb      	strb	r3, [r7, #31]
 8009f3a:	e073      	b.n	800a024 <UART_SetConfig+0x348>
 8009f3c:	2304      	movs	r3, #4
 8009f3e:	77fb      	strb	r3, [r7, #31]
 8009f40:	e070      	b.n	800a024 <UART_SetConfig+0x348>
 8009f42:	2308      	movs	r3, #8
 8009f44:	77fb      	strb	r3, [r7, #31]
 8009f46:	e06d      	b.n	800a024 <UART_SetConfig+0x348>
 8009f48:	2310      	movs	r3, #16
 8009f4a:	77fb      	strb	r3, [r7, #31]
 8009f4c:	e06a      	b.n	800a024 <UART_SetConfig+0x348>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	4a1b      	ldr	r2, [pc, #108]	@ (8009fc0 <UART_SetConfig+0x2e4>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d138      	bne.n	8009fca <UART_SetConfig+0x2ee>
 8009f58:	4b13      	ldr	r3, [pc, #76]	@ (8009fa8 <UART_SetConfig+0x2cc>)
 8009f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f5e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009f62:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009f66:	d017      	beq.n	8009f98 <UART_SetConfig+0x2bc>
 8009f68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009f6c:	d82a      	bhi.n	8009fc4 <UART_SetConfig+0x2e8>
 8009f6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f72:	d00b      	beq.n	8009f8c <UART_SetConfig+0x2b0>
 8009f74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f78:	d824      	bhi.n	8009fc4 <UART_SetConfig+0x2e8>
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d003      	beq.n	8009f86 <UART_SetConfig+0x2aa>
 8009f7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f82:	d006      	beq.n	8009f92 <UART_SetConfig+0x2b6>
 8009f84:	e01e      	b.n	8009fc4 <UART_SetConfig+0x2e8>
 8009f86:	2300      	movs	r3, #0
 8009f88:	77fb      	strb	r3, [r7, #31]
 8009f8a:	e04b      	b.n	800a024 <UART_SetConfig+0x348>
 8009f8c:	2302      	movs	r3, #2
 8009f8e:	77fb      	strb	r3, [r7, #31]
 8009f90:	e048      	b.n	800a024 <UART_SetConfig+0x348>
 8009f92:	2304      	movs	r3, #4
 8009f94:	77fb      	strb	r3, [r7, #31]
 8009f96:	e045      	b.n	800a024 <UART_SetConfig+0x348>
 8009f98:	2308      	movs	r3, #8
 8009f9a:	77fb      	strb	r3, [r7, #31]
 8009f9c:	e042      	b.n	800a024 <UART_SetConfig+0x348>
 8009f9e:	bf00      	nop
 8009fa0:	efff69f3 	.word	0xefff69f3
 8009fa4:	40011000 	.word	0x40011000
 8009fa8:	40023800 	.word	0x40023800
 8009fac:	40004400 	.word	0x40004400
 8009fb0:	40004800 	.word	0x40004800
 8009fb4:	40004c00 	.word	0x40004c00
 8009fb8:	40005000 	.word	0x40005000
 8009fbc:	40011400 	.word	0x40011400
 8009fc0:	40007800 	.word	0x40007800
 8009fc4:	2310      	movs	r3, #16
 8009fc6:	77fb      	strb	r3, [r7, #31]
 8009fc8:	e02c      	b.n	800a024 <UART_SetConfig+0x348>
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4a72      	ldr	r2, [pc, #456]	@ (800a198 <UART_SetConfig+0x4bc>)
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	d125      	bne.n	800a020 <UART_SetConfig+0x344>
 8009fd4:	4b71      	ldr	r3, [pc, #452]	@ (800a19c <UART_SetConfig+0x4c0>)
 8009fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fda:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009fde:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009fe2:	d017      	beq.n	800a014 <UART_SetConfig+0x338>
 8009fe4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009fe8:	d817      	bhi.n	800a01a <UART_SetConfig+0x33e>
 8009fea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fee:	d00b      	beq.n	800a008 <UART_SetConfig+0x32c>
 8009ff0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ff4:	d811      	bhi.n	800a01a <UART_SetConfig+0x33e>
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d003      	beq.n	800a002 <UART_SetConfig+0x326>
 8009ffa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ffe:	d006      	beq.n	800a00e <UART_SetConfig+0x332>
 800a000:	e00b      	b.n	800a01a <UART_SetConfig+0x33e>
 800a002:	2300      	movs	r3, #0
 800a004:	77fb      	strb	r3, [r7, #31]
 800a006:	e00d      	b.n	800a024 <UART_SetConfig+0x348>
 800a008:	2302      	movs	r3, #2
 800a00a:	77fb      	strb	r3, [r7, #31]
 800a00c:	e00a      	b.n	800a024 <UART_SetConfig+0x348>
 800a00e:	2304      	movs	r3, #4
 800a010:	77fb      	strb	r3, [r7, #31]
 800a012:	e007      	b.n	800a024 <UART_SetConfig+0x348>
 800a014:	2308      	movs	r3, #8
 800a016:	77fb      	strb	r3, [r7, #31]
 800a018:	e004      	b.n	800a024 <UART_SetConfig+0x348>
 800a01a:	2310      	movs	r3, #16
 800a01c:	77fb      	strb	r3, [r7, #31]
 800a01e:	e001      	b.n	800a024 <UART_SetConfig+0x348>
 800a020:	2310      	movs	r3, #16
 800a022:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	69db      	ldr	r3, [r3, #28]
 800a028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a02c:	d15b      	bne.n	800a0e6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a02e:	7ffb      	ldrb	r3, [r7, #31]
 800a030:	2b08      	cmp	r3, #8
 800a032:	d828      	bhi.n	800a086 <UART_SetConfig+0x3aa>
 800a034:	a201      	add	r2, pc, #4	@ (adr r2, 800a03c <UART_SetConfig+0x360>)
 800a036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a03a:	bf00      	nop
 800a03c:	0800a061 	.word	0x0800a061
 800a040:	0800a069 	.word	0x0800a069
 800a044:	0800a071 	.word	0x0800a071
 800a048:	0800a087 	.word	0x0800a087
 800a04c:	0800a077 	.word	0x0800a077
 800a050:	0800a087 	.word	0x0800a087
 800a054:	0800a087 	.word	0x0800a087
 800a058:	0800a087 	.word	0x0800a087
 800a05c:	0800a07f 	.word	0x0800a07f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a060:	f7fd ffca 	bl	8007ff8 <HAL_RCC_GetPCLK1Freq>
 800a064:	61b8      	str	r0, [r7, #24]
        break;
 800a066:	e013      	b.n	800a090 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a068:	f7fd ffda 	bl	8008020 <HAL_RCC_GetPCLK2Freq>
 800a06c:	61b8      	str	r0, [r7, #24]
        break;
 800a06e:	e00f      	b.n	800a090 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a070:	4b4b      	ldr	r3, [pc, #300]	@ (800a1a0 <UART_SetConfig+0x4c4>)
 800a072:	61bb      	str	r3, [r7, #24]
        break;
 800a074:	e00c      	b.n	800a090 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a076:	f7fd feed 	bl	8007e54 <HAL_RCC_GetSysClockFreq>
 800a07a:	61b8      	str	r0, [r7, #24]
        break;
 800a07c:	e008      	b.n	800a090 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a07e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a082:	61bb      	str	r3, [r7, #24]
        break;
 800a084:	e004      	b.n	800a090 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a086:	2300      	movs	r3, #0
 800a088:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	77bb      	strb	r3, [r7, #30]
        break;
 800a08e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a090:	69bb      	ldr	r3, [r7, #24]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d074      	beq.n	800a180 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a096:	69bb      	ldr	r3, [r7, #24]
 800a098:	005a      	lsls	r2, r3, #1
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	085b      	lsrs	r3, r3, #1
 800a0a0:	441a      	add	r2, r3
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0aa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	2b0f      	cmp	r3, #15
 800a0b0:	d916      	bls.n	800a0e0 <UART_SetConfig+0x404>
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0b8:	d212      	bcs.n	800a0e0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	f023 030f 	bic.w	r3, r3, #15
 800a0c2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a0c4:	693b      	ldr	r3, [r7, #16]
 800a0c6:	085b      	lsrs	r3, r3, #1
 800a0c8:	b29b      	uxth	r3, r3
 800a0ca:	f003 0307 	and.w	r3, r3, #7
 800a0ce:	b29a      	uxth	r2, r3
 800a0d0:	89fb      	ldrh	r3, [r7, #14]
 800a0d2:	4313      	orrs	r3, r2
 800a0d4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	89fa      	ldrh	r2, [r7, #14]
 800a0dc:	60da      	str	r2, [r3, #12]
 800a0de:	e04f      	b.n	800a180 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	77bb      	strb	r3, [r7, #30]
 800a0e4:	e04c      	b.n	800a180 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a0e6:	7ffb      	ldrb	r3, [r7, #31]
 800a0e8:	2b08      	cmp	r3, #8
 800a0ea:	d828      	bhi.n	800a13e <UART_SetConfig+0x462>
 800a0ec:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f4 <UART_SetConfig+0x418>)
 800a0ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f2:	bf00      	nop
 800a0f4:	0800a119 	.word	0x0800a119
 800a0f8:	0800a121 	.word	0x0800a121
 800a0fc:	0800a129 	.word	0x0800a129
 800a100:	0800a13f 	.word	0x0800a13f
 800a104:	0800a12f 	.word	0x0800a12f
 800a108:	0800a13f 	.word	0x0800a13f
 800a10c:	0800a13f 	.word	0x0800a13f
 800a110:	0800a13f 	.word	0x0800a13f
 800a114:	0800a137 	.word	0x0800a137
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a118:	f7fd ff6e 	bl	8007ff8 <HAL_RCC_GetPCLK1Freq>
 800a11c:	61b8      	str	r0, [r7, #24]
        break;
 800a11e:	e013      	b.n	800a148 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a120:	f7fd ff7e 	bl	8008020 <HAL_RCC_GetPCLK2Freq>
 800a124:	61b8      	str	r0, [r7, #24]
        break;
 800a126:	e00f      	b.n	800a148 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a128:	4b1d      	ldr	r3, [pc, #116]	@ (800a1a0 <UART_SetConfig+0x4c4>)
 800a12a:	61bb      	str	r3, [r7, #24]
        break;
 800a12c:	e00c      	b.n	800a148 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a12e:	f7fd fe91 	bl	8007e54 <HAL_RCC_GetSysClockFreq>
 800a132:	61b8      	str	r0, [r7, #24]
        break;
 800a134:	e008      	b.n	800a148 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a13a:	61bb      	str	r3, [r7, #24]
        break;
 800a13c:	e004      	b.n	800a148 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a13e:	2300      	movs	r3, #0
 800a140:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	77bb      	strb	r3, [r7, #30]
        break;
 800a146:	bf00      	nop
    }

    if (pclk != 0U)
 800a148:	69bb      	ldr	r3, [r7, #24]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d018      	beq.n	800a180 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	685b      	ldr	r3, [r3, #4]
 800a152:	085a      	lsrs	r2, r3, #1
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	441a      	add	r2, r3
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a160:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	2b0f      	cmp	r3, #15
 800a166:	d909      	bls.n	800a17c <UART_SetConfig+0x4a0>
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a16e:	d205      	bcs.n	800a17c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	b29a      	uxth	r2, r3
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	60da      	str	r2, [r3, #12]
 800a17a:	e001      	b.n	800a180 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a17c:	2301      	movs	r3, #1
 800a17e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2200      	movs	r2, #0
 800a184:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2200      	movs	r2, #0
 800a18a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a18c:	7fbb      	ldrb	r3, [r7, #30]
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3720      	adds	r7, #32
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}
 800a196:	bf00      	nop
 800a198:	40007c00 	.word	0x40007c00
 800a19c:	40023800 	.word	0x40023800
 800a1a0:	00f42400 	.word	0x00f42400

0800a1a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1b0:	f003 0301 	and.w	r3, r3, #1
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d00a      	beq.n	800a1ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	430a      	orrs	r2, r1
 800a1cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1d2:	f003 0302 	and.w	r3, r3, #2
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d00a      	beq.n	800a1f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	685b      	ldr	r3, [r3, #4]
 800a1e0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	430a      	orrs	r2, r1
 800a1ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1f4:	f003 0304 	and.w	r3, r3, #4
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d00a      	beq.n	800a212 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	685b      	ldr	r3, [r3, #4]
 800a202:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	430a      	orrs	r2, r1
 800a210:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a216:	f003 0308 	and.w	r3, r3, #8
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d00a      	beq.n	800a234 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	430a      	orrs	r2, r1
 800a232:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a238:	f003 0310 	and.w	r3, r3, #16
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d00a      	beq.n	800a256 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	430a      	orrs	r2, r1
 800a254:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a25a:	f003 0320 	and.w	r3, r3, #32
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d00a      	beq.n	800a278 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	430a      	orrs	r2, r1
 800a276:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a27c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a280:	2b00      	cmp	r3, #0
 800a282:	d01a      	beq.n	800a2ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	685b      	ldr	r3, [r3, #4]
 800a28a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	430a      	orrs	r2, r1
 800a298:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a29e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2a2:	d10a      	bne.n	800a2ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	685b      	ldr	r3, [r3, #4]
 800a2aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	430a      	orrs	r2, r1
 800a2b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00a      	beq.n	800a2dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	685b      	ldr	r3, [r3, #4]
 800a2cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	430a      	orrs	r2, r1
 800a2da:	605a      	str	r2, [r3, #4]
  }
}
 800a2dc:	bf00      	nop
 800a2de:	370c      	adds	r7, #12
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e6:	4770      	bx	lr

0800a2e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b086      	sub	sp, #24
 800a2ec:	af02      	add	r7, sp, #8
 800a2ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a2f8:	f7fa f9fe 	bl	80046f8 <HAL_GetTick>
 800a2fc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f003 0308 	and.w	r3, r3, #8
 800a308:	2b08      	cmp	r3, #8
 800a30a:	d10e      	bne.n	800a32a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a30c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a310:	9300      	str	r3, [sp, #0]
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	2200      	movs	r2, #0
 800a316:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 f81b 	bl	800a356 <UART_WaitOnFlagUntilTimeout>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d001      	beq.n	800a32a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a326:	2303      	movs	r3, #3
 800a328:	e011      	b.n	800a34e <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2220      	movs	r2, #32
 800a32e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2220      	movs	r2, #32
 800a334:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2200      	movs	r2, #0
 800a33c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2200      	movs	r2, #0
 800a342:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2200      	movs	r2, #0
 800a348:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a34c:	2300      	movs	r3, #0
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3710      	adds	r7, #16
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b09c      	sub	sp, #112	@ 0x70
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	60f8      	str	r0, [r7, #12]
 800a35e:	60b9      	str	r1, [r7, #8]
 800a360:	603b      	str	r3, [r7, #0]
 800a362:	4613      	mov	r3, r2
 800a364:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a366:	e0a7      	b.n	800a4b8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a368:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a36a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a36e:	f000 80a3 	beq.w	800a4b8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a372:	f7fa f9c1 	bl	80046f8 <HAL_GetTick>
 800a376:	4602      	mov	r2, r0
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	1ad3      	subs	r3, r2, r3
 800a37c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800a37e:	429a      	cmp	r2, r3
 800a380:	d302      	bcc.n	800a388 <UART_WaitOnFlagUntilTimeout+0x32>
 800a382:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a384:	2b00      	cmp	r3, #0
 800a386:	d13f      	bne.n	800a408 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a38e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a390:	e853 3f00 	ldrex	r3, [r3]
 800a394:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a398:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800a39c:	667b      	str	r3, [r7, #100]	@ 0x64
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a3a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a3a8:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3aa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a3ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a3ae:	e841 2300 	strex	r3, r2, [r1]
 800a3b2:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a3b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d1e6      	bne.n	800a388 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	3308      	adds	r3, #8
 800a3c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3c4:	e853 3f00 	ldrex	r3, [r3]
 800a3c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a3ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3cc:	f023 0301 	bic.w	r3, r3, #1
 800a3d0:	663b      	str	r3, [r7, #96]	@ 0x60
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	3308      	adds	r3, #8
 800a3d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a3da:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a3dc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a3e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3e2:	e841 2300 	strex	r3, r2, [r1]
 800a3e6:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a3e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d1e5      	bne.n	800a3ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	2220      	movs	r2, #32
 800a3f2:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2220      	movs	r2, #32
 800a3f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2200      	movs	r2, #0
 800a400:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 800a404:	2303      	movs	r3, #3
 800a406:	e068      	b.n	800a4da <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f003 0304 	and.w	r3, r3, #4
 800a412:	2b00      	cmp	r3, #0
 800a414:	d050      	beq.n	800a4b8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	69db      	ldr	r3, [r3, #28]
 800a41c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a420:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a424:	d148      	bne.n	800a4b8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a42e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a438:	e853 3f00 	ldrex	r3, [r3]
 800a43c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a43e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a440:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800a444:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	461a      	mov	r2, r3
 800a44c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a44e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a450:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a452:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a454:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a456:	e841 2300 	strex	r3, r2, [r1]
 800a45a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a45c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d1e6      	bne.n	800a430 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	3308      	adds	r3, #8
 800a468:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	e853 3f00 	ldrex	r3, [r3]
 800a470:	613b      	str	r3, [r7, #16]
   return(result);
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	f023 0301 	bic.w	r3, r3, #1
 800a478:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	3308      	adds	r3, #8
 800a480:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a482:	623a      	str	r2, [r7, #32]
 800a484:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a486:	69f9      	ldr	r1, [r7, #28]
 800a488:	6a3a      	ldr	r2, [r7, #32]
 800a48a:	e841 2300 	strex	r3, r2, [r1]
 800a48e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a490:	69bb      	ldr	r3, [r7, #24]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d1e5      	bne.n	800a462 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	2220      	movs	r2, #32
 800a49a:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	2220      	movs	r2, #32
 800a4a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	2220      	movs	r2, #32
 800a4a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a4b4:	2303      	movs	r3, #3
 800a4b6:	e010      	b.n	800a4da <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	69da      	ldr	r2, [r3, #28]
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	4013      	ands	r3, r2
 800a4c2:	68ba      	ldr	r2, [r7, #8]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	bf0c      	ite	eq
 800a4c8:	2301      	moveq	r3, #1
 800a4ca:	2300      	movne	r3, #0
 800a4cc:	b2db      	uxtb	r3, r3
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	79fb      	ldrb	r3, [r7, #7]
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	f43f af48 	beq.w	800a368 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a4d8:	2300      	movs	r3, #0
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3770      	adds	r7, #112	@ 0x70
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
	...

0800a4e4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b083      	sub	sp, #12
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d121      	bne.n	800a53a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681a      	ldr	r2, [r3, #0]
 800a4fa:	4b27      	ldr	r3, [pc, #156]	@ (800a598 <FMC_SDRAM_Init+0xb4>)
 800a4fc:	4013      	ands	r3, r2
 800a4fe:	683a      	ldr	r2, [r7, #0]
 800a500:	6851      	ldr	r1, [r2, #4]
 800a502:	683a      	ldr	r2, [r7, #0]
 800a504:	6892      	ldr	r2, [r2, #8]
 800a506:	4311      	orrs	r1, r2
 800a508:	683a      	ldr	r2, [r7, #0]
 800a50a:	68d2      	ldr	r2, [r2, #12]
 800a50c:	4311      	orrs	r1, r2
 800a50e:	683a      	ldr	r2, [r7, #0]
 800a510:	6912      	ldr	r2, [r2, #16]
 800a512:	4311      	orrs	r1, r2
 800a514:	683a      	ldr	r2, [r7, #0]
 800a516:	6952      	ldr	r2, [r2, #20]
 800a518:	4311      	orrs	r1, r2
 800a51a:	683a      	ldr	r2, [r7, #0]
 800a51c:	6992      	ldr	r2, [r2, #24]
 800a51e:	4311      	orrs	r1, r2
 800a520:	683a      	ldr	r2, [r7, #0]
 800a522:	69d2      	ldr	r2, [r2, #28]
 800a524:	4311      	orrs	r1, r2
 800a526:	683a      	ldr	r2, [r7, #0]
 800a528:	6a12      	ldr	r2, [r2, #32]
 800a52a:	4311      	orrs	r1, r2
 800a52c:	683a      	ldr	r2, [r7, #0]
 800a52e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a530:	430a      	orrs	r2, r1
 800a532:	431a      	orrs	r2, r3
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	601a      	str	r2, [r3, #0]
 800a538:	e026      	b.n	800a588 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	69d9      	ldr	r1, [r3, #28]
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	6a1b      	ldr	r3, [r3, #32]
 800a54a:	4319      	orrs	r1, r3
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a550:	430b      	orrs	r3, r1
 800a552:	431a      	orrs	r2, r3
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	685a      	ldr	r2, [r3, #4]
 800a55c:	4b0e      	ldr	r3, [pc, #56]	@ (800a598 <FMC_SDRAM_Init+0xb4>)
 800a55e:	4013      	ands	r3, r2
 800a560:	683a      	ldr	r2, [r7, #0]
 800a562:	6851      	ldr	r1, [r2, #4]
 800a564:	683a      	ldr	r2, [r7, #0]
 800a566:	6892      	ldr	r2, [r2, #8]
 800a568:	4311      	orrs	r1, r2
 800a56a:	683a      	ldr	r2, [r7, #0]
 800a56c:	68d2      	ldr	r2, [r2, #12]
 800a56e:	4311      	orrs	r1, r2
 800a570:	683a      	ldr	r2, [r7, #0]
 800a572:	6912      	ldr	r2, [r2, #16]
 800a574:	4311      	orrs	r1, r2
 800a576:	683a      	ldr	r2, [r7, #0]
 800a578:	6952      	ldr	r2, [r2, #20]
 800a57a:	4311      	orrs	r1, r2
 800a57c:	683a      	ldr	r2, [r7, #0]
 800a57e:	6992      	ldr	r2, [r2, #24]
 800a580:	430a      	orrs	r2, r1
 800a582:	431a      	orrs	r2, r3
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800a588:	2300      	movs	r3, #0
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	370c      	adds	r7, #12
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr
 800a596:	bf00      	nop
 800a598:	ffff8000 	.word	0xffff8000

0800a59c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b085      	sub	sp, #20
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	60f8      	str	r0, [r7, #12]
 800a5a4:	60b9      	str	r1, [r7, #8]
 800a5a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d128      	bne.n	800a600 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	689b      	ldr	r3, [r3, #8]
 800a5b2:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	1e59      	subs	r1, r3, #1
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	3b01      	subs	r3, #1
 800a5c2:	011b      	lsls	r3, r3, #4
 800a5c4:	4319      	orrs	r1, r3
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	3b01      	subs	r3, #1
 800a5cc:	021b      	lsls	r3, r3, #8
 800a5ce:	4319      	orrs	r1, r3
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	68db      	ldr	r3, [r3, #12]
 800a5d4:	3b01      	subs	r3, #1
 800a5d6:	031b      	lsls	r3, r3, #12
 800a5d8:	4319      	orrs	r1, r3
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	691b      	ldr	r3, [r3, #16]
 800a5de:	3b01      	subs	r3, #1
 800a5e0:	041b      	lsls	r3, r3, #16
 800a5e2:	4319      	orrs	r1, r3
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	695b      	ldr	r3, [r3, #20]
 800a5e8:	3b01      	subs	r3, #1
 800a5ea:	051b      	lsls	r3, r3, #20
 800a5ec:	4319      	orrs	r1, r3
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	699b      	ldr	r3, [r3, #24]
 800a5f2:	3b01      	subs	r3, #1
 800a5f4:	061b      	lsls	r3, r3, #24
 800a5f6:	430b      	orrs	r3, r1
 800a5f8:	431a      	orrs	r2, r3
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	609a      	str	r2, [r3, #8]
 800a5fe:	e02d      	b.n	800a65c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	689a      	ldr	r2, [r3, #8]
 800a604:	4b19      	ldr	r3, [pc, #100]	@ (800a66c <FMC_SDRAM_Timing_Init+0xd0>)
 800a606:	4013      	ands	r3, r2
 800a608:	68ba      	ldr	r2, [r7, #8]
 800a60a:	68d2      	ldr	r2, [r2, #12]
 800a60c:	3a01      	subs	r2, #1
 800a60e:	0311      	lsls	r1, r2, #12
 800a610:	68ba      	ldr	r2, [r7, #8]
 800a612:	6952      	ldr	r2, [r2, #20]
 800a614:	3a01      	subs	r2, #1
 800a616:	0512      	lsls	r2, r2, #20
 800a618:	430a      	orrs	r2, r1
 800a61a:	431a      	orrs	r2, r3
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	68db      	ldr	r3, [r3, #12]
 800a624:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	1e59      	subs	r1, r3, #1
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	685b      	ldr	r3, [r3, #4]
 800a632:	3b01      	subs	r3, #1
 800a634:	011b      	lsls	r3, r3, #4
 800a636:	4319      	orrs	r1, r3
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	3b01      	subs	r3, #1
 800a63e:	021b      	lsls	r3, r3, #8
 800a640:	4319      	orrs	r1, r3
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	691b      	ldr	r3, [r3, #16]
 800a646:	3b01      	subs	r3, #1
 800a648:	041b      	lsls	r3, r3, #16
 800a64a:	4319      	orrs	r1, r3
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	699b      	ldr	r3, [r3, #24]
 800a650:	3b01      	subs	r3, #1
 800a652:	061b      	lsls	r3, r3, #24
 800a654:	430b      	orrs	r3, r1
 800a656:	431a      	orrs	r2, r3
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3714      	adds	r7, #20
 800a662:	46bd      	mov	sp, r7
 800a664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a668:	4770      	bx	lr
 800a66a:	bf00      	nop
 800a66c:	ff0f0fff 	.word	0xff0f0fff

0800a670 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800a670:	b480      	push	{r7}
 800a672:	b085      	sub	sp, #20
 800a674:	af00      	add	r7, sp, #0
 800a676:	60f8      	str	r0, [r7, #12]
 800a678:	60b9      	str	r1, [r7, #8]
 800a67a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	691a      	ldr	r2, [r3, #16]
 800a680:	4b0c      	ldr	r3, [pc, #48]	@ (800a6b4 <FMC_SDRAM_SendCommand+0x44>)
 800a682:	4013      	ands	r3, r2
 800a684:	68ba      	ldr	r2, [r7, #8]
 800a686:	6811      	ldr	r1, [r2, #0]
 800a688:	68ba      	ldr	r2, [r7, #8]
 800a68a:	6852      	ldr	r2, [r2, #4]
 800a68c:	4311      	orrs	r1, r2
 800a68e:	68ba      	ldr	r2, [r7, #8]
 800a690:	6892      	ldr	r2, [r2, #8]
 800a692:	3a01      	subs	r2, #1
 800a694:	0152      	lsls	r2, r2, #5
 800a696:	4311      	orrs	r1, r2
 800a698:	68ba      	ldr	r2, [r7, #8]
 800a69a:	68d2      	ldr	r2, [r2, #12]
 800a69c:	0252      	lsls	r2, r2, #9
 800a69e:	430a      	orrs	r2, r1
 800a6a0:	431a      	orrs	r2, r3
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800a6a6:	2300      	movs	r3, #0
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3714      	adds	r7, #20
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr
 800a6b4:	ffc00000 	.word	0xffc00000

0800a6b8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	695a      	ldr	r2, [r3, #20]
 800a6c6:	4b07      	ldr	r3, [pc, #28]	@ (800a6e4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800a6c8:	4013      	ands	r3, r2
 800a6ca:	683a      	ldr	r2, [r7, #0]
 800a6cc:	0052      	lsls	r2, r2, #1
 800a6ce:	431a      	orrs	r2, r3
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800a6d4:	2300      	movs	r3, #0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	370c      	adds	r7, #12
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr
 800a6e2:	bf00      	nop
 800a6e4:	ffffc001 	.word	0xffffc001

0800a6e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b085      	sub	sp, #20
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a6f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a6fa:	2b84      	cmp	r3, #132	@ 0x84
 800a6fc:	d005      	beq.n	800a70a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a6fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	4413      	add	r3, r2
 800a706:	3303      	adds	r3, #3
 800a708:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a70a:	68fb      	ldr	r3, [r7, #12]
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	3714      	adds	r7, #20
 800a710:	46bd      	mov	sp, r7
 800a712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a716:	4770      	bx	lr

0800a718 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a71c:	f000 faee 	bl	800acfc <vTaskStartScheduler>
  
  return osOK;
 800a720:	2300      	movs	r3, #0
}
 800a722:	4618      	mov	r0, r3
 800a724:	bd80      	pop	{r7, pc}

0800a726 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a726:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a728:	b089      	sub	sp, #36	@ 0x24
 800a72a:	af04      	add	r7, sp, #16
 800a72c:	6078      	str	r0, [r7, #4]
 800a72e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	695b      	ldr	r3, [r3, #20]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d020      	beq.n	800a77a <osThreadCreate+0x54>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	699b      	ldr	r3, [r3, #24]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d01c      	beq.n	800a77a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	685c      	ldr	r4, [r3, #4]
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	691e      	ldr	r6, [r3, #16]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a752:	4618      	mov	r0, r3
 800a754:	f7ff ffc8 	bl	800a6e8 <makeFreeRtosPriority>
 800a758:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	695b      	ldr	r3, [r3, #20]
 800a75e:	687a      	ldr	r2, [r7, #4]
 800a760:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a762:	9202      	str	r2, [sp, #8]
 800a764:	9301      	str	r3, [sp, #4]
 800a766:	9100      	str	r1, [sp, #0]
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	4632      	mov	r2, r6
 800a76c:	4629      	mov	r1, r5
 800a76e:	4620      	mov	r0, r4
 800a770:	f000 f8ed 	bl	800a94e <xTaskCreateStatic>
 800a774:	4603      	mov	r3, r0
 800a776:	60fb      	str	r3, [r7, #12]
 800a778:	e01c      	b.n	800a7b4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	685c      	ldr	r4, [r3, #4]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a786:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a78e:	4618      	mov	r0, r3
 800a790:	f7ff ffaa 	bl	800a6e8 <makeFreeRtosPriority>
 800a794:	4602      	mov	r2, r0
 800a796:	f107 030c 	add.w	r3, r7, #12
 800a79a:	9301      	str	r3, [sp, #4]
 800a79c:	9200      	str	r2, [sp, #0]
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	4632      	mov	r2, r6
 800a7a2:	4629      	mov	r1, r5
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	f000 f938 	bl	800aa1a <xTaskCreate>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b01      	cmp	r3, #1
 800a7ae:	d001      	beq.n	800a7b4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	e000      	b.n	800a7b6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3714      	adds	r7, #20
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a7be <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b084      	sub	sp, #16
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d001      	beq.n	800a7d4 <osDelay+0x16>
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	e000      	b.n	800a7d6 <osDelay+0x18>
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	f000 fa58 	bl	800ac8c <vTaskDelay>
  
  return osOK;
 800a7dc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3710      	adds	r7, #16
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}

0800a7e6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a7e6:	b480      	push	{r7}
 800a7e8:	b083      	sub	sp, #12
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f103 0208 	add.w	r2, r3, #8
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a7fe:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f103 0208 	add.w	r2, r3, #8
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f103 0208 	add.w	r2, r3, #8
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2200      	movs	r2, #0
 800a818:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a81a:	bf00      	nop
 800a81c:	370c      	adds	r7, #12
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr

0800a826 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a826:	b480      	push	{r7}
 800a828:	b083      	sub	sp, #12
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2200      	movs	r2, #0
 800a832:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a834:	bf00      	nop
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a840:	b480      	push	{r7}
 800a842:	b085      	sub	sp, #20
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	68fa      	ldr	r2, [r7, #12]
 800a854:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	689a      	ldr	r2, [r3, #8]
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	689b      	ldr	r3, [r3, #8]
 800a862:	683a      	ldr	r2, [r7, #0]
 800a864:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	683a      	ldr	r2, [r7, #0]
 800a86a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	687a      	ldr	r2, [r7, #4]
 800a870:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	1c5a      	adds	r2, r3, #1
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	601a      	str	r2, [r3, #0]
}
 800a87c:	bf00      	nop
 800a87e:	3714      	adds	r7, #20
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr

0800a888 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a888:	b480      	push	{r7}
 800a88a:	b085      	sub	sp, #20
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a89e:	d103      	bne.n	800a8a8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	691b      	ldr	r3, [r3, #16]
 800a8a4:	60fb      	str	r3, [r7, #12]
 800a8a6:	e00c      	b.n	800a8c2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	3308      	adds	r3, #8
 800a8ac:	60fb      	str	r3, [r7, #12]
 800a8ae:	e002      	b.n	800a8b6 <vListInsert+0x2e>
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	60fb      	str	r3, [r7, #12]
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	68ba      	ldr	r2, [r7, #8]
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d2f6      	bcs.n	800a8b0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	685a      	ldr	r2, [r3, #4]
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	685b      	ldr	r3, [r3, #4]
 800a8ce:	683a      	ldr	r2, [r7, #0]
 800a8d0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	68fa      	ldr	r2, [r7, #12]
 800a8d6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	683a      	ldr	r2, [r7, #0]
 800a8dc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	687a      	ldr	r2, [r7, #4]
 800a8e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	1c5a      	adds	r2, r3, #1
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	601a      	str	r2, [r3, #0]
}
 800a8ee:	bf00      	nop
 800a8f0:	3714      	adds	r7, #20
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f8:	4770      	bx	lr

0800a8fa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a8fa:	b480      	push	{r7}
 800a8fc:	b085      	sub	sp, #20
 800a8fe:	af00      	add	r7, sp, #0
 800a900:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	691b      	ldr	r3, [r3, #16]
 800a906:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	687a      	ldr	r2, [r7, #4]
 800a90e:	6892      	ldr	r2, [r2, #8]
 800a910:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	689b      	ldr	r3, [r3, #8]
 800a916:	687a      	ldr	r2, [r7, #4]
 800a918:	6852      	ldr	r2, [r2, #4]
 800a91a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	687a      	ldr	r2, [r7, #4]
 800a922:	429a      	cmp	r2, r3
 800a924:	d103      	bne.n	800a92e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	689a      	ldr	r2, [r3, #8]
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2200      	movs	r2, #0
 800a932:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	1e5a      	subs	r2, r3, #1
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
}
 800a942:	4618      	mov	r0, r3
 800a944:	3714      	adds	r7, #20
 800a946:	46bd      	mov	sp, r7
 800a948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94c:	4770      	bx	lr

0800a94e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a94e:	b580      	push	{r7, lr}
 800a950:	b08e      	sub	sp, #56	@ 0x38
 800a952:	af04      	add	r7, sp, #16
 800a954:	60f8      	str	r0, [r7, #12]
 800a956:	60b9      	str	r1, [r7, #8]
 800a958:	607a      	str	r2, [r7, #4]
 800a95a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a95c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d10d      	bne.n	800a97e <xTaskCreateStatic+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a966:	b672      	cpsid	i
 800a968:	f383 8811 	msr	BASEPRI, r3
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	f3bf 8f4f 	dsb	sy
 800a974:	b662      	cpsie	i
 800a976:	623b      	str	r3, [r7, #32]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a978:	bf00      	nop
 800a97a:	bf00      	nop
 800a97c:	e7fd      	b.n	800a97a <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800a97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a980:	2b00      	cmp	r3, #0
 800a982:	d10d      	bne.n	800a9a0 <xTaskCreateStatic+0x52>
	__asm volatile
 800a984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a988:	b672      	cpsid	i
 800a98a:	f383 8811 	msr	BASEPRI, r3
 800a98e:	f3bf 8f6f 	isb	sy
 800a992:	f3bf 8f4f 	dsb	sy
 800a996:	b662      	cpsie	i
 800a998:	61fb      	str	r3, [r7, #28]
}
 800a99a:	bf00      	nop
 800a99c:	bf00      	nop
 800a99e:	e7fd      	b.n	800a99c <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a9a0:	2354      	movs	r3, #84	@ 0x54
 800a9a2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	2b54      	cmp	r3, #84	@ 0x54
 800a9a8:	d00d      	beq.n	800a9c6 <xTaskCreateStatic+0x78>
	__asm volatile
 800a9aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ae:	b672      	cpsid	i
 800a9b0:	f383 8811 	msr	BASEPRI, r3
 800a9b4:	f3bf 8f6f 	isb	sy
 800a9b8:	f3bf 8f4f 	dsb	sy
 800a9bc:	b662      	cpsie	i
 800a9be:	61bb      	str	r3, [r7, #24]
}
 800a9c0:	bf00      	nop
 800a9c2:	bf00      	nop
 800a9c4:	e7fd      	b.n	800a9c2 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a9c6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d01e      	beq.n	800aa0c <xTaskCreateStatic+0xbe>
 800a9ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d01b      	beq.n	800aa0c <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a9d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a9dc:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9e0:	2202      	movs	r2, #2
 800a9e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	9303      	str	r3, [sp, #12]
 800a9ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ec:	9302      	str	r3, [sp, #8]
 800a9ee:	f107 0314 	add.w	r3, r7, #20
 800a9f2:	9301      	str	r3, [sp, #4]
 800a9f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f6:	9300      	str	r3, [sp, #0]
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	687a      	ldr	r2, [r7, #4]
 800a9fc:	68b9      	ldr	r1, [r7, #8]
 800a9fe:	68f8      	ldr	r0, [r7, #12]
 800aa00:	f000 f850 	bl	800aaa4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aa04:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aa06:	f000 f8d7 	bl	800abb8 <prvAddNewTaskToReadyList>
 800aa0a:	e001      	b.n	800aa10 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aa10:	697b      	ldr	r3, [r7, #20]
	}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3728      	adds	r7, #40	@ 0x28
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}

0800aa1a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aa1a:	b580      	push	{r7, lr}
 800aa1c:	b08c      	sub	sp, #48	@ 0x30
 800aa1e:	af04      	add	r7, sp, #16
 800aa20:	60f8      	str	r0, [r7, #12]
 800aa22:	60b9      	str	r1, [r7, #8]
 800aa24:	603b      	str	r3, [r7, #0]
 800aa26:	4613      	mov	r3, r2
 800aa28:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aa2a:	88fb      	ldrh	r3, [r7, #6]
 800aa2c:	009b      	lsls	r3, r3, #2
 800aa2e:	4618      	mov	r0, r3
 800aa30:	f000 fec4 	bl	800b7bc <pvPortMalloc>
 800aa34:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d00e      	beq.n	800aa5a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aa3c:	2054      	movs	r0, #84	@ 0x54
 800aa3e:	f000 febd 	bl	800b7bc <pvPortMalloc>
 800aa42:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aa44:	69fb      	ldr	r3, [r7, #28]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d003      	beq.n	800aa52 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aa4a:	69fb      	ldr	r3, [r7, #28]
 800aa4c:	697a      	ldr	r2, [r7, #20]
 800aa4e:	631a      	str	r2, [r3, #48]	@ 0x30
 800aa50:	e005      	b.n	800aa5e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aa52:	6978      	ldr	r0, [r7, #20]
 800aa54:	f000 ff80 	bl	800b958 <vPortFree>
 800aa58:	e001      	b.n	800aa5e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d017      	beq.n	800aa94 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aa64:	69fb      	ldr	r3, [r7, #28]
 800aa66:	2200      	movs	r2, #0
 800aa68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aa6c:	88fa      	ldrh	r2, [r7, #6]
 800aa6e:	2300      	movs	r3, #0
 800aa70:	9303      	str	r3, [sp, #12]
 800aa72:	69fb      	ldr	r3, [r7, #28]
 800aa74:	9302      	str	r3, [sp, #8]
 800aa76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa78:	9301      	str	r3, [sp, #4]
 800aa7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa7c:	9300      	str	r3, [sp, #0]
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	68b9      	ldr	r1, [r7, #8]
 800aa82:	68f8      	ldr	r0, [r7, #12]
 800aa84:	f000 f80e 	bl	800aaa4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aa88:	69f8      	ldr	r0, [r7, #28]
 800aa8a:	f000 f895 	bl	800abb8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	61bb      	str	r3, [r7, #24]
 800aa92:	e002      	b.n	800aa9a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aa94:	f04f 33ff 	mov.w	r3, #4294967295
 800aa98:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800aa9a:	69bb      	ldr	r3, [r7, #24]
	}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3720      	adds	r7, #32
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b088      	sub	sp, #32
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	60f8      	str	r0, [r7, #12]
 800aaac:	60b9      	str	r1, [r7, #8]
 800aaae:	607a      	str	r2, [r7, #4]
 800aab0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800aab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aab6:	6879      	ldr	r1, [r7, #4]
 800aab8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800aabc:	440b      	add	r3, r1
 800aabe:	009b      	lsls	r3, r3, #2
 800aac0:	4413      	add	r3, r2
 800aac2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800aac4:	69bb      	ldr	r3, [r7, #24]
 800aac6:	f023 0307 	bic.w	r3, r3, #7
 800aaca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800aacc:	69bb      	ldr	r3, [r7, #24]
 800aace:	f003 0307 	and.w	r3, r3, #7
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d00d      	beq.n	800aaf2 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800aad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aada:	b672      	cpsid	i
 800aadc:	f383 8811 	msr	BASEPRI, r3
 800aae0:	f3bf 8f6f 	isb	sy
 800aae4:	f3bf 8f4f 	dsb	sy
 800aae8:	b662      	cpsie	i
 800aaea:	617b      	str	r3, [r7, #20]
}
 800aaec:	bf00      	nop
 800aaee:	bf00      	nop
 800aaf0:	e7fd      	b.n	800aaee <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d01f      	beq.n	800ab38 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aaf8:	2300      	movs	r3, #0
 800aafa:	61fb      	str	r3, [r7, #28]
 800aafc:	e012      	b.n	800ab24 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aafe:	68ba      	ldr	r2, [r7, #8]
 800ab00:	69fb      	ldr	r3, [r7, #28]
 800ab02:	4413      	add	r3, r2
 800ab04:	7819      	ldrb	r1, [r3, #0]
 800ab06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	4413      	add	r3, r2
 800ab0c:	3334      	adds	r3, #52	@ 0x34
 800ab0e:	460a      	mov	r2, r1
 800ab10:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ab12:	68ba      	ldr	r2, [r7, #8]
 800ab14:	69fb      	ldr	r3, [r7, #28]
 800ab16:	4413      	add	r3, r2
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d006      	beq.n	800ab2c <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	3301      	adds	r3, #1
 800ab22:	61fb      	str	r3, [r7, #28]
 800ab24:	69fb      	ldr	r3, [r7, #28]
 800ab26:	2b0f      	cmp	r3, #15
 800ab28:	d9e9      	bls.n	800aafe <prvInitialiseNewTask+0x5a>
 800ab2a:	e000      	b.n	800ab2e <prvInitialiseNewTask+0x8a>
			{
				break;
 800ab2c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ab2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab30:	2200      	movs	r2, #0
 800ab32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ab36:	e003      	b.n	800ab40 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ab38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ab40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab42:	2b06      	cmp	r3, #6
 800ab44:	d901      	bls.n	800ab4a <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ab46:	2306      	movs	r3, #6
 800ab48:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ab4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab4e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ab50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab54:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ab56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab58:	2200      	movs	r2, #0
 800ab5a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ab5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab5e:	3304      	adds	r3, #4
 800ab60:	4618      	mov	r0, r3
 800ab62:	f7ff fe60 	bl	800a826 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ab66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab68:	3318      	adds	r3, #24
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f7ff fe5b 	bl	800a826 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ab70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab74:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab78:	f1c3 0207 	rsb	r2, r3, #7
 800ab7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab7e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ab80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab84:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ab86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab88:	2200      	movs	r2, #0
 800ab8a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ab8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8e:	2200      	movs	r2, #0
 800ab90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ab94:	683a      	ldr	r2, [r7, #0]
 800ab96:	68f9      	ldr	r1, [r7, #12]
 800ab98:	69b8      	ldr	r0, [r7, #24]
 800ab9a:	f000 fc1b 	bl	800b3d4 <pxPortInitialiseStack>
 800ab9e:	4602      	mov	r2, r0
 800aba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800aba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d002      	beq.n	800abb0 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800abaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abb0:	bf00      	nop
 800abb2:	3720      	adds	r7, #32
 800abb4:	46bd      	mov	sp, r7
 800abb6:	bd80      	pop	{r7, pc}

0800abb8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b082      	sub	sp, #8
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800abc0:	f000 fd14 	bl	800b5ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800abc4:	4b2a      	ldr	r3, [pc, #168]	@ (800ac70 <prvAddNewTaskToReadyList+0xb8>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	3301      	adds	r3, #1
 800abca:	4a29      	ldr	r2, [pc, #164]	@ (800ac70 <prvAddNewTaskToReadyList+0xb8>)
 800abcc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800abce:	4b29      	ldr	r3, [pc, #164]	@ (800ac74 <prvAddNewTaskToReadyList+0xbc>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d109      	bne.n	800abea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800abd6:	4a27      	ldr	r2, [pc, #156]	@ (800ac74 <prvAddNewTaskToReadyList+0xbc>)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800abdc:	4b24      	ldr	r3, [pc, #144]	@ (800ac70 <prvAddNewTaskToReadyList+0xb8>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	d110      	bne.n	800ac06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800abe4:	f000 fad0 	bl	800b188 <prvInitialiseTaskLists>
 800abe8:	e00d      	b.n	800ac06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800abea:	4b23      	ldr	r3, [pc, #140]	@ (800ac78 <prvAddNewTaskToReadyList+0xc0>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d109      	bne.n	800ac06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800abf2:	4b20      	ldr	r3, [pc, #128]	@ (800ac74 <prvAddNewTaskToReadyList+0xbc>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d802      	bhi.n	800ac06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ac00:	4a1c      	ldr	r2, [pc, #112]	@ (800ac74 <prvAddNewTaskToReadyList+0xbc>)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ac06:	4b1d      	ldr	r3, [pc, #116]	@ (800ac7c <prvAddNewTaskToReadyList+0xc4>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	4a1b      	ldr	r2, [pc, #108]	@ (800ac7c <prvAddNewTaskToReadyList+0xc4>)
 800ac0e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac14:	2201      	movs	r2, #1
 800ac16:	409a      	lsls	r2, r3
 800ac18:	4b19      	ldr	r3, [pc, #100]	@ (800ac80 <prvAddNewTaskToReadyList+0xc8>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4313      	orrs	r3, r2
 800ac1e:	4a18      	ldr	r2, [pc, #96]	@ (800ac80 <prvAddNewTaskToReadyList+0xc8>)
 800ac20:	6013      	str	r3, [r2, #0]
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac26:	4613      	mov	r3, r2
 800ac28:	009b      	lsls	r3, r3, #2
 800ac2a:	4413      	add	r3, r2
 800ac2c:	009b      	lsls	r3, r3, #2
 800ac2e:	4a15      	ldr	r2, [pc, #84]	@ (800ac84 <prvAddNewTaskToReadyList+0xcc>)
 800ac30:	441a      	add	r2, r3
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	3304      	adds	r3, #4
 800ac36:	4619      	mov	r1, r3
 800ac38:	4610      	mov	r0, r2
 800ac3a:	f7ff fe01 	bl	800a840 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ac3e:	f000 fd0b 	bl	800b658 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ac42:	4b0d      	ldr	r3, [pc, #52]	@ (800ac78 <prvAddNewTaskToReadyList+0xc0>)
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d00e      	beq.n	800ac68 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ac4a:	4b0a      	ldr	r3, [pc, #40]	@ (800ac74 <prvAddNewTaskToReadyList+0xbc>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac54:	429a      	cmp	r2, r3
 800ac56:	d207      	bcs.n	800ac68 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ac58:	4b0b      	ldr	r3, [pc, #44]	@ (800ac88 <prvAddNewTaskToReadyList+0xd0>)
 800ac5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac5e:	601a      	str	r2, [r3, #0]
 800ac60:	f3bf 8f4f 	dsb	sy
 800ac64:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac68:	bf00      	nop
 800ac6a:	3708      	adds	r7, #8
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}
 800ac70:	20000ecc 	.word	0x20000ecc
 800ac74:	20000dcc 	.word	0x20000dcc
 800ac78:	20000ed8 	.word	0x20000ed8
 800ac7c:	20000ee8 	.word	0x20000ee8
 800ac80:	20000ed4 	.word	0x20000ed4
 800ac84:	20000dd0 	.word	0x20000dd0
 800ac88:	e000ed04 	.word	0xe000ed04

0800ac8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ac94:	2300      	movs	r3, #0
 800ac96:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d01a      	beq.n	800acd4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ac9e:	4b15      	ldr	r3, [pc, #84]	@ (800acf4 <vTaskDelay+0x68>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d00d      	beq.n	800acc2 <vTaskDelay+0x36>
	__asm volatile
 800aca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acaa:	b672      	cpsid	i
 800acac:	f383 8811 	msr	BASEPRI, r3
 800acb0:	f3bf 8f6f 	isb	sy
 800acb4:	f3bf 8f4f 	dsb	sy
 800acb8:	b662      	cpsie	i
 800acba:	60bb      	str	r3, [r7, #8]
}
 800acbc:	bf00      	nop
 800acbe:	bf00      	nop
 800acc0:	e7fd      	b.n	800acbe <vTaskDelay+0x32>
			vTaskSuspendAll();
 800acc2:	f000 f881 	bl	800adc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800acc6:	2100      	movs	r1, #0
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 fb1d 	bl	800b308 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800acce:	f000 f889 	bl	800ade4 <xTaskResumeAll>
 800acd2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d107      	bne.n	800acea <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800acda:	4b07      	ldr	r3, [pc, #28]	@ (800acf8 <vTaskDelay+0x6c>)
 800acdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ace0:	601a      	str	r2, [r3, #0]
 800ace2:	f3bf 8f4f 	dsb	sy
 800ace6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800acea:	bf00      	nop
 800acec:	3710      	adds	r7, #16
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}
 800acf2:	bf00      	nop
 800acf4:	20000ef4 	.word	0x20000ef4
 800acf8:	e000ed04 	.word	0xe000ed04

0800acfc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b08a      	sub	sp, #40	@ 0x28
 800ad00:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ad02:	2300      	movs	r3, #0
 800ad04:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ad06:	2300      	movs	r3, #0
 800ad08:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ad0a:	463a      	mov	r2, r7
 800ad0c:	1d39      	adds	r1, r7, #4
 800ad0e:	f107 0308 	add.w	r3, r7, #8
 800ad12:	4618      	mov	r0, r3
 800ad14:	f7f5 ff0a 	bl	8000b2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ad18:	6839      	ldr	r1, [r7, #0]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	68ba      	ldr	r2, [r7, #8]
 800ad1e:	9202      	str	r2, [sp, #8]
 800ad20:	9301      	str	r3, [sp, #4]
 800ad22:	2300      	movs	r3, #0
 800ad24:	9300      	str	r3, [sp, #0]
 800ad26:	2300      	movs	r3, #0
 800ad28:	460a      	mov	r2, r1
 800ad2a:	4921      	ldr	r1, [pc, #132]	@ (800adb0 <vTaskStartScheduler+0xb4>)
 800ad2c:	4821      	ldr	r0, [pc, #132]	@ (800adb4 <vTaskStartScheduler+0xb8>)
 800ad2e:	f7ff fe0e 	bl	800a94e <xTaskCreateStatic>
 800ad32:	4603      	mov	r3, r0
 800ad34:	4a20      	ldr	r2, [pc, #128]	@ (800adb8 <vTaskStartScheduler+0xbc>)
 800ad36:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ad38:	4b1f      	ldr	r3, [pc, #124]	@ (800adb8 <vTaskStartScheduler+0xbc>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d002      	beq.n	800ad46 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ad40:	2301      	movs	r3, #1
 800ad42:	617b      	str	r3, [r7, #20]
 800ad44:	e001      	b.n	800ad4a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ad46:	2300      	movs	r3, #0
 800ad48:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	2b01      	cmp	r3, #1
 800ad4e:	d118      	bne.n	800ad82 <vTaskStartScheduler+0x86>
	__asm volatile
 800ad50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad54:	b672      	cpsid	i
 800ad56:	f383 8811 	msr	BASEPRI, r3
 800ad5a:	f3bf 8f6f 	isb	sy
 800ad5e:	f3bf 8f4f 	dsb	sy
 800ad62:	b662      	cpsie	i
 800ad64:	613b      	str	r3, [r7, #16]
}
 800ad66:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ad68:	4b14      	ldr	r3, [pc, #80]	@ (800adbc <vTaskStartScheduler+0xc0>)
 800ad6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ad6e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ad70:	4b13      	ldr	r3, [pc, #76]	@ (800adc0 <vTaskStartScheduler+0xc4>)
 800ad72:	2201      	movs	r2, #1
 800ad74:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ad76:	4b13      	ldr	r3, [pc, #76]	@ (800adc4 <vTaskStartScheduler+0xc8>)
 800ad78:	2200      	movs	r2, #0
 800ad7a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ad7c:	f000 fbb8 	bl	800b4f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ad80:	e011      	b.n	800ada6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad88:	d10d      	bne.n	800ada6 <vTaskStartScheduler+0xaa>
	__asm volatile
 800ad8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad8e:	b672      	cpsid	i
 800ad90:	f383 8811 	msr	BASEPRI, r3
 800ad94:	f3bf 8f6f 	isb	sy
 800ad98:	f3bf 8f4f 	dsb	sy
 800ad9c:	b662      	cpsie	i
 800ad9e:	60fb      	str	r3, [r7, #12]
}
 800ada0:	bf00      	nop
 800ada2:	bf00      	nop
 800ada4:	e7fd      	b.n	800ada2 <vTaskStartScheduler+0xa6>
}
 800ada6:	bf00      	nop
 800ada8:	3718      	adds	r7, #24
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	0800d014 	.word	0x0800d014
 800adb4:	0800b159 	.word	0x0800b159
 800adb8:	20000ef0 	.word	0x20000ef0
 800adbc:	20000eec 	.word	0x20000eec
 800adc0:	20000ed8 	.word	0x20000ed8
 800adc4:	20000ed0 	.word	0x20000ed0

0800adc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800adc8:	b480      	push	{r7}
 800adca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800adcc:	4b04      	ldr	r3, [pc, #16]	@ (800ade0 <vTaskSuspendAll+0x18>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	3301      	adds	r3, #1
 800add2:	4a03      	ldr	r2, [pc, #12]	@ (800ade0 <vTaskSuspendAll+0x18>)
 800add4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800add6:	bf00      	nop
 800add8:	46bd      	mov	sp, r7
 800adda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adde:	4770      	bx	lr
 800ade0:	20000ef4 	.word	0x20000ef4

0800ade4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b084      	sub	sp, #16
 800ade8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800adea:	2300      	movs	r3, #0
 800adec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800adee:	2300      	movs	r3, #0
 800adf0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800adf2:	4b43      	ldr	r3, [pc, #268]	@ (800af00 <xTaskResumeAll+0x11c>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d10d      	bne.n	800ae16 <xTaskResumeAll+0x32>
	__asm volatile
 800adfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adfe:	b672      	cpsid	i
 800ae00:	f383 8811 	msr	BASEPRI, r3
 800ae04:	f3bf 8f6f 	isb	sy
 800ae08:	f3bf 8f4f 	dsb	sy
 800ae0c:	b662      	cpsie	i
 800ae0e:	603b      	str	r3, [r7, #0]
}
 800ae10:	bf00      	nop
 800ae12:	bf00      	nop
 800ae14:	e7fd      	b.n	800ae12 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ae16:	f000 fbe9 	bl	800b5ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ae1a:	4b39      	ldr	r3, [pc, #228]	@ (800af00 <xTaskResumeAll+0x11c>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	3b01      	subs	r3, #1
 800ae20:	4a37      	ldr	r2, [pc, #220]	@ (800af00 <xTaskResumeAll+0x11c>)
 800ae22:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae24:	4b36      	ldr	r3, [pc, #216]	@ (800af00 <xTaskResumeAll+0x11c>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d161      	bne.n	800aef0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ae2c:	4b35      	ldr	r3, [pc, #212]	@ (800af04 <xTaskResumeAll+0x120>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d05d      	beq.n	800aef0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae34:	e02e      	b.n	800ae94 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae36:	4b34      	ldr	r3, [pc, #208]	@ (800af08 <xTaskResumeAll+0x124>)
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	68db      	ldr	r3, [r3, #12]
 800ae3c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	3318      	adds	r3, #24
 800ae42:	4618      	mov	r0, r3
 800ae44:	f7ff fd59 	bl	800a8fa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	3304      	adds	r3, #4
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f7ff fd54 	bl	800a8fa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae56:	2201      	movs	r2, #1
 800ae58:	409a      	lsls	r2, r3
 800ae5a:	4b2c      	ldr	r3, [pc, #176]	@ (800af0c <xTaskResumeAll+0x128>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	4a2a      	ldr	r2, [pc, #168]	@ (800af0c <xTaskResumeAll+0x128>)
 800ae62:	6013      	str	r3, [r2, #0]
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae68:	4613      	mov	r3, r2
 800ae6a:	009b      	lsls	r3, r3, #2
 800ae6c:	4413      	add	r3, r2
 800ae6e:	009b      	lsls	r3, r3, #2
 800ae70:	4a27      	ldr	r2, [pc, #156]	@ (800af10 <xTaskResumeAll+0x12c>)
 800ae72:	441a      	add	r2, r3
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	3304      	adds	r3, #4
 800ae78:	4619      	mov	r1, r3
 800ae7a:	4610      	mov	r0, r2
 800ae7c:	f7ff fce0 	bl	800a840 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae84:	4b23      	ldr	r3, [pc, #140]	@ (800af14 <xTaskResumeAll+0x130>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae8a:	429a      	cmp	r2, r3
 800ae8c:	d302      	bcc.n	800ae94 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800ae8e:	4b22      	ldr	r3, [pc, #136]	@ (800af18 <xTaskResumeAll+0x134>)
 800ae90:	2201      	movs	r2, #1
 800ae92:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae94:	4b1c      	ldr	r3, [pc, #112]	@ (800af08 <xTaskResumeAll+0x124>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d1cc      	bne.n	800ae36 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d001      	beq.n	800aea6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aea2:	f000 fa11 	bl	800b2c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800aea6:	4b1d      	ldr	r3, [pc, #116]	@ (800af1c <xTaskResumeAll+0x138>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d010      	beq.n	800aed4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aeb2:	f000 f837 	bl	800af24 <xTaskIncrementTick>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d002      	beq.n	800aec2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800aebc:	4b16      	ldr	r3, [pc, #88]	@ (800af18 <xTaskResumeAll+0x134>)
 800aebe:	2201      	movs	r2, #1
 800aec0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	3b01      	subs	r3, #1
 800aec6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d1f1      	bne.n	800aeb2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800aece:	4b13      	ldr	r3, [pc, #76]	@ (800af1c <xTaskResumeAll+0x138>)
 800aed0:	2200      	movs	r2, #0
 800aed2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aed4:	4b10      	ldr	r3, [pc, #64]	@ (800af18 <xTaskResumeAll+0x134>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d009      	beq.n	800aef0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aedc:	2301      	movs	r3, #1
 800aede:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aee0:	4b0f      	ldr	r3, [pc, #60]	@ (800af20 <xTaskResumeAll+0x13c>)
 800aee2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aee6:	601a      	str	r2, [r3, #0]
 800aee8:	f3bf 8f4f 	dsb	sy
 800aeec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aef0:	f000 fbb2 	bl	800b658 <vPortExitCritical>

	return xAlreadyYielded;
 800aef4:	68bb      	ldr	r3, [r7, #8]
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3710      	adds	r7, #16
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	bf00      	nop
 800af00:	20000ef4 	.word	0x20000ef4
 800af04:	20000ecc 	.word	0x20000ecc
 800af08:	20000e8c 	.word	0x20000e8c
 800af0c:	20000ed4 	.word	0x20000ed4
 800af10:	20000dd0 	.word	0x20000dd0
 800af14:	20000dcc 	.word	0x20000dcc
 800af18:	20000ee0 	.word	0x20000ee0
 800af1c:	20000edc 	.word	0x20000edc
 800af20:	e000ed04 	.word	0xe000ed04

0800af24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b086      	sub	sp, #24
 800af28:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800af2a:	2300      	movs	r3, #0
 800af2c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af2e:	4b50      	ldr	r3, [pc, #320]	@ (800b070 <xTaskIncrementTick+0x14c>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	f040 808b 	bne.w	800b04e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800af38:	4b4e      	ldr	r3, [pc, #312]	@ (800b074 <xTaskIncrementTick+0x150>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	3301      	adds	r3, #1
 800af3e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800af40:	4a4c      	ldr	r2, [pc, #304]	@ (800b074 <xTaskIncrementTick+0x150>)
 800af42:	693b      	ldr	r3, [r7, #16]
 800af44:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800af46:	693b      	ldr	r3, [r7, #16]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d123      	bne.n	800af94 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800af4c:	4b4a      	ldr	r3, [pc, #296]	@ (800b078 <xTaskIncrementTick+0x154>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d00d      	beq.n	800af72 <xTaskIncrementTick+0x4e>
	__asm volatile
 800af56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af5a:	b672      	cpsid	i
 800af5c:	f383 8811 	msr	BASEPRI, r3
 800af60:	f3bf 8f6f 	isb	sy
 800af64:	f3bf 8f4f 	dsb	sy
 800af68:	b662      	cpsie	i
 800af6a:	603b      	str	r3, [r7, #0]
}
 800af6c:	bf00      	nop
 800af6e:	bf00      	nop
 800af70:	e7fd      	b.n	800af6e <xTaskIncrementTick+0x4a>
 800af72:	4b41      	ldr	r3, [pc, #260]	@ (800b078 <xTaskIncrementTick+0x154>)
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	60fb      	str	r3, [r7, #12]
 800af78:	4b40      	ldr	r3, [pc, #256]	@ (800b07c <xTaskIncrementTick+0x158>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4a3e      	ldr	r2, [pc, #248]	@ (800b078 <xTaskIncrementTick+0x154>)
 800af7e:	6013      	str	r3, [r2, #0]
 800af80:	4a3e      	ldr	r2, [pc, #248]	@ (800b07c <xTaskIncrementTick+0x158>)
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6013      	str	r3, [r2, #0]
 800af86:	4b3e      	ldr	r3, [pc, #248]	@ (800b080 <xTaskIncrementTick+0x15c>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	3301      	adds	r3, #1
 800af8c:	4a3c      	ldr	r2, [pc, #240]	@ (800b080 <xTaskIncrementTick+0x15c>)
 800af8e:	6013      	str	r3, [r2, #0]
 800af90:	f000 f99a 	bl	800b2c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800af94:	4b3b      	ldr	r3, [pc, #236]	@ (800b084 <xTaskIncrementTick+0x160>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	693a      	ldr	r2, [r7, #16]
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d348      	bcc.n	800b030 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af9e:	4b36      	ldr	r3, [pc, #216]	@ (800b078 <xTaskIncrementTick+0x154>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d104      	bne.n	800afb2 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afa8:	4b36      	ldr	r3, [pc, #216]	@ (800b084 <xTaskIncrementTick+0x160>)
 800afaa:	f04f 32ff 	mov.w	r2, #4294967295
 800afae:	601a      	str	r2, [r3, #0]
					break;
 800afb0:	e03e      	b.n	800b030 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afb2:	4b31      	ldr	r3, [pc, #196]	@ (800b078 <xTaskIncrementTick+0x154>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	68db      	ldr	r3, [r3, #12]
 800afb8:	68db      	ldr	r3, [r3, #12]
 800afba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	685b      	ldr	r3, [r3, #4]
 800afc0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800afc2:	693a      	ldr	r2, [r7, #16]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d203      	bcs.n	800afd2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800afca:	4a2e      	ldr	r2, [pc, #184]	@ (800b084 <xTaskIncrementTick+0x160>)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800afd0:	e02e      	b.n	800b030 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	3304      	adds	r3, #4
 800afd6:	4618      	mov	r0, r3
 800afd8:	f7ff fc8f 	bl	800a8fa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d004      	beq.n	800afee <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	3318      	adds	r3, #24
 800afe8:	4618      	mov	r0, r3
 800afea:	f7ff fc86 	bl	800a8fa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aff2:	2201      	movs	r2, #1
 800aff4:	409a      	lsls	r2, r3
 800aff6:	4b24      	ldr	r3, [pc, #144]	@ (800b088 <xTaskIncrementTick+0x164>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4313      	orrs	r3, r2
 800affc:	4a22      	ldr	r2, [pc, #136]	@ (800b088 <xTaskIncrementTick+0x164>)
 800affe:	6013      	str	r3, [r2, #0]
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b004:	4613      	mov	r3, r2
 800b006:	009b      	lsls	r3, r3, #2
 800b008:	4413      	add	r3, r2
 800b00a:	009b      	lsls	r3, r3, #2
 800b00c:	4a1f      	ldr	r2, [pc, #124]	@ (800b08c <xTaskIncrementTick+0x168>)
 800b00e:	441a      	add	r2, r3
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	3304      	adds	r3, #4
 800b014:	4619      	mov	r1, r3
 800b016:	4610      	mov	r0, r2
 800b018:	f7ff fc12 	bl	800a840 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b020:	4b1b      	ldr	r3, [pc, #108]	@ (800b090 <xTaskIncrementTick+0x16c>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b026:	429a      	cmp	r2, r3
 800b028:	d3b9      	bcc.n	800af9e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800b02a:	2301      	movs	r3, #1
 800b02c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b02e:	e7b6      	b.n	800af9e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b030:	4b17      	ldr	r3, [pc, #92]	@ (800b090 <xTaskIncrementTick+0x16c>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b036:	4915      	ldr	r1, [pc, #84]	@ (800b08c <xTaskIncrementTick+0x168>)
 800b038:	4613      	mov	r3, r2
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	4413      	add	r3, r2
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	440b      	add	r3, r1
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	2b01      	cmp	r3, #1
 800b046:	d907      	bls.n	800b058 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800b048:	2301      	movs	r3, #1
 800b04a:	617b      	str	r3, [r7, #20]
 800b04c:	e004      	b.n	800b058 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b04e:	4b11      	ldr	r3, [pc, #68]	@ (800b094 <xTaskIncrementTick+0x170>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	3301      	adds	r3, #1
 800b054:	4a0f      	ldr	r2, [pc, #60]	@ (800b094 <xTaskIncrementTick+0x170>)
 800b056:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b058:	4b0f      	ldr	r3, [pc, #60]	@ (800b098 <xTaskIncrementTick+0x174>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d001      	beq.n	800b064 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800b060:	2301      	movs	r3, #1
 800b062:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b064:	697b      	ldr	r3, [r7, #20]
}
 800b066:	4618      	mov	r0, r3
 800b068:	3718      	adds	r7, #24
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}
 800b06e:	bf00      	nop
 800b070:	20000ef4 	.word	0x20000ef4
 800b074:	20000ed0 	.word	0x20000ed0
 800b078:	20000e84 	.word	0x20000e84
 800b07c:	20000e88 	.word	0x20000e88
 800b080:	20000ee4 	.word	0x20000ee4
 800b084:	20000eec 	.word	0x20000eec
 800b088:	20000ed4 	.word	0x20000ed4
 800b08c:	20000dd0 	.word	0x20000dd0
 800b090:	20000dcc 	.word	0x20000dcc
 800b094:	20000edc 	.word	0x20000edc
 800b098:	20000ee0 	.word	0x20000ee0

0800b09c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b09c:	b480      	push	{r7}
 800b09e:	b087      	sub	sp, #28
 800b0a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b0a2:	4b28      	ldr	r3, [pc, #160]	@ (800b144 <vTaskSwitchContext+0xa8>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d003      	beq.n	800b0b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b0aa:	4b27      	ldr	r3, [pc, #156]	@ (800b148 <vTaskSwitchContext+0xac>)
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b0b0:	e042      	b.n	800b138 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800b0b2:	4b25      	ldr	r3, [pc, #148]	@ (800b148 <vTaskSwitchContext+0xac>)
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0b8:	4b24      	ldr	r3, [pc, #144]	@ (800b14c <vTaskSwitchContext+0xb0>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	fab3 f383 	clz	r3, r3
 800b0c4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b0c6:	7afb      	ldrb	r3, [r7, #11]
 800b0c8:	f1c3 031f 	rsb	r3, r3, #31
 800b0cc:	617b      	str	r3, [r7, #20]
 800b0ce:	4920      	ldr	r1, [pc, #128]	@ (800b150 <vTaskSwitchContext+0xb4>)
 800b0d0:	697a      	ldr	r2, [r7, #20]
 800b0d2:	4613      	mov	r3, r2
 800b0d4:	009b      	lsls	r3, r3, #2
 800b0d6:	4413      	add	r3, r2
 800b0d8:	009b      	lsls	r3, r3, #2
 800b0da:	440b      	add	r3, r1
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d10d      	bne.n	800b0fe <vTaskSwitchContext+0x62>
	__asm volatile
 800b0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e6:	b672      	cpsid	i
 800b0e8:	f383 8811 	msr	BASEPRI, r3
 800b0ec:	f3bf 8f6f 	isb	sy
 800b0f0:	f3bf 8f4f 	dsb	sy
 800b0f4:	b662      	cpsie	i
 800b0f6:	607b      	str	r3, [r7, #4]
}
 800b0f8:	bf00      	nop
 800b0fa:	bf00      	nop
 800b0fc:	e7fd      	b.n	800b0fa <vTaskSwitchContext+0x5e>
 800b0fe:	697a      	ldr	r2, [r7, #20]
 800b100:	4613      	mov	r3, r2
 800b102:	009b      	lsls	r3, r3, #2
 800b104:	4413      	add	r3, r2
 800b106:	009b      	lsls	r3, r3, #2
 800b108:	4a11      	ldr	r2, [pc, #68]	@ (800b150 <vTaskSwitchContext+0xb4>)
 800b10a:	4413      	add	r3, r2
 800b10c:	613b      	str	r3, [r7, #16]
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	685a      	ldr	r2, [r3, #4]
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	605a      	str	r2, [r3, #4]
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	685a      	ldr	r2, [r3, #4]
 800b11c:	693b      	ldr	r3, [r7, #16]
 800b11e:	3308      	adds	r3, #8
 800b120:	429a      	cmp	r2, r3
 800b122:	d104      	bne.n	800b12e <vTaskSwitchContext+0x92>
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	685b      	ldr	r3, [r3, #4]
 800b128:	685a      	ldr	r2, [r3, #4]
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	605a      	str	r2, [r3, #4]
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	685b      	ldr	r3, [r3, #4]
 800b132:	68db      	ldr	r3, [r3, #12]
 800b134:	4a07      	ldr	r2, [pc, #28]	@ (800b154 <vTaskSwitchContext+0xb8>)
 800b136:	6013      	str	r3, [r2, #0]
}
 800b138:	bf00      	nop
 800b13a:	371c      	adds	r7, #28
 800b13c:	46bd      	mov	sp, r7
 800b13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b142:	4770      	bx	lr
 800b144:	20000ef4 	.word	0x20000ef4
 800b148:	20000ee0 	.word	0x20000ee0
 800b14c:	20000ed4 	.word	0x20000ed4
 800b150:	20000dd0 	.word	0x20000dd0
 800b154:	20000dcc 	.word	0x20000dcc

0800b158 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b082      	sub	sp, #8
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b160:	f000 f852 	bl	800b208 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b164:	4b06      	ldr	r3, [pc, #24]	@ (800b180 <prvIdleTask+0x28>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	2b01      	cmp	r3, #1
 800b16a:	d9f9      	bls.n	800b160 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b16c:	4b05      	ldr	r3, [pc, #20]	@ (800b184 <prvIdleTask+0x2c>)
 800b16e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b172:	601a      	str	r2, [r3, #0]
 800b174:	f3bf 8f4f 	dsb	sy
 800b178:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b17c:	e7f0      	b.n	800b160 <prvIdleTask+0x8>
 800b17e:	bf00      	nop
 800b180:	20000dd0 	.word	0x20000dd0
 800b184:	e000ed04 	.word	0xe000ed04

0800b188 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b18e:	2300      	movs	r3, #0
 800b190:	607b      	str	r3, [r7, #4]
 800b192:	e00c      	b.n	800b1ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b194:	687a      	ldr	r2, [r7, #4]
 800b196:	4613      	mov	r3, r2
 800b198:	009b      	lsls	r3, r3, #2
 800b19a:	4413      	add	r3, r2
 800b19c:	009b      	lsls	r3, r3, #2
 800b19e:	4a12      	ldr	r2, [pc, #72]	@ (800b1e8 <prvInitialiseTaskLists+0x60>)
 800b1a0:	4413      	add	r3, r2
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7ff fb1f 	bl	800a7e6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	3301      	adds	r3, #1
 800b1ac:	607b      	str	r3, [r7, #4]
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2b06      	cmp	r3, #6
 800b1b2:	d9ef      	bls.n	800b194 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b1b4:	480d      	ldr	r0, [pc, #52]	@ (800b1ec <prvInitialiseTaskLists+0x64>)
 800b1b6:	f7ff fb16 	bl	800a7e6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b1ba:	480d      	ldr	r0, [pc, #52]	@ (800b1f0 <prvInitialiseTaskLists+0x68>)
 800b1bc:	f7ff fb13 	bl	800a7e6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b1c0:	480c      	ldr	r0, [pc, #48]	@ (800b1f4 <prvInitialiseTaskLists+0x6c>)
 800b1c2:	f7ff fb10 	bl	800a7e6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b1c6:	480c      	ldr	r0, [pc, #48]	@ (800b1f8 <prvInitialiseTaskLists+0x70>)
 800b1c8:	f7ff fb0d 	bl	800a7e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b1cc:	480b      	ldr	r0, [pc, #44]	@ (800b1fc <prvInitialiseTaskLists+0x74>)
 800b1ce:	f7ff fb0a 	bl	800a7e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b1d2:	4b0b      	ldr	r3, [pc, #44]	@ (800b200 <prvInitialiseTaskLists+0x78>)
 800b1d4:	4a05      	ldr	r2, [pc, #20]	@ (800b1ec <prvInitialiseTaskLists+0x64>)
 800b1d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b1d8:	4b0a      	ldr	r3, [pc, #40]	@ (800b204 <prvInitialiseTaskLists+0x7c>)
 800b1da:	4a05      	ldr	r2, [pc, #20]	@ (800b1f0 <prvInitialiseTaskLists+0x68>)
 800b1dc:	601a      	str	r2, [r3, #0]
}
 800b1de:	bf00      	nop
 800b1e0:	3708      	adds	r7, #8
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	20000dd0 	.word	0x20000dd0
 800b1ec:	20000e5c 	.word	0x20000e5c
 800b1f0:	20000e70 	.word	0x20000e70
 800b1f4:	20000e8c 	.word	0x20000e8c
 800b1f8:	20000ea0 	.word	0x20000ea0
 800b1fc:	20000eb8 	.word	0x20000eb8
 800b200:	20000e84 	.word	0x20000e84
 800b204:	20000e88 	.word	0x20000e88

0800b208 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b082      	sub	sp, #8
 800b20c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b20e:	e019      	b.n	800b244 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b210:	f000 f9ec 	bl	800b5ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b214:	4b10      	ldr	r3, [pc, #64]	@ (800b258 <prvCheckTasksWaitingTermination+0x50>)
 800b216:	68db      	ldr	r3, [r3, #12]
 800b218:	68db      	ldr	r3, [r3, #12]
 800b21a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	3304      	adds	r3, #4
 800b220:	4618      	mov	r0, r3
 800b222:	f7ff fb6a 	bl	800a8fa <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b226:	4b0d      	ldr	r3, [pc, #52]	@ (800b25c <prvCheckTasksWaitingTermination+0x54>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	3b01      	subs	r3, #1
 800b22c:	4a0b      	ldr	r2, [pc, #44]	@ (800b25c <prvCheckTasksWaitingTermination+0x54>)
 800b22e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b230:	4b0b      	ldr	r3, [pc, #44]	@ (800b260 <prvCheckTasksWaitingTermination+0x58>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	3b01      	subs	r3, #1
 800b236:	4a0a      	ldr	r2, [pc, #40]	@ (800b260 <prvCheckTasksWaitingTermination+0x58>)
 800b238:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b23a:	f000 fa0d 	bl	800b658 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b23e:	6878      	ldr	r0, [r7, #4]
 800b240:	f000 f810 	bl	800b264 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b244:	4b06      	ldr	r3, [pc, #24]	@ (800b260 <prvCheckTasksWaitingTermination+0x58>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d1e1      	bne.n	800b210 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b24c:	bf00      	nop
 800b24e:	bf00      	nop
 800b250:	3708      	adds	r7, #8
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}
 800b256:	bf00      	nop
 800b258:	20000ea0 	.word	0x20000ea0
 800b25c:	20000ecc 	.word	0x20000ecc
 800b260:	20000eb4 	.word	0x20000eb4

0800b264 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b264:	b580      	push	{r7, lr}
 800b266:	b084      	sub	sp, #16
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b272:	2b00      	cmp	r3, #0
 800b274:	d108      	bne.n	800b288 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b27a:	4618      	mov	r0, r3
 800b27c:	f000 fb6c 	bl	800b958 <vPortFree>
				vPortFree( pxTCB );
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 fb69 	bl	800b958 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b286:	e01b      	b.n	800b2c0 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b28e:	2b01      	cmp	r3, #1
 800b290:	d103      	bne.n	800b29a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b292:	6878      	ldr	r0, [r7, #4]
 800b294:	f000 fb60 	bl	800b958 <vPortFree>
	}
 800b298:	e012      	b.n	800b2c0 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b2a0:	2b02      	cmp	r3, #2
 800b2a2:	d00d      	beq.n	800b2c0 <prvDeleteTCB+0x5c>
	__asm volatile
 800b2a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2a8:	b672      	cpsid	i
 800b2aa:	f383 8811 	msr	BASEPRI, r3
 800b2ae:	f3bf 8f6f 	isb	sy
 800b2b2:	f3bf 8f4f 	dsb	sy
 800b2b6:	b662      	cpsie	i
 800b2b8:	60fb      	str	r3, [r7, #12]
}
 800b2ba:	bf00      	nop
 800b2bc:	bf00      	nop
 800b2be:	e7fd      	b.n	800b2bc <prvDeleteTCB+0x58>
	}
 800b2c0:	bf00      	nop
 800b2c2:	3710      	adds	r7, #16
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}

0800b2c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b2c8:	b480      	push	{r7}
 800b2ca:	b083      	sub	sp, #12
 800b2cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2ce:	4b0c      	ldr	r3, [pc, #48]	@ (800b300 <prvResetNextTaskUnblockTime+0x38>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d104      	bne.n	800b2e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b2d8:	4b0a      	ldr	r3, [pc, #40]	@ (800b304 <prvResetNextTaskUnblockTime+0x3c>)
 800b2da:	f04f 32ff 	mov.w	r2, #4294967295
 800b2de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b2e0:	e008      	b.n	800b2f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2e2:	4b07      	ldr	r3, [pc, #28]	@ (800b300 <prvResetNextTaskUnblockTime+0x38>)
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	68db      	ldr	r3, [r3, #12]
 800b2e8:	68db      	ldr	r3, [r3, #12]
 800b2ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	685b      	ldr	r3, [r3, #4]
 800b2f0:	4a04      	ldr	r2, [pc, #16]	@ (800b304 <prvResetNextTaskUnblockTime+0x3c>)
 800b2f2:	6013      	str	r3, [r2, #0]
}
 800b2f4:	bf00      	nop
 800b2f6:	370c      	adds	r7, #12
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fe:	4770      	bx	lr
 800b300:	20000e84 	.word	0x20000e84
 800b304:	20000eec 	.word	0x20000eec

0800b308 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b084      	sub	sp, #16
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b312:	4b29      	ldr	r3, [pc, #164]	@ (800b3b8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b318:	4b28      	ldr	r3, [pc, #160]	@ (800b3bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	3304      	adds	r3, #4
 800b31e:	4618      	mov	r0, r3
 800b320:	f7ff faeb 	bl	800a8fa <uxListRemove>
 800b324:	4603      	mov	r3, r0
 800b326:	2b00      	cmp	r3, #0
 800b328:	d10b      	bne.n	800b342 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b32a:	4b24      	ldr	r3, [pc, #144]	@ (800b3bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b330:	2201      	movs	r2, #1
 800b332:	fa02 f303 	lsl.w	r3, r2, r3
 800b336:	43da      	mvns	r2, r3
 800b338:	4b21      	ldr	r3, [pc, #132]	@ (800b3c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4013      	ands	r3, r2
 800b33e:	4a20      	ldr	r2, [pc, #128]	@ (800b3c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b340:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b348:	d10a      	bne.n	800b360 <prvAddCurrentTaskToDelayedList+0x58>
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d007      	beq.n	800b360 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b350:	4b1a      	ldr	r3, [pc, #104]	@ (800b3bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	3304      	adds	r3, #4
 800b356:	4619      	mov	r1, r3
 800b358:	481a      	ldr	r0, [pc, #104]	@ (800b3c4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b35a:	f7ff fa71 	bl	800a840 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b35e:	e026      	b.n	800b3ae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b360:	68fa      	ldr	r2, [r7, #12]
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	4413      	add	r3, r2
 800b366:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b368:	4b14      	ldr	r3, [pc, #80]	@ (800b3bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	68ba      	ldr	r2, [r7, #8]
 800b36e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b370:	68ba      	ldr	r2, [r7, #8]
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	429a      	cmp	r2, r3
 800b376:	d209      	bcs.n	800b38c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b378:	4b13      	ldr	r3, [pc, #76]	@ (800b3c8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b37a:	681a      	ldr	r2, [r3, #0]
 800b37c:	4b0f      	ldr	r3, [pc, #60]	@ (800b3bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	3304      	adds	r3, #4
 800b382:	4619      	mov	r1, r3
 800b384:	4610      	mov	r0, r2
 800b386:	f7ff fa7f 	bl	800a888 <vListInsert>
}
 800b38a:	e010      	b.n	800b3ae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b38c:	4b0f      	ldr	r3, [pc, #60]	@ (800b3cc <prvAddCurrentTaskToDelayedList+0xc4>)
 800b38e:	681a      	ldr	r2, [r3, #0]
 800b390:	4b0a      	ldr	r3, [pc, #40]	@ (800b3bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	3304      	adds	r3, #4
 800b396:	4619      	mov	r1, r3
 800b398:	4610      	mov	r0, r2
 800b39a:	f7ff fa75 	bl	800a888 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b39e:	4b0c      	ldr	r3, [pc, #48]	@ (800b3d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	68ba      	ldr	r2, [r7, #8]
 800b3a4:	429a      	cmp	r2, r3
 800b3a6:	d202      	bcs.n	800b3ae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b3a8:	4a09      	ldr	r2, [pc, #36]	@ (800b3d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b3aa:	68bb      	ldr	r3, [r7, #8]
 800b3ac:	6013      	str	r3, [r2, #0]
}
 800b3ae:	bf00      	nop
 800b3b0:	3710      	adds	r7, #16
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	20000ed0 	.word	0x20000ed0
 800b3bc:	20000dcc 	.word	0x20000dcc
 800b3c0:	20000ed4 	.word	0x20000ed4
 800b3c4:	20000eb8 	.word	0x20000eb8
 800b3c8:	20000e88 	.word	0x20000e88
 800b3cc:	20000e84 	.word	0x20000e84
 800b3d0:	20000eec 	.word	0x20000eec

0800b3d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b085      	sub	sp, #20
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	3b04      	subs	r3, #4
 800b3e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b3ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	3b04      	subs	r3, #4
 800b3f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	f023 0201 	bic.w	r2, r3, #1
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	3b04      	subs	r3, #4
 800b402:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b404:	4a0c      	ldr	r2, [pc, #48]	@ (800b438 <pxPortInitialiseStack+0x64>)
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	3b14      	subs	r3, #20
 800b40e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	3b04      	subs	r3, #4
 800b41a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	f06f 0202 	mvn.w	r2, #2
 800b422:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	3b20      	subs	r3, #32
 800b428:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b42a:	68fb      	ldr	r3, [r7, #12]
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3714      	adds	r7, #20
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr
 800b438:	0800b43d 	.word	0x0800b43d

0800b43c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b43c:	b480      	push	{r7}
 800b43e:	b085      	sub	sp, #20
 800b440:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b442:	2300      	movs	r3, #0
 800b444:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b446:	4b15      	ldr	r3, [pc, #84]	@ (800b49c <prvTaskExitError+0x60>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b44e:	d00d      	beq.n	800b46c <prvTaskExitError+0x30>
	__asm volatile
 800b450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b454:	b672      	cpsid	i
 800b456:	f383 8811 	msr	BASEPRI, r3
 800b45a:	f3bf 8f6f 	isb	sy
 800b45e:	f3bf 8f4f 	dsb	sy
 800b462:	b662      	cpsie	i
 800b464:	60fb      	str	r3, [r7, #12]
}
 800b466:	bf00      	nop
 800b468:	bf00      	nop
 800b46a:	e7fd      	b.n	800b468 <prvTaskExitError+0x2c>
	__asm volatile
 800b46c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b470:	b672      	cpsid	i
 800b472:	f383 8811 	msr	BASEPRI, r3
 800b476:	f3bf 8f6f 	isb	sy
 800b47a:	f3bf 8f4f 	dsb	sy
 800b47e:	b662      	cpsie	i
 800b480:	60bb      	str	r3, [r7, #8]
}
 800b482:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b484:	bf00      	nop
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d0fc      	beq.n	800b486 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b48c:	bf00      	nop
 800b48e:	bf00      	nop
 800b490:	3714      	adds	r7, #20
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr
 800b49a:	bf00      	nop
 800b49c:	20000058 	.word	0x20000058

0800b4a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b4a0:	4b07      	ldr	r3, [pc, #28]	@ (800b4c0 <pxCurrentTCBConst2>)
 800b4a2:	6819      	ldr	r1, [r3, #0]
 800b4a4:	6808      	ldr	r0, [r1, #0]
 800b4a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4aa:	f380 8809 	msr	PSP, r0
 800b4ae:	f3bf 8f6f 	isb	sy
 800b4b2:	f04f 0000 	mov.w	r0, #0
 800b4b6:	f380 8811 	msr	BASEPRI, r0
 800b4ba:	4770      	bx	lr
 800b4bc:	f3af 8000 	nop.w

0800b4c0 <pxCurrentTCBConst2>:
 800b4c0:	20000dcc 	.word	0x20000dcc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b4c4:	bf00      	nop
 800b4c6:	bf00      	nop

0800b4c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b4c8:	4808      	ldr	r0, [pc, #32]	@ (800b4ec <prvPortStartFirstTask+0x24>)
 800b4ca:	6800      	ldr	r0, [r0, #0]
 800b4cc:	6800      	ldr	r0, [r0, #0]
 800b4ce:	f380 8808 	msr	MSP, r0
 800b4d2:	f04f 0000 	mov.w	r0, #0
 800b4d6:	f380 8814 	msr	CONTROL, r0
 800b4da:	b662      	cpsie	i
 800b4dc:	b661      	cpsie	f
 800b4de:	f3bf 8f4f 	dsb	sy
 800b4e2:	f3bf 8f6f 	isb	sy
 800b4e6:	df00      	svc	0
 800b4e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b4ea:	bf00      	nop
 800b4ec:	e000ed08 	.word	0xe000ed08

0800b4f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b084      	sub	sp, #16
 800b4f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b4f6:	4b37      	ldr	r3, [pc, #220]	@ (800b5d4 <xPortStartScheduler+0xe4>)
 800b4f8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	b2db      	uxtb	r3, r3
 800b500:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	22ff      	movs	r2, #255	@ 0xff
 800b506:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	781b      	ldrb	r3, [r3, #0]
 800b50c:	b2db      	uxtb	r3, r3
 800b50e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b510:	78fb      	ldrb	r3, [r7, #3]
 800b512:	b2db      	uxtb	r3, r3
 800b514:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b518:	b2da      	uxtb	r2, r3
 800b51a:	4b2f      	ldr	r3, [pc, #188]	@ (800b5d8 <xPortStartScheduler+0xe8>)
 800b51c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b51e:	4b2f      	ldr	r3, [pc, #188]	@ (800b5dc <xPortStartScheduler+0xec>)
 800b520:	2207      	movs	r2, #7
 800b522:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b524:	e009      	b.n	800b53a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b526:	4b2d      	ldr	r3, [pc, #180]	@ (800b5dc <xPortStartScheduler+0xec>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	3b01      	subs	r3, #1
 800b52c:	4a2b      	ldr	r2, [pc, #172]	@ (800b5dc <xPortStartScheduler+0xec>)
 800b52e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b530:	78fb      	ldrb	r3, [r7, #3]
 800b532:	b2db      	uxtb	r3, r3
 800b534:	005b      	lsls	r3, r3, #1
 800b536:	b2db      	uxtb	r3, r3
 800b538:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b53a:	78fb      	ldrb	r3, [r7, #3]
 800b53c:	b2db      	uxtb	r3, r3
 800b53e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b542:	2b80      	cmp	r3, #128	@ 0x80
 800b544:	d0ef      	beq.n	800b526 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b546:	4b25      	ldr	r3, [pc, #148]	@ (800b5dc <xPortStartScheduler+0xec>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f1c3 0307 	rsb	r3, r3, #7
 800b54e:	2b04      	cmp	r3, #4
 800b550:	d00d      	beq.n	800b56e <xPortStartScheduler+0x7e>
	__asm volatile
 800b552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b556:	b672      	cpsid	i
 800b558:	f383 8811 	msr	BASEPRI, r3
 800b55c:	f3bf 8f6f 	isb	sy
 800b560:	f3bf 8f4f 	dsb	sy
 800b564:	b662      	cpsie	i
 800b566:	60bb      	str	r3, [r7, #8]
}
 800b568:	bf00      	nop
 800b56a:	bf00      	nop
 800b56c:	e7fd      	b.n	800b56a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b56e:	4b1b      	ldr	r3, [pc, #108]	@ (800b5dc <xPortStartScheduler+0xec>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	021b      	lsls	r3, r3, #8
 800b574:	4a19      	ldr	r2, [pc, #100]	@ (800b5dc <xPortStartScheduler+0xec>)
 800b576:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b578:	4b18      	ldr	r3, [pc, #96]	@ (800b5dc <xPortStartScheduler+0xec>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b580:	4a16      	ldr	r2, [pc, #88]	@ (800b5dc <xPortStartScheduler+0xec>)
 800b582:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	b2da      	uxtb	r2, r3
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b58c:	4b14      	ldr	r3, [pc, #80]	@ (800b5e0 <xPortStartScheduler+0xf0>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4a13      	ldr	r2, [pc, #76]	@ (800b5e0 <xPortStartScheduler+0xf0>)
 800b592:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b596:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b598:	4b11      	ldr	r3, [pc, #68]	@ (800b5e0 <xPortStartScheduler+0xf0>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4a10      	ldr	r2, [pc, #64]	@ (800b5e0 <xPortStartScheduler+0xf0>)
 800b59e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b5a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b5a4:	f000 f8dc 	bl	800b760 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b5a8:	4b0e      	ldr	r3, [pc, #56]	@ (800b5e4 <xPortStartScheduler+0xf4>)
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b5ae:	f000 f8fb 	bl	800b7a8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b5b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b5e8 <xPortStartScheduler+0xf8>)
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	4a0c      	ldr	r2, [pc, #48]	@ (800b5e8 <xPortStartScheduler+0xf8>)
 800b5b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b5bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b5be:	f7ff ff83 	bl	800b4c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b5c2:	f7ff fd6b 	bl	800b09c <vTaskSwitchContext>
	prvTaskExitError();
 800b5c6:	f7ff ff39 	bl	800b43c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b5ca:	2300      	movs	r3, #0
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3710      	adds	r7, #16
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}
 800b5d4:	e000e400 	.word	0xe000e400
 800b5d8:	20000ef8 	.word	0x20000ef8
 800b5dc:	20000efc 	.word	0x20000efc
 800b5e0:	e000ed20 	.word	0xe000ed20
 800b5e4:	20000058 	.word	0x20000058
 800b5e8:	e000ef34 	.word	0xe000ef34

0800b5ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b083      	sub	sp, #12
 800b5f0:	af00      	add	r7, sp, #0
	__asm volatile
 800b5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f6:	b672      	cpsid	i
 800b5f8:	f383 8811 	msr	BASEPRI, r3
 800b5fc:	f3bf 8f6f 	isb	sy
 800b600:	f3bf 8f4f 	dsb	sy
 800b604:	b662      	cpsie	i
 800b606:	607b      	str	r3, [r7, #4]
}
 800b608:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b60a:	4b11      	ldr	r3, [pc, #68]	@ (800b650 <vPortEnterCritical+0x64>)
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	3301      	adds	r3, #1
 800b610:	4a0f      	ldr	r2, [pc, #60]	@ (800b650 <vPortEnterCritical+0x64>)
 800b612:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b614:	4b0e      	ldr	r3, [pc, #56]	@ (800b650 <vPortEnterCritical+0x64>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	2b01      	cmp	r3, #1
 800b61a:	d112      	bne.n	800b642 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b61c:	4b0d      	ldr	r3, [pc, #52]	@ (800b654 <vPortEnterCritical+0x68>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	b2db      	uxtb	r3, r3
 800b622:	2b00      	cmp	r3, #0
 800b624:	d00d      	beq.n	800b642 <vPortEnterCritical+0x56>
	__asm volatile
 800b626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b62a:	b672      	cpsid	i
 800b62c:	f383 8811 	msr	BASEPRI, r3
 800b630:	f3bf 8f6f 	isb	sy
 800b634:	f3bf 8f4f 	dsb	sy
 800b638:	b662      	cpsie	i
 800b63a:	603b      	str	r3, [r7, #0]
}
 800b63c:	bf00      	nop
 800b63e:	bf00      	nop
 800b640:	e7fd      	b.n	800b63e <vPortEnterCritical+0x52>
	}
}
 800b642:	bf00      	nop
 800b644:	370c      	adds	r7, #12
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr
 800b64e:	bf00      	nop
 800b650:	20000058 	.word	0x20000058
 800b654:	e000ed04 	.word	0xe000ed04

0800b658 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b658:	b480      	push	{r7}
 800b65a:	b083      	sub	sp, #12
 800b65c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b65e:	4b13      	ldr	r3, [pc, #76]	@ (800b6ac <vPortExitCritical+0x54>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d10d      	bne.n	800b682 <vPortExitCritical+0x2a>
	__asm volatile
 800b666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b66a:	b672      	cpsid	i
 800b66c:	f383 8811 	msr	BASEPRI, r3
 800b670:	f3bf 8f6f 	isb	sy
 800b674:	f3bf 8f4f 	dsb	sy
 800b678:	b662      	cpsie	i
 800b67a:	607b      	str	r3, [r7, #4]
}
 800b67c:	bf00      	nop
 800b67e:	bf00      	nop
 800b680:	e7fd      	b.n	800b67e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800b682:	4b0a      	ldr	r3, [pc, #40]	@ (800b6ac <vPortExitCritical+0x54>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	3b01      	subs	r3, #1
 800b688:	4a08      	ldr	r2, [pc, #32]	@ (800b6ac <vPortExitCritical+0x54>)
 800b68a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b68c:	4b07      	ldr	r3, [pc, #28]	@ (800b6ac <vPortExitCritical+0x54>)
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d105      	bne.n	800b6a0 <vPortExitCritical+0x48>
 800b694:	2300      	movs	r3, #0
 800b696:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b69e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b6a0:	bf00      	nop
 800b6a2:	370c      	adds	r7, #12
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr
 800b6ac:	20000058 	.word	0x20000058

0800b6b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b6b0:	f3ef 8009 	mrs	r0, PSP
 800b6b4:	f3bf 8f6f 	isb	sy
 800b6b8:	4b15      	ldr	r3, [pc, #84]	@ (800b710 <pxCurrentTCBConst>)
 800b6ba:	681a      	ldr	r2, [r3, #0]
 800b6bc:	f01e 0f10 	tst.w	lr, #16
 800b6c0:	bf08      	it	eq
 800b6c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b6c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ca:	6010      	str	r0, [r2, #0]
 800b6cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b6d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b6d4:	b672      	cpsid	i
 800b6d6:	f380 8811 	msr	BASEPRI, r0
 800b6da:	f3bf 8f4f 	dsb	sy
 800b6de:	f3bf 8f6f 	isb	sy
 800b6e2:	b662      	cpsie	i
 800b6e4:	f7ff fcda 	bl	800b09c <vTaskSwitchContext>
 800b6e8:	f04f 0000 	mov.w	r0, #0
 800b6ec:	f380 8811 	msr	BASEPRI, r0
 800b6f0:	bc09      	pop	{r0, r3}
 800b6f2:	6819      	ldr	r1, [r3, #0]
 800b6f4:	6808      	ldr	r0, [r1, #0]
 800b6f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6fa:	f01e 0f10 	tst.w	lr, #16
 800b6fe:	bf08      	it	eq
 800b700:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b704:	f380 8809 	msr	PSP, r0
 800b708:	f3bf 8f6f 	isb	sy
 800b70c:	4770      	bx	lr
 800b70e:	bf00      	nop

0800b710 <pxCurrentTCBConst>:
 800b710:	20000dcc 	.word	0x20000dcc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b714:	bf00      	nop
 800b716:	bf00      	nop

0800b718 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b082      	sub	sp, #8
 800b71c:	af00      	add	r7, sp, #0
	__asm volatile
 800b71e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b722:	b672      	cpsid	i
 800b724:	f383 8811 	msr	BASEPRI, r3
 800b728:	f3bf 8f6f 	isb	sy
 800b72c:	f3bf 8f4f 	dsb	sy
 800b730:	b662      	cpsie	i
 800b732:	607b      	str	r3, [r7, #4]
}
 800b734:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b736:	f7ff fbf5 	bl	800af24 <xTaskIncrementTick>
 800b73a:	4603      	mov	r3, r0
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d003      	beq.n	800b748 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b740:	4b06      	ldr	r3, [pc, #24]	@ (800b75c <SysTick_Handler+0x44>)
 800b742:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b746:	601a      	str	r2, [r3, #0]
 800b748:	2300      	movs	r3, #0
 800b74a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	f383 8811 	msr	BASEPRI, r3
}
 800b752:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b754:	bf00      	nop
 800b756:	3708      	adds	r7, #8
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}
 800b75c:	e000ed04 	.word	0xe000ed04

0800b760 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b760:	b480      	push	{r7}
 800b762:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b764:	4b0b      	ldr	r3, [pc, #44]	@ (800b794 <vPortSetupTimerInterrupt+0x34>)
 800b766:	2200      	movs	r2, #0
 800b768:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b76a:	4b0b      	ldr	r3, [pc, #44]	@ (800b798 <vPortSetupTimerInterrupt+0x38>)
 800b76c:	2200      	movs	r2, #0
 800b76e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b770:	4b0a      	ldr	r3, [pc, #40]	@ (800b79c <vPortSetupTimerInterrupt+0x3c>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	4a0a      	ldr	r2, [pc, #40]	@ (800b7a0 <vPortSetupTimerInterrupt+0x40>)
 800b776:	fba2 2303 	umull	r2, r3, r2, r3
 800b77a:	099b      	lsrs	r3, r3, #6
 800b77c:	4a09      	ldr	r2, [pc, #36]	@ (800b7a4 <vPortSetupTimerInterrupt+0x44>)
 800b77e:	3b01      	subs	r3, #1
 800b780:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b782:	4b04      	ldr	r3, [pc, #16]	@ (800b794 <vPortSetupTimerInterrupt+0x34>)
 800b784:	2207      	movs	r2, #7
 800b786:	601a      	str	r2, [r3, #0]
}
 800b788:	bf00      	nop
 800b78a:	46bd      	mov	sp, r7
 800b78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b790:	4770      	bx	lr
 800b792:	bf00      	nop
 800b794:	e000e010 	.word	0xe000e010
 800b798:	e000e018 	.word	0xe000e018
 800b79c:	2000004c 	.word	0x2000004c
 800b7a0:	10624dd3 	.word	0x10624dd3
 800b7a4:	e000e014 	.word	0xe000e014

0800b7a8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b7a8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b7b8 <vPortEnableVFP+0x10>
 800b7ac:	6801      	ldr	r1, [r0, #0]
 800b7ae:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b7b2:	6001      	str	r1, [r0, #0]
 800b7b4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b7b6:	bf00      	nop
 800b7b8:	e000ed88 	.word	0xe000ed88

0800b7bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b08a      	sub	sp, #40	@ 0x28
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b7c8:	f7ff fafe 	bl	800adc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b7cc:	4b5d      	ldr	r3, [pc, #372]	@ (800b944 <pvPortMalloc+0x188>)
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d101      	bne.n	800b7d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b7d4:	f000 f920 	bl	800ba18 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b7d8:	4b5b      	ldr	r3, [pc, #364]	@ (800b948 <pvPortMalloc+0x18c>)
 800b7da:	681a      	ldr	r2, [r3, #0]
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	4013      	ands	r3, r2
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	f040 8094 	bne.w	800b90e <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d020      	beq.n	800b82e <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800b7ec:	2208      	movs	r2, #8
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	4413      	add	r3, r2
 800b7f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f003 0307 	and.w	r3, r3, #7
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d017      	beq.n	800b82e <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f023 0307 	bic.w	r3, r3, #7
 800b804:	3308      	adds	r3, #8
 800b806:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f003 0307 	and.w	r3, r3, #7
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d00d      	beq.n	800b82e <pvPortMalloc+0x72>
	__asm volatile
 800b812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b816:	b672      	cpsid	i
 800b818:	f383 8811 	msr	BASEPRI, r3
 800b81c:	f3bf 8f6f 	isb	sy
 800b820:	f3bf 8f4f 	dsb	sy
 800b824:	b662      	cpsie	i
 800b826:	617b      	str	r3, [r7, #20]
}
 800b828:	bf00      	nop
 800b82a:	bf00      	nop
 800b82c:	e7fd      	b.n	800b82a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d06c      	beq.n	800b90e <pvPortMalloc+0x152>
 800b834:	4b45      	ldr	r3, [pc, #276]	@ (800b94c <pvPortMalloc+0x190>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	687a      	ldr	r2, [r7, #4]
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d867      	bhi.n	800b90e <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b83e:	4b44      	ldr	r3, [pc, #272]	@ (800b950 <pvPortMalloc+0x194>)
 800b840:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b842:	4b43      	ldr	r3, [pc, #268]	@ (800b950 <pvPortMalloc+0x194>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b848:	e004      	b.n	800b854 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800b84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b84c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b856:	685b      	ldr	r3, [r3, #4]
 800b858:	687a      	ldr	r2, [r7, #4]
 800b85a:	429a      	cmp	r2, r3
 800b85c:	d903      	bls.n	800b866 <pvPortMalloc+0xaa>
 800b85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d1f1      	bne.n	800b84a <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b866:	4b37      	ldr	r3, [pc, #220]	@ (800b944 <pvPortMalloc+0x188>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b86c:	429a      	cmp	r2, r3
 800b86e:	d04e      	beq.n	800b90e <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b870:	6a3b      	ldr	r3, [r7, #32]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	2208      	movs	r2, #8
 800b876:	4413      	add	r3, r2
 800b878:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b87a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b87c:	681a      	ldr	r2, [r3, #0]
 800b87e:	6a3b      	ldr	r3, [r7, #32]
 800b880:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b884:	685a      	ldr	r2, [r3, #4]
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	1ad2      	subs	r2, r2, r3
 800b88a:	2308      	movs	r3, #8
 800b88c:	005b      	lsls	r3, r3, #1
 800b88e:	429a      	cmp	r2, r3
 800b890:	d922      	bls.n	800b8d8 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	4413      	add	r3, r2
 800b898:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b89a:	69bb      	ldr	r3, [r7, #24]
 800b89c:	f003 0307 	and.w	r3, r3, #7
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d00d      	beq.n	800b8c0 <pvPortMalloc+0x104>
	__asm volatile
 800b8a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a8:	b672      	cpsid	i
 800b8aa:	f383 8811 	msr	BASEPRI, r3
 800b8ae:	f3bf 8f6f 	isb	sy
 800b8b2:	f3bf 8f4f 	dsb	sy
 800b8b6:	b662      	cpsie	i
 800b8b8:	613b      	str	r3, [r7, #16]
}
 800b8ba:	bf00      	nop
 800b8bc:	bf00      	nop
 800b8be:	e7fd      	b.n	800b8bc <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c2:	685a      	ldr	r2, [r3, #4]
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	1ad2      	subs	r2, r2, r3
 800b8c8:	69bb      	ldr	r3, [r7, #24]
 800b8ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b8cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ce:	687a      	ldr	r2, [r7, #4]
 800b8d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b8d2:	69b8      	ldr	r0, [r7, #24]
 800b8d4:	f000 f902 	bl	800badc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b8d8:	4b1c      	ldr	r3, [pc, #112]	@ (800b94c <pvPortMalloc+0x190>)
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	1ad3      	subs	r3, r2, r3
 800b8e2:	4a1a      	ldr	r2, [pc, #104]	@ (800b94c <pvPortMalloc+0x190>)
 800b8e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b8e6:	4b19      	ldr	r3, [pc, #100]	@ (800b94c <pvPortMalloc+0x190>)
 800b8e8:	681a      	ldr	r2, [r3, #0]
 800b8ea:	4b1a      	ldr	r3, [pc, #104]	@ (800b954 <pvPortMalloc+0x198>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	429a      	cmp	r2, r3
 800b8f0:	d203      	bcs.n	800b8fa <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b8f2:	4b16      	ldr	r3, [pc, #88]	@ (800b94c <pvPortMalloc+0x190>)
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	4a17      	ldr	r2, [pc, #92]	@ (800b954 <pvPortMalloc+0x198>)
 800b8f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8fc:	685a      	ldr	r2, [r3, #4]
 800b8fe:	4b12      	ldr	r3, [pc, #72]	@ (800b948 <pvPortMalloc+0x18c>)
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	431a      	orrs	r2, r3
 800b904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b906:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b90a:	2200      	movs	r2, #0
 800b90c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b90e:	f7ff fa69 	bl	800ade4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b912:	69fb      	ldr	r3, [r7, #28]
 800b914:	f003 0307 	and.w	r3, r3, #7
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d00d      	beq.n	800b938 <pvPortMalloc+0x17c>
	__asm volatile
 800b91c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b920:	b672      	cpsid	i
 800b922:	f383 8811 	msr	BASEPRI, r3
 800b926:	f3bf 8f6f 	isb	sy
 800b92a:	f3bf 8f4f 	dsb	sy
 800b92e:	b662      	cpsie	i
 800b930:	60fb      	str	r3, [r7, #12]
}
 800b932:	bf00      	nop
 800b934:	bf00      	nop
 800b936:	e7fd      	b.n	800b934 <pvPortMalloc+0x178>
	return pvReturn;
 800b938:	69fb      	ldr	r3, [r7, #28]
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3728      	adds	r7, #40	@ 0x28
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}
 800b942:	bf00      	nop
 800b944:	20004b08 	.word	0x20004b08
 800b948:	20004b14 	.word	0x20004b14
 800b94c:	20004b0c 	.word	0x20004b0c
 800b950:	20004b00 	.word	0x20004b00
 800b954:	20004b10 	.word	0x20004b10

0800b958 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b086      	sub	sp, #24
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d04e      	beq.n	800ba08 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b96a:	2308      	movs	r3, #8
 800b96c:	425b      	negs	r3, r3
 800b96e:	697a      	ldr	r2, [r7, #20]
 800b970:	4413      	add	r3, r2
 800b972:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b974:	697b      	ldr	r3, [r7, #20]
 800b976:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	685a      	ldr	r2, [r3, #4]
 800b97c:	4b24      	ldr	r3, [pc, #144]	@ (800ba10 <vPortFree+0xb8>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	4013      	ands	r3, r2
 800b982:	2b00      	cmp	r3, #0
 800b984:	d10d      	bne.n	800b9a2 <vPortFree+0x4a>
	__asm volatile
 800b986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b98a:	b672      	cpsid	i
 800b98c:	f383 8811 	msr	BASEPRI, r3
 800b990:	f3bf 8f6f 	isb	sy
 800b994:	f3bf 8f4f 	dsb	sy
 800b998:	b662      	cpsie	i
 800b99a:	60fb      	str	r3, [r7, #12]
}
 800b99c:	bf00      	nop
 800b99e:	bf00      	nop
 800b9a0:	e7fd      	b.n	800b99e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b9a2:	693b      	ldr	r3, [r7, #16]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d00d      	beq.n	800b9c6 <vPortFree+0x6e>
	__asm volatile
 800b9aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9ae:	b672      	cpsid	i
 800b9b0:	f383 8811 	msr	BASEPRI, r3
 800b9b4:	f3bf 8f6f 	isb	sy
 800b9b8:	f3bf 8f4f 	dsb	sy
 800b9bc:	b662      	cpsie	i
 800b9be:	60bb      	str	r3, [r7, #8]
}
 800b9c0:	bf00      	nop
 800b9c2:	bf00      	nop
 800b9c4:	e7fd      	b.n	800b9c2 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	685a      	ldr	r2, [r3, #4]
 800b9ca:	4b11      	ldr	r3, [pc, #68]	@ (800ba10 <vPortFree+0xb8>)
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	4013      	ands	r3, r2
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d019      	beq.n	800ba08 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b9d4:	693b      	ldr	r3, [r7, #16]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d115      	bne.n	800ba08 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b9dc:	693b      	ldr	r3, [r7, #16]
 800b9de:	685a      	ldr	r2, [r3, #4]
 800b9e0:	4b0b      	ldr	r3, [pc, #44]	@ (800ba10 <vPortFree+0xb8>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	43db      	mvns	r3, r3
 800b9e6:	401a      	ands	r2, r3
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b9ec:	f7ff f9ec 	bl	800adc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	685a      	ldr	r2, [r3, #4]
 800b9f4:	4b07      	ldr	r3, [pc, #28]	@ (800ba14 <vPortFree+0xbc>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	4413      	add	r3, r2
 800b9fa:	4a06      	ldr	r2, [pc, #24]	@ (800ba14 <vPortFree+0xbc>)
 800b9fc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b9fe:	6938      	ldr	r0, [r7, #16]
 800ba00:	f000 f86c 	bl	800badc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ba04:	f7ff f9ee 	bl	800ade4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ba08:	bf00      	nop
 800ba0a:	3718      	adds	r7, #24
 800ba0c:	46bd      	mov	sp, r7
 800ba0e:	bd80      	pop	{r7, pc}
 800ba10:	20004b14 	.word	0x20004b14
 800ba14:	20004b0c 	.word	0x20004b0c

0800ba18 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ba18:	b480      	push	{r7}
 800ba1a:	b085      	sub	sp, #20
 800ba1c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ba1e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ba22:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ba24:	4b27      	ldr	r3, [pc, #156]	@ (800bac4 <prvHeapInit+0xac>)
 800ba26:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f003 0307 	and.w	r3, r3, #7
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d00c      	beq.n	800ba4c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	3307      	adds	r3, #7
 800ba36:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	f023 0307 	bic.w	r3, r3, #7
 800ba3e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ba40:	68ba      	ldr	r2, [r7, #8]
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	1ad3      	subs	r3, r2, r3
 800ba46:	4a1f      	ldr	r2, [pc, #124]	@ (800bac4 <prvHeapInit+0xac>)
 800ba48:	4413      	add	r3, r2
 800ba4a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ba50:	4a1d      	ldr	r2, [pc, #116]	@ (800bac8 <prvHeapInit+0xb0>)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ba56:	4b1c      	ldr	r3, [pc, #112]	@ (800bac8 <prvHeapInit+0xb0>)
 800ba58:	2200      	movs	r2, #0
 800ba5a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	68ba      	ldr	r2, [r7, #8]
 800ba60:	4413      	add	r3, r2
 800ba62:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ba64:	2208      	movs	r2, #8
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	1a9b      	subs	r3, r3, r2
 800ba6a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	f023 0307 	bic.w	r3, r3, #7
 800ba72:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	4a15      	ldr	r2, [pc, #84]	@ (800bacc <prvHeapInit+0xb4>)
 800ba78:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ba7a:	4b14      	ldr	r3, [pc, #80]	@ (800bacc <prvHeapInit+0xb4>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	2200      	movs	r2, #0
 800ba80:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ba82:	4b12      	ldr	r3, [pc, #72]	@ (800bacc <prvHeapInit+0xb4>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	2200      	movs	r2, #0
 800ba88:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	68fa      	ldr	r2, [r7, #12]
 800ba92:	1ad2      	subs	r2, r2, r3
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ba98:	4b0c      	ldr	r3, [pc, #48]	@ (800bacc <prvHeapInit+0xb4>)
 800ba9a:	681a      	ldr	r2, [r3, #0]
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	685b      	ldr	r3, [r3, #4]
 800baa4:	4a0a      	ldr	r2, [pc, #40]	@ (800bad0 <prvHeapInit+0xb8>)
 800baa6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	685b      	ldr	r3, [r3, #4]
 800baac:	4a09      	ldr	r2, [pc, #36]	@ (800bad4 <prvHeapInit+0xbc>)
 800baae:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bab0:	4b09      	ldr	r3, [pc, #36]	@ (800bad8 <prvHeapInit+0xc0>)
 800bab2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bab6:	601a      	str	r2, [r3, #0]
}
 800bab8:	bf00      	nop
 800baba:	3714      	adds	r7, #20
 800babc:	46bd      	mov	sp, r7
 800babe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac2:	4770      	bx	lr
 800bac4:	20000f00 	.word	0x20000f00
 800bac8:	20004b00 	.word	0x20004b00
 800bacc:	20004b08 	.word	0x20004b08
 800bad0:	20004b10 	.word	0x20004b10
 800bad4:	20004b0c 	.word	0x20004b0c
 800bad8:	20004b14 	.word	0x20004b14

0800badc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800badc:	b480      	push	{r7}
 800bade:	b085      	sub	sp, #20
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bae4:	4b28      	ldr	r3, [pc, #160]	@ (800bb88 <prvInsertBlockIntoFreeList+0xac>)
 800bae6:	60fb      	str	r3, [r7, #12]
 800bae8:	e002      	b.n	800baf0 <prvInsertBlockIntoFreeList+0x14>
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	60fb      	str	r3, [r7, #12]
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	687a      	ldr	r2, [r7, #4]
 800baf6:	429a      	cmp	r2, r3
 800baf8:	d8f7      	bhi.n	800baea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	685b      	ldr	r3, [r3, #4]
 800bb02:	68ba      	ldr	r2, [r7, #8]
 800bb04:	4413      	add	r3, r2
 800bb06:	687a      	ldr	r2, [r7, #4]
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d108      	bne.n	800bb1e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	685a      	ldr	r2, [r3, #4]
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	685b      	ldr	r3, [r3, #4]
 800bb14:	441a      	add	r2, r3
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	685b      	ldr	r3, [r3, #4]
 800bb26:	68ba      	ldr	r2, [r7, #8]
 800bb28:	441a      	add	r2, r3
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	429a      	cmp	r2, r3
 800bb30:	d118      	bne.n	800bb64 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	681a      	ldr	r2, [r3, #0]
 800bb36:	4b15      	ldr	r3, [pc, #84]	@ (800bb8c <prvInsertBlockIntoFreeList+0xb0>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d00d      	beq.n	800bb5a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	685a      	ldr	r2, [r3, #4]
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	685b      	ldr	r3, [r3, #4]
 800bb48:	441a      	add	r2, r3
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	681a      	ldr	r2, [r3, #0]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	601a      	str	r2, [r3, #0]
 800bb58:	e008      	b.n	800bb6c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bb5a:	4b0c      	ldr	r3, [pc, #48]	@ (800bb8c <prvInsertBlockIntoFreeList+0xb0>)
 800bb5c:	681a      	ldr	r2, [r3, #0]
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	601a      	str	r2, [r3, #0]
 800bb62:	e003      	b.n	800bb6c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	681a      	ldr	r2, [r3, #0]
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bb6c:	68fa      	ldr	r2, [r7, #12]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d002      	beq.n	800bb7a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb7a:	bf00      	nop
 800bb7c:	3714      	adds	r7, #20
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb84:	4770      	bx	lr
 800bb86:	bf00      	nop
 800bb88:	20004b00 	.word	0x20004b00
 800bb8c:	20004b08 	.word	0x20004b08

0800bb90 <rand>:
 800bb90:	4b16      	ldr	r3, [pc, #88]	@ (800bbec <rand+0x5c>)
 800bb92:	b510      	push	{r4, lr}
 800bb94:	681c      	ldr	r4, [r3, #0]
 800bb96:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800bb98:	b9b3      	cbnz	r3, 800bbc8 <rand+0x38>
 800bb9a:	2018      	movs	r0, #24
 800bb9c:	f000 fa4e 	bl	800c03c <malloc>
 800bba0:	4602      	mov	r2, r0
 800bba2:	6320      	str	r0, [r4, #48]	@ 0x30
 800bba4:	b920      	cbnz	r0, 800bbb0 <rand+0x20>
 800bba6:	4b12      	ldr	r3, [pc, #72]	@ (800bbf0 <rand+0x60>)
 800bba8:	4812      	ldr	r0, [pc, #72]	@ (800bbf4 <rand+0x64>)
 800bbaa:	2152      	movs	r1, #82	@ 0x52
 800bbac:	f000 f9de 	bl	800bf6c <__assert_func>
 800bbb0:	4911      	ldr	r1, [pc, #68]	@ (800bbf8 <rand+0x68>)
 800bbb2:	4b12      	ldr	r3, [pc, #72]	@ (800bbfc <rand+0x6c>)
 800bbb4:	e9c0 1300 	strd	r1, r3, [r0]
 800bbb8:	4b11      	ldr	r3, [pc, #68]	@ (800bc00 <rand+0x70>)
 800bbba:	6083      	str	r3, [r0, #8]
 800bbbc:	230b      	movs	r3, #11
 800bbbe:	8183      	strh	r3, [r0, #12]
 800bbc0:	2100      	movs	r1, #0
 800bbc2:	2001      	movs	r0, #1
 800bbc4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800bbc8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bbca:	480e      	ldr	r0, [pc, #56]	@ (800bc04 <rand+0x74>)
 800bbcc:	690b      	ldr	r3, [r1, #16]
 800bbce:	694c      	ldr	r4, [r1, #20]
 800bbd0:	4a0d      	ldr	r2, [pc, #52]	@ (800bc08 <rand+0x78>)
 800bbd2:	4358      	muls	r0, r3
 800bbd4:	fb02 0004 	mla	r0, r2, r4, r0
 800bbd8:	fba3 3202 	umull	r3, r2, r3, r2
 800bbdc:	3301      	adds	r3, #1
 800bbde:	eb40 0002 	adc.w	r0, r0, r2
 800bbe2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800bbe6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800bbea:	bd10      	pop	{r4, pc}
 800bbec:	20000068 	.word	0x20000068
 800bbf0:	0801b308 	.word	0x0801b308
 800bbf4:	0801b31f 	.word	0x0801b31f
 800bbf8:	abcd330e 	.word	0xabcd330e
 800bbfc:	e66d1234 	.word	0xe66d1234
 800bc00:	0005deec 	.word	0x0005deec
 800bc04:	5851f42d 	.word	0x5851f42d
 800bc08:	4c957f2d 	.word	0x4c957f2d

0800bc0c <std>:
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	b510      	push	{r4, lr}
 800bc10:	4604      	mov	r4, r0
 800bc12:	e9c0 3300 	strd	r3, r3, [r0]
 800bc16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc1a:	6083      	str	r3, [r0, #8]
 800bc1c:	8181      	strh	r1, [r0, #12]
 800bc1e:	6643      	str	r3, [r0, #100]	@ 0x64
 800bc20:	81c2      	strh	r2, [r0, #14]
 800bc22:	6183      	str	r3, [r0, #24]
 800bc24:	4619      	mov	r1, r3
 800bc26:	2208      	movs	r2, #8
 800bc28:	305c      	adds	r0, #92	@ 0x5c
 800bc2a:	f000 f914 	bl	800be56 <memset>
 800bc2e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc64 <std+0x58>)
 800bc30:	6263      	str	r3, [r4, #36]	@ 0x24
 800bc32:	4b0d      	ldr	r3, [pc, #52]	@ (800bc68 <std+0x5c>)
 800bc34:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bc36:	4b0d      	ldr	r3, [pc, #52]	@ (800bc6c <std+0x60>)
 800bc38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bc3a:	4b0d      	ldr	r3, [pc, #52]	@ (800bc70 <std+0x64>)
 800bc3c:	6323      	str	r3, [r4, #48]	@ 0x30
 800bc3e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc74 <std+0x68>)
 800bc40:	6224      	str	r4, [r4, #32]
 800bc42:	429c      	cmp	r4, r3
 800bc44:	d006      	beq.n	800bc54 <std+0x48>
 800bc46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bc4a:	4294      	cmp	r4, r2
 800bc4c:	d002      	beq.n	800bc54 <std+0x48>
 800bc4e:	33d0      	adds	r3, #208	@ 0xd0
 800bc50:	429c      	cmp	r4, r3
 800bc52:	d105      	bne.n	800bc60 <std+0x54>
 800bc54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bc58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc5c:	f000 b974 	b.w	800bf48 <__retarget_lock_init_recursive>
 800bc60:	bd10      	pop	{r4, pc}
 800bc62:	bf00      	nop
 800bc64:	0800bdd1 	.word	0x0800bdd1
 800bc68:	0800bdf3 	.word	0x0800bdf3
 800bc6c:	0800be2b 	.word	0x0800be2b
 800bc70:	0800be4f 	.word	0x0800be4f
 800bc74:	20004b18 	.word	0x20004b18

0800bc78 <stdio_exit_handler>:
 800bc78:	4a02      	ldr	r2, [pc, #8]	@ (800bc84 <stdio_exit_handler+0xc>)
 800bc7a:	4903      	ldr	r1, [pc, #12]	@ (800bc88 <stdio_exit_handler+0x10>)
 800bc7c:	4803      	ldr	r0, [pc, #12]	@ (800bc8c <stdio_exit_handler+0x14>)
 800bc7e:	f000 b869 	b.w	800bd54 <_fwalk_sglue>
 800bc82:	bf00      	nop
 800bc84:	2000005c 	.word	0x2000005c
 800bc88:	0800c87d 	.word	0x0800c87d
 800bc8c:	2000006c 	.word	0x2000006c

0800bc90 <cleanup_stdio>:
 800bc90:	6841      	ldr	r1, [r0, #4]
 800bc92:	4b0c      	ldr	r3, [pc, #48]	@ (800bcc4 <cleanup_stdio+0x34>)
 800bc94:	4299      	cmp	r1, r3
 800bc96:	b510      	push	{r4, lr}
 800bc98:	4604      	mov	r4, r0
 800bc9a:	d001      	beq.n	800bca0 <cleanup_stdio+0x10>
 800bc9c:	f000 fdee 	bl	800c87c <_fflush_r>
 800bca0:	68a1      	ldr	r1, [r4, #8]
 800bca2:	4b09      	ldr	r3, [pc, #36]	@ (800bcc8 <cleanup_stdio+0x38>)
 800bca4:	4299      	cmp	r1, r3
 800bca6:	d002      	beq.n	800bcae <cleanup_stdio+0x1e>
 800bca8:	4620      	mov	r0, r4
 800bcaa:	f000 fde7 	bl	800c87c <_fflush_r>
 800bcae:	68e1      	ldr	r1, [r4, #12]
 800bcb0:	4b06      	ldr	r3, [pc, #24]	@ (800bccc <cleanup_stdio+0x3c>)
 800bcb2:	4299      	cmp	r1, r3
 800bcb4:	d004      	beq.n	800bcc0 <cleanup_stdio+0x30>
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcbc:	f000 bdde 	b.w	800c87c <_fflush_r>
 800bcc0:	bd10      	pop	{r4, pc}
 800bcc2:	bf00      	nop
 800bcc4:	20004b18 	.word	0x20004b18
 800bcc8:	20004b80 	.word	0x20004b80
 800bccc:	20004be8 	.word	0x20004be8

0800bcd0 <global_stdio_init.part.0>:
 800bcd0:	b510      	push	{r4, lr}
 800bcd2:	4b0b      	ldr	r3, [pc, #44]	@ (800bd00 <global_stdio_init.part.0+0x30>)
 800bcd4:	4c0b      	ldr	r4, [pc, #44]	@ (800bd04 <global_stdio_init.part.0+0x34>)
 800bcd6:	4a0c      	ldr	r2, [pc, #48]	@ (800bd08 <global_stdio_init.part.0+0x38>)
 800bcd8:	601a      	str	r2, [r3, #0]
 800bcda:	4620      	mov	r0, r4
 800bcdc:	2200      	movs	r2, #0
 800bcde:	2104      	movs	r1, #4
 800bce0:	f7ff ff94 	bl	800bc0c <std>
 800bce4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bce8:	2201      	movs	r2, #1
 800bcea:	2109      	movs	r1, #9
 800bcec:	f7ff ff8e 	bl	800bc0c <std>
 800bcf0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bcf4:	2202      	movs	r2, #2
 800bcf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcfa:	2112      	movs	r1, #18
 800bcfc:	f7ff bf86 	b.w	800bc0c <std>
 800bd00:	20004c50 	.word	0x20004c50
 800bd04:	20004b18 	.word	0x20004b18
 800bd08:	0800bc79 	.word	0x0800bc79

0800bd0c <__sfp_lock_acquire>:
 800bd0c:	4801      	ldr	r0, [pc, #4]	@ (800bd14 <__sfp_lock_acquire+0x8>)
 800bd0e:	f000 b91c 	b.w	800bf4a <__retarget_lock_acquire_recursive>
 800bd12:	bf00      	nop
 800bd14:	20004c59 	.word	0x20004c59

0800bd18 <__sfp_lock_release>:
 800bd18:	4801      	ldr	r0, [pc, #4]	@ (800bd20 <__sfp_lock_release+0x8>)
 800bd1a:	f000 b917 	b.w	800bf4c <__retarget_lock_release_recursive>
 800bd1e:	bf00      	nop
 800bd20:	20004c59 	.word	0x20004c59

0800bd24 <__sinit>:
 800bd24:	b510      	push	{r4, lr}
 800bd26:	4604      	mov	r4, r0
 800bd28:	f7ff fff0 	bl	800bd0c <__sfp_lock_acquire>
 800bd2c:	6a23      	ldr	r3, [r4, #32]
 800bd2e:	b11b      	cbz	r3, 800bd38 <__sinit+0x14>
 800bd30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd34:	f7ff bff0 	b.w	800bd18 <__sfp_lock_release>
 800bd38:	4b04      	ldr	r3, [pc, #16]	@ (800bd4c <__sinit+0x28>)
 800bd3a:	6223      	str	r3, [r4, #32]
 800bd3c:	4b04      	ldr	r3, [pc, #16]	@ (800bd50 <__sinit+0x2c>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d1f5      	bne.n	800bd30 <__sinit+0xc>
 800bd44:	f7ff ffc4 	bl	800bcd0 <global_stdio_init.part.0>
 800bd48:	e7f2      	b.n	800bd30 <__sinit+0xc>
 800bd4a:	bf00      	nop
 800bd4c:	0800bc91 	.word	0x0800bc91
 800bd50:	20004c50 	.word	0x20004c50

0800bd54 <_fwalk_sglue>:
 800bd54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd58:	4607      	mov	r7, r0
 800bd5a:	4688      	mov	r8, r1
 800bd5c:	4614      	mov	r4, r2
 800bd5e:	2600      	movs	r6, #0
 800bd60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd64:	f1b9 0901 	subs.w	r9, r9, #1
 800bd68:	d505      	bpl.n	800bd76 <_fwalk_sglue+0x22>
 800bd6a:	6824      	ldr	r4, [r4, #0]
 800bd6c:	2c00      	cmp	r4, #0
 800bd6e:	d1f7      	bne.n	800bd60 <_fwalk_sglue+0xc>
 800bd70:	4630      	mov	r0, r6
 800bd72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd76:	89ab      	ldrh	r3, [r5, #12]
 800bd78:	2b01      	cmp	r3, #1
 800bd7a:	d907      	bls.n	800bd8c <_fwalk_sglue+0x38>
 800bd7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd80:	3301      	adds	r3, #1
 800bd82:	d003      	beq.n	800bd8c <_fwalk_sglue+0x38>
 800bd84:	4629      	mov	r1, r5
 800bd86:	4638      	mov	r0, r7
 800bd88:	47c0      	blx	r8
 800bd8a:	4306      	orrs	r6, r0
 800bd8c:	3568      	adds	r5, #104	@ 0x68
 800bd8e:	e7e9      	b.n	800bd64 <_fwalk_sglue+0x10>

0800bd90 <siprintf>:
 800bd90:	b40e      	push	{r1, r2, r3}
 800bd92:	b500      	push	{lr}
 800bd94:	b09c      	sub	sp, #112	@ 0x70
 800bd96:	ab1d      	add	r3, sp, #116	@ 0x74
 800bd98:	9002      	str	r0, [sp, #8]
 800bd9a:	9006      	str	r0, [sp, #24]
 800bd9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bda0:	4809      	ldr	r0, [pc, #36]	@ (800bdc8 <siprintf+0x38>)
 800bda2:	9107      	str	r1, [sp, #28]
 800bda4:	9104      	str	r1, [sp, #16]
 800bda6:	4909      	ldr	r1, [pc, #36]	@ (800bdcc <siprintf+0x3c>)
 800bda8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdac:	9105      	str	r1, [sp, #20]
 800bdae:	6800      	ldr	r0, [r0, #0]
 800bdb0:	9301      	str	r3, [sp, #4]
 800bdb2:	a902      	add	r1, sp, #8
 800bdb4:	f000 fa54 	bl	800c260 <_svfiprintf_r>
 800bdb8:	9b02      	ldr	r3, [sp, #8]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	701a      	strb	r2, [r3, #0]
 800bdbe:	b01c      	add	sp, #112	@ 0x70
 800bdc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bdc4:	b003      	add	sp, #12
 800bdc6:	4770      	bx	lr
 800bdc8:	20000068 	.word	0x20000068
 800bdcc:	ffff0208 	.word	0xffff0208

0800bdd0 <__sread>:
 800bdd0:	b510      	push	{r4, lr}
 800bdd2:	460c      	mov	r4, r1
 800bdd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdd8:	f000 f868 	bl	800beac <_read_r>
 800bddc:	2800      	cmp	r0, #0
 800bdde:	bfab      	itete	ge
 800bde0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bde2:	89a3      	ldrhlt	r3, [r4, #12]
 800bde4:	181b      	addge	r3, r3, r0
 800bde6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bdea:	bfac      	ite	ge
 800bdec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bdee:	81a3      	strhlt	r3, [r4, #12]
 800bdf0:	bd10      	pop	{r4, pc}

0800bdf2 <__swrite>:
 800bdf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf6:	461f      	mov	r7, r3
 800bdf8:	898b      	ldrh	r3, [r1, #12]
 800bdfa:	05db      	lsls	r3, r3, #23
 800bdfc:	4605      	mov	r5, r0
 800bdfe:	460c      	mov	r4, r1
 800be00:	4616      	mov	r6, r2
 800be02:	d505      	bpl.n	800be10 <__swrite+0x1e>
 800be04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be08:	2302      	movs	r3, #2
 800be0a:	2200      	movs	r2, #0
 800be0c:	f000 f83c 	bl	800be88 <_lseek_r>
 800be10:	89a3      	ldrh	r3, [r4, #12]
 800be12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800be1a:	81a3      	strh	r3, [r4, #12]
 800be1c:	4632      	mov	r2, r6
 800be1e:	463b      	mov	r3, r7
 800be20:	4628      	mov	r0, r5
 800be22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be26:	f000 b853 	b.w	800bed0 <_write_r>

0800be2a <__sseek>:
 800be2a:	b510      	push	{r4, lr}
 800be2c:	460c      	mov	r4, r1
 800be2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be32:	f000 f829 	bl	800be88 <_lseek_r>
 800be36:	1c43      	adds	r3, r0, #1
 800be38:	89a3      	ldrh	r3, [r4, #12]
 800be3a:	bf15      	itete	ne
 800be3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800be3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800be42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800be46:	81a3      	strheq	r3, [r4, #12]
 800be48:	bf18      	it	ne
 800be4a:	81a3      	strhne	r3, [r4, #12]
 800be4c:	bd10      	pop	{r4, pc}

0800be4e <__sclose>:
 800be4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be52:	f000 b809 	b.w	800be68 <_close_r>

0800be56 <memset>:
 800be56:	4402      	add	r2, r0
 800be58:	4603      	mov	r3, r0
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d100      	bne.n	800be60 <memset+0xa>
 800be5e:	4770      	bx	lr
 800be60:	f803 1b01 	strb.w	r1, [r3], #1
 800be64:	e7f9      	b.n	800be5a <memset+0x4>
	...

0800be68 <_close_r>:
 800be68:	b538      	push	{r3, r4, r5, lr}
 800be6a:	4d06      	ldr	r5, [pc, #24]	@ (800be84 <_close_r+0x1c>)
 800be6c:	2300      	movs	r3, #0
 800be6e:	4604      	mov	r4, r0
 800be70:	4608      	mov	r0, r1
 800be72:	602b      	str	r3, [r5, #0]
 800be74:	f7f7 ffb6 	bl	8003de4 <_close>
 800be78:	1c43      	adds	r3, r0, #1
 800be7a:	d102      	bne.n	800be82 <_close_r+0x1a>
 800be7c:	682b      	ldr	r3, [r5, #0]
 800be7e:	b103      	cbz	r3, 800be82 <_close_r+0x1a>
 800be80:	6023      	str	r3, [r4, #0]
 800be82:	bd38      	pop	{r3, r4, r5, pc}
 800be84:	20004c54 	.word	0x20004c54

0800be88 <_lseek_r>:
 800be88:	b538      	push	{r3, r4, r5, lr}
 800be8a:	4d07      	ldr	r5, [pc, #28]	@ (800bea8 <_lseek_r+0x20>)
 800be8c:	4604      	mov	r4, r0
 800be8e:	4608      	mov	r0, r1
 800be90:	4611      	mov	r1, r2
 800be92:	2200      	movs	r2, #0
 800be94:	602a      	str	r2, [r5, #0]
 800be96:	461a      	mov	r2, r3
 800be98:	f7f7 ffcb 	bl	8003e32 <_lseek>
 800be9c:	1c43      	adds	r3, r0, #1
 800be9e:	d102      	bne.n	800bea6 <_lseek_r+0x1e>
 800bea0:	682b      	ldr	r3, [r5, #0]
 800bea2:	b103      	cbz	r3, 800bea6 <_lseek_r+0x1e>
 800bea4:	6023      	str	r3, [r4, #0]
 800bea6:	bd38      	pop	{r3, r4, r5, pc}
 800bea8:	20004c54 	.word	0x20004c54

0800beac <_read_r>:
 800beac:	b538      	push	{r3, r4, r5, lr}
 800beae:	4d07      	ldr	r5, [pc, #28]	@ (800becc <_read_r+0x20>)
 800beb0:	4604      	mov	r4, r0
 800beb2:	4608      	mov	r0, r1
 800beb4:	4611      	mov	r1, r2
 800beb6:	2200      	movs	r2, #0
 800beb8:	602a      	str	r2, [r5, #0]
 800beba:	461a      	mov	r2, r3
 800bebc:	f7f7 ff59 	bl	8003d72 <_read>
 800bec0:	1c43      	adds	r3, r0, #1
 800bec2:	d102      	bne.n	800beca <_read_r+0x1e>
 800bec4:	682b      	ldr	r3, [r5, #0]
 800bec6:	b103      	cbz	r3, 800beca <_read_r+0x1e>
 800bec8:	6023      	str	r3, [r4, #0]
 800beca:	bd38      	pop	{r3, r4, r5, pc}
 800becc:	20004c54 	.word	0x20004c54

0800bed0 <_write_r>:
 800bed0:	b538      	push	{r3, r4, r5, lr}
 800bed2:	4d07      	ldr	r5, [pc, #28]	@ (800bef0 <_write_r+0x20>)
 800bed4:	4604      	mov	r4, r0
 800bed6:	4608      	mov	r0, r1
 800bed8:	4611      	mov	r1, r2
 800beda:	2200      	movs	r2, #0
 800bedc:	602a      	str	r2, [r5, #0]
 800bede:	461a      	mov	r2, r3
 800bee0:	f7f7 ff64 	bl	8003dac <_write>
 800bee4:	1c43      	adds	r3, r0, #1
 800bee6:	d102      	bne.n	800beee <_write_r+0x1e>
 800bee8:	682b      	ldr	r3, [r5, #0]
 800beea:	b103      	cbz	r3, 800beee <_write_r+0x1e>
 800beec:	6023      	str	r3, [r4, #0]
 800beee:	bd38      	pop	{r3, r4, r5, pc}
 800bef0:	20004c54 	.word	0x20004c54

0800bef4 <__errno>:
 800bef4:	4b01      	ldr	r3, [pc, #4]	@ (800befc <__errno+0x8>)
 800bef6:	6818      	ldr	r0, [r3, #0]
 800bef8:	4770      	bx	lr
 800befa:	bf00      	nop
 800befc:	20000068 	.word	0x20000068

0800bf00 <__libc_init_array>:
 800bf00:	b570      	push	{r4, r5, r6, lr}
 800bf02:	4d0d      	ldr	r5, [pc, #52]	@ (800bf38 <__libc_init_array+0x38>)
 800bf04:	4c0d      	ldr	r4, [pc, #52]	@ (800bf3c <__libc_init_array+0x3c>)
 800bf06:	1b64      	subs	r4, r4, r5
 800bf08:	10a4      	asrs	r4, r4, #2
 800bf0a:	2600      	movs	r6, #0
 800bf0c:	42a6      	cmp	r6, r4
 800bf0e:	d109      	bne.n	800bf24 <__libc_init_array+0x24>
 800bf10:	4d0b      	ldr	r5, [pc, #44]	@ (800bf40 <__libc_init_array+0x40>)
 800bf12:	4c0c      	ldr	r4, [pc, #48]	@ (800bf44 <__libc_init_array+0x44>)
 800bf14:	f000 fff0 	bl	800cef8 <_init>
 800bf18:	1b64      	subs	r4, r4, r5
 800bf1a:	10a4      	asrs	r4, r4, #2
 800bf1c:	2600      	movs	r6, #0
 800bf1e:	42a6      	cmp	r6, r4
 800bf20:	d105      	bne.n	800bf2e <__libc_init_array+0x2e>
 800bf22:	bd70      	pop	{r4, r5, r6, pc}
 800bf24:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf28:	4798      	blx	r3
 800bf2a:	3601      	adds	r6, #1
 800bf2c:	e7ee      	b.n	800bf0c <__libc_init_array+0xc>
 800bf2e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf32:	4798      	blx	r3
 800bf34:	3601      	adds	r6, #1
 800bf36:	e7f2      	b.n	800bf1e <__libc_init_array+0x1e>
 800bf38:	0801b3f0 	.word	0x0801b3f0
 800bf3c:	0801b3f0 	.word	0x0801b3f0
 800bf40:	0801b3f0 	.word	0x0801b3f0
 800bf44:	0801b3f4 	.word	0x0801b3f4

0800bf48 <__retarget_lock_init_recursive>:
 800bf48:	4770      	bx	lr

0800bf4a <__retarget_lock_acquire_recursive>:
 800bf4a:	4770      	bx	lr

0800bf4c <__retarget_lock_release_recursive>:
 800bf4c:	4770      	bx	lr

0800bf4e <memcpy>:
 800bf4e:	440a      	add	r2, r1
 800bf50:	4291      	cmp	r1, r2
 800bf52:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf56:	d100      	bne.n	800bf5a <memcpy+0xc>
 800bf58:	4770      	bx	lr
 800bf5a:	b510      	push	{r4, lr}
 800bf5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf60:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf64:	4291      	cmp	r1, r2
 800bf66:	d1f9      	bne.n	800bf5c <memcpy+0xe>
 800bf68:	bd10      	pop	{r4, pc}
	...

0800bf6c <__assert_func>:
 800bf6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf6e:	4614      	mov	r4, r2
 800bf70:	461a      	mov	r2, r3
 800bf72:	4b09      	ldr	r3, [pc, #36]	@ (800bf98 <__assert_func+0x2c>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	4605      	mov	r5, r0
 800bf78:	68d8      	ldr	r0, [r3, #12]
 800bf7a:	b954      	cbnz	r4, 800bf92 <__assert_func+0x26>
 800bf7c:	4b07      	ldr	r3, [pc, #28]	@ (800bf9c <__assert_func+0x30>)
 800bf7e:	461c      	mov	r4, r3
 800bf80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf84:	9100      	str	r1, [sp, #0]
 800bf86:	462b      	mov	r3, r5
 800bf88:	4905      	ldr	r1, [pc, #20]	@ (800bfa0 <__assert_func+0x34>)
 800bf8a:	f000 fc9f 	bl	800c8cc <fiprintf>
 800bf8e:	f000 fcd9 	bl	800c944 <abort>
 800bf92:	4b04      	ldr	r3, [pc, #16]	@ (800bfa4 <__assert_func+0x38>)
 800bf94:	e7f4      	b.n	800bf80 <__assert_func+0x14>
 800bf96:	bf00      	nop
 800bf98:	20000068 	.word	0x20000068
 800bf9c:	0801b3b2 	.word	0x0801b3b2
 800bfa0:	0801b384 	.word	0x0801b384
 800bfa4:	0801b377 	.word	0x0801b377

0800bfa8 <_free_r>:
 800bfa8:	b538      	push	{r3, r4, r5, lr}
 800bfaa:	4605      	mov	r5, r0
 800bfac:	2900      	cmp	r1, #0
 800bfae:	d041      	beq.n	800c034 <_free_r+0x8c>
 800bfb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfb4:	1f0c      	subs	r4, r1, #4
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	bfb8      	it	lt
 800bfba:	18e4      	addlt	r4, r4, r3
 800bfbc:	f000 f8e8 	bl	800c190 <__malloc_lock>
 800bfc0:	4a1d      	ldr	r2, [pc, #116]	@ (800c038 <_free_r+0x90>)
 800bfc2:	6813      	ldr	r3, [r2, #0]
 800bfc4:	b933      	cbnz	r3, 800bfd4 <_free_r+0x2c>
 800bfc6:	6063      	str	r3, [r4, #4]
 800bfc8:	6014      	str	r4, [r2, #0]
 800bfca:	4628      	mov	r0, r5
 800bfcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bfd0:	f000 b8e4 	b.w	800c19c <__malloc_unlock>
 800bfd4:	42a3      	cmp	r3, r4
 800bfd6:	d908      	bls.n	800bfea <_free_r+0x42>
 800bfd8:	6820      	ldr	r0, [r4, #0]
 800bfda:	1821      	adds	r1, r4, r0
 800bfdc:	428b      	cmp	r3, r1
 800bfde:	bf01      	itttt	eq
 800bfe0:	6819      	ldreq	r1, [r3, #0]
 800bfe2:	685b      	ldreq	r3, [r3, #4]
 800bfe4:	1809      	addeq	r1, r1, r0
 800bfe6:	6021      	streq	r1, [r4, #0]
 800bfe8:	e7ed      	b.n	800bfc6 <_free_r+0x1e>
 800bfea:	461a      	mov	r2, r3
 800bfec:	685b      	ldr	r3, [r3, #4]
 800bfee:	b10b      	cbz	r3, 800bff4 <_free_r+0x4c>
 800bff0:	42a3      	cmp	r3, r4
 800bff2:	d9fa      	bls.n	800bfea <_free_r+0x42>
 800bff4:	6811      	ldr	r1, [r2, #0]
 800bff6:	1850      	adds	r0, r2, r1
 800bff8:	42a0      	cmp	r0, r4
 800bffa:	d10b      	bne.n	800c014 <_free_r+0x6c>
 800bffc:	6820      	ldr	r0, [r4, #0]
 800bffe:	4401      	add	r1, r0
 800c000:	1850      	adds	r0, r2, r1
 800c002:	4283      	cmp	r3, r0
 800c004:	6011      	str	r1, [r2, #0]
 800c006:	d1e0      	bne.n	800bfca <_free_r+0x22>
 800c008:	6818      	ldr	r0, [r3, #0]
 800c00a:	685b      	ldr	r3, [r3, #4]
 800c00c:	6053      	str	r3, [r2, #4]
 800c00e:	4408      	add	r0, r1
 800c010:	6010      	str	r0, [r2, #0]
 800c012:	e7da      	b.n	800bfca <_free_r+0x22>
 800c014:	d902      	bls.n	800c01c <_free_r+0x74>
 800c016:	230c      	movs	r3, #12
 800c018:	602b      	str	r3, [r5, #0]
 800c01a:	e7d6      	b.n	800bfca <_free_r+0x22>
 800c01c:	6820      	ldr	r0, [r4, #0]
 800c01e:	1821      	adds	r1, r4, r0
 800c020:	428b      	cmp	r3, r1
 800c022:	bf04      	itt	eq
 800c024:	6819      	ldreq	r1, [r3, #0]
 800c026:	685b      	ldreq	r3, [r3, #4]
 800c028:	6063      	str	r3, [r4, #4]
 800c02a:	bf04      	itt	eq
 800c02c:	1809      	addeq	r1, r1, r0
 800c02e:	6021      	streq	r1, [r4, #0]
 800c030:	6054      	str	r4, [r2, #4]
 800c032:	e7ca      	b.n	800bfca <_free_r+0x22>
 800c034:	bd38      	pop	{r3, r4, r5, pc}
 800c036:	bf00      	nop
 800c038:	20004c60 	.word	0x20004c60

0800c03c <malloc>:
 800c03c:	4b02      	ldr	r3, [pc, #8]	@ (800c048 <malloc+0xc>)
 800c03e:	4601      	mov	r1, r0
 800c040:	6818      	ldr	r0, [r3, #0]
 800c042:	f000 b825 	b.w	800c090 <_malloc_r>
 800c046:	bf00      	nop
 800c048:	20000068 	.word	0x20000068

0800c04c <sbrk_aligned>:
 800c04c:	b570      	push	{r4, r5, r6, lr}
 800c04e:	4e0f      	ldr	r6, [pc, #60]	@ (800c08c <sbrk_aligned+0x40>)
 800c050:	460c      	mov	r4, r1
 800c052:	6831      	ldr	r1, [r6, #0]
 800c054:	4605      	mov	r5, r0
 800c056:	b911      	cbnz	r1, 800c05e <sbrk_aligned+0x12>
 800c058:	f000 fc64 	bl	800c924 <_sbrk_r>
 800c05c:	6030      	str	r0, [r6, #0]
 800c05e:	4621      	mov	r1, r4
 800c060:	4628      	mov	r0, r5
 800c062:	f000 fc5f 	bl	800c924 <_sbrk_r>
 800c066:	1c43      	adds	r3, r0, #1
 800c068:	d103      	bne.n	800c072 <sbrk_aligned+0x26>
 800c06a:	f04f 34ff 	mov.w	r4, #4294967295
 800c06e:	4620      	mov	r0, r4
 800c070:	bd70      	pop	{r4, r5, r6, pc}
 800c072:	1cc4      	adds	r4, r0, #3
 800c074:	f024 0403 	bic.w	r4, r4, #3
 800c078:	42a0      	cmp	r0, r4
 800c07a:	d0f8      	beq.n	800c06e <sbrk_aligned+0x22>
 800c07c:	1a21      	subs	r1, r4, r0
 800c07e:	4628      	mov	r0, r5
 800c080:	f000 fc50 	bl	800c924 <_sbrk_r>
 800c084:	3001      	adds	r0, #1
 800c086:	d1f2      	bne.n	800c06e <sbrk_aligned+0x22>
 800c088:	e7ef      	b.n	800c06a <sbrk_aligned+0x1e>
 800c08a:	bf00      	nop
 800c08c:	20004c5c 	.word	0x20004c5c

0800c090 <_malloc_r>:
 800c090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c094:	1ccd      	adds	r5, r1, #3
 800c096:	f025 0503 	bic.w	r5, r5, #3
 800c09a:	3508      	adds	r5, #8
 800c09c:	2d0c      	cmp	r5, #12
 800c09e:	bf38      	it	cc
 800c0a0:	250c      	movcc	r5, #12
 800c0a2:	2d00      	cmp	r5, #0
 800c0a4:	4606      	mov	r6, r0
 800c0a6:	db01      	blt.n	800c0ac <_malloc_r+0x1c>
 800c0a8:	42a9      	cmp	r1, r5
 800c0aa:	d904      	bls.n	800c0b6 <_malloc_r+0x26>
 800c0ac:	230c      	movs	r3, #12
 800c0ae:	6033      	str	r3, [r6, #0]
 800c0b0:	2000      	movs	r0, #0
 800c0b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c18c <_malloc_r+0xfc>
 800c0ba:	f000 f869 	bl	800c190 <__malloc_lock>
 800c0be:	f8d8 3000 	ldr.w	r3, [r8]
 800c0c2:	461c      	mov	r4, r3
 800c0c4:	bb44      	cbnz	r4, 800c118 <_malloc_r+0x88>
 800c0c6:	4629      	mov	r1, r5
 800c0c8:	4630      	mov	r0, r6
 800c0ca:	f7ff ffbf 	bl	800c04c <sbrk_aligned>
 800c0ce:	1c43      	adds	r3, r0, #1
 800c0d0:	4604      	mov	r4, r0
 800c0d2:	d158      	bne.n	800c186 <_malloc_r+0xf6>
 800c0d4:	f8d8 4000 	ldr.w	r4, [r8]
 800c0d8:	4627      	mov	r7, r4
 800c0da:	2f00      	cmp	r7, #0
 800c0dc:	d143      	bne.n	800c166 <_malloc_r+0xd6>
 800c0de:	2c00      	cmp	r4, #0
 800c0e0:	d04b      	beq.n	800c17a <_malloc_r+0xea>
 800c0e2:	6823      	ldr	r3, [r4, #0]
 800c0e4:	4639      	mov	r1, r7
 800c0e6:	4630      	mov	r0, r6
 800c0e8:	eb04 0903 	add.w	r9, r4, r3
 800c0ec:	f000 fc1a 	bl	800c924 <_sbrk_r>
 800c0f0:	4581      	cmp	r9, r0
 800c0f2:	d142      	bne.n	800c17a <_malloc_r+0xea>
 800c0f4:	6821      	ldr	r1, [r4, #0]
 800c0f6:	1a6d      	subs	r5, r5, r1
 800c0f8:	4629      	mov	r1, r5
 800c0fa:	4630      	mov	r0, r6
 800c0fc:	f7ff ffa6 	bl	800c04c <sbrk_aligned>
 800c100:	3001      	adds	r0, #1
 800c102:	d03a      	beq.n	800c17a <_malloc_r+0xea>
 800c104:	6823      	ldr	r3, [r4, #0]
 800c106:	442b      	add	r3, r5
 800c108:	6023      	str	r3, [r4, #0]
 800c10a:	f8d8 3000 	ldr.w	r3, [r8]
 800c10e:	685a      	ldr	r2, [r3, #4]
 800c110:	bb62      	cbnz	r2, 800c16c <_malloc_r+0xdc>
 800c112:	f8c8 7000 	str.w	r7, [r8]
 800c116:	e00f      	b.n	800c138 <_malloc_r+0xa8>
 800c118:	6822      	ldr	r2, [r4, #0]
 800c11a:	1b52      	subs	r2, r2, r5
 800c11c:	d420      	bmi.n	800c160 <_malloc_r+0xd0>
 800c11e:	2a0b      	cmp	r2, #11
 800c120:	d917      	bls.n	800c152 <_malloc_r+0xc2>
 800c122:	1961      	adds	r1, r4, r5
 800c124:	42a3      	cmp	r3, r4
 800c126:	6025      	str	r5, [r4, #0]
 800c128:	bf18      	it	ne
 800c12a:	6059      	strne	r1, [r3, #4]
 800c12c:	6863      	ldr	r3, [r4, #4]
 800c12e:	bf08      	it	eq
 800c130:	f8c8 1000 	streq.w	r1, [r8]
 800c134:	5162      	str	r2, [r4, r5]
 800c136:	604b      	str	r3, [r1, #4]
 800c138:	4630      	mov	r0, r6
 800c13a:	f000 f82f 	bl	800c19c <__malloc_unlock>
 800c13e:	f104 000b 	add.w	r0, r4, #11
 800c142:	1d23      	adds	r3, r4, #4
 800c144:	f020 0007 	bic.w	r0, r0, #7
 800c148:	1ac2      	subs	r2, r0, r3
 800c14a:	bf1c      	itt	ne
 800c14c:	1a1b      	subne	r3, r3, r0
 800c14e:	50a3      	strne	r3, [r4, r2]
 800c150:	e7af      	b.n	800c0b2 <_malloc_r+0x22>
 800c152:	6862      	ldr	r2, [r4, #4]
 800c154:	42a3      	cmp	r3, r4
 800c156:	bf0c      	ite	eq
 800c158:	f8c8 2000 	streq.w	r2, [r8]
 800c15c:	605a      	strne	r2, [r3, #4]
 800c15e:	e7eb      	b.n	800c138 <_malloc_r+0xa8>
 800c160:	4623      	mov	r3, r4
 800c162:	6864      	ldr	r4, [r4, #4]
 800c164:	e7ae      	b.n	800c0c4 <_malloc_r+0x34>
 800c166:	463c      	mov	r4, r7
 800c168:	687f      	ldr	r7, [r7, #4]
 800c16a:	e7b6      	b.n	800c0da <_malloc_r+0x4a>
 800c16c:	461a      	mov	r2, r3
 800c16e:	685b      	ldr	r3, [r3, #4]
 800c170:	42a3      	cmp	r3, r4
 800c172:	d1fb      	bne.n	800c16c <_malloc_r+0xdc>
 800c174:	2300      	movs	r3, #0
 800c176:	6053      	str	r3, [r2, #4]
 800c178:	e7de      	b.n	800c138 <_malloc_r+0xa8>
 800c17a:	230c      	movs	r3, #12
 800c17c:	6033      	str	r3, [r6, #0]
 800c17e:	4630      	mov	r0, r6
 800c180:	f000 f80c 	bl	800c19c <__malloc_unlock>
 800c184:	e794      	b.n	800c0b0 <_malloc_r+0x20>
 800c186:	6005      	str	r5, [r0, #0]
 800c188:	e7d6      	b.n	800c138 <_malloc_r+0xa8>
 800c18a:	bf00      	nop
 800c18c:	20004c60 	.word	0x20004c60

0800c190 <__malloc_lock>:
 800c190:	4801      	ldr	r0, [pc, #4]	@ (800c198 <__malloc_lock+0x8>)
 800c192:	f7ff beda 	b.w	800bf4a <__retarget_lock_acquire_recursive>
 800c196:	bf00      	nop
 800c198:	20004c58 	.word	0x20004c58

0800c19c <__malloc_unlock>:
 800c19c:	4801      	ldr	r0, [pc, #4]	@ (800c1a4 <__malloc_unlock+0x8>)
 800c19e:	f7ff bed5 	b.w	800bf4c <__retarget_lock_release_recursive>
 800c1a2:	bf00      	nop
 800c1a4:	20004c58 	.word	0x20004c58

0800c1a8 <__ssputs_r>:
 800c1a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1ac:	688e      	ldr	r6, [r1, #8]
 800c1ae:	461f      	mov	r7, r3
 800c1b0:	42be      	cmp	r6, r7
 800c1b2:	680b      	ldr	r3, [r1, #0]
 800c1b4:	4682      	mov	sl, r0
 800c1b6:	460c      	mov	r4, r1
 800c1b8:	4690      	mov	r8, r2
 800c1ba:	d82d      	bhi.n	800c218 <__ssputs_r+0x70>
 800c1bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c1c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c1c4:	d026      	beq.n	800c214 <__ssputs_r+0x6c>
 800c1c6:	6965      	ldr	r5, [r4, #20]
 800c1c8:	6909      	ldr	r1, [r1, #16]
 800c1ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c1ce:	eba3 0901 	sub.w	r9, r3, r1
 800c1d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c1d6:	1c7b      	adds	r3, r7, #1
 800c1d8:	444b      	add	r3, r9
 800c1da:	106d      	asrs	r5, r5, #1
 800c1dc:	429d      	cmp	r5, r3
 800c1de:	bf38      	it	cc
 800c1e0:	461d      	movcc	r5, r3
 800c1e2:	0553      	lsls	r3, r2, #21
 800c1e4:	d527      	bpl.n	800c236 <__ssputs_r+0x8e>
 800c1e6:	4629      	mov	r1, r5
 800c1e8:	f7ff ff52 	bl	800c090 <_malloc_r>
 800c1ec:	4606      	mov	r6, r0
 800c1ee:	b360      	cbz	r0, 800c24a <__ssputs_r+0xa2>
 800c1f0:	6921      	ldr	r1, [r4, #16]
 800c1f2:	464a      	mov	r2, r9
 800c1f4:	f7ff feab 	bl	800bf4e <memcpy>
 800c1f8:	89a3      	ldrh	r3, [r4, #12]
 800c1fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c1fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c202:	81a3      	strh	r3, [r4, #12]
 800c204:	6126      	str	r6, [r4, #16]
 800c206:	6165      	str	r5, [r4, #20]
 800c208:	444e      	add	r6, r9
 800c20a:	eba5 0509 	sub.w	r5, r5, r9
 800c20e:	6026      	str	r6, [r4, #0]
 800c210:	60a5      	str	r5, [r4, #8]
 800c212:	463e      	mov	r6, r7
 800c214:	42be      	cmp	r6, r7
 800c216:	d900      	bls.n	800c21a <__ssputs_r+0x72>
 800c218:	463e      	mov	r6, r7
 800c21a:	6820      	ldr	r0, [r4, #0]
 800c21c:	4632      	mov	r2, r6
 800c21e:	4641      	mov	r1, r8
 800c220:	f000 fb66 	bl	800c8f0 <memmove>
 800c224:	68a3      	ldr	r3, [r4, #8]
 800c226:	1b9b      	subs	r3, r3, r6
 800c228:	60a3      	str	r3, [r4, #8]
 800c22a:	6823      	ldr	r3, [r4, #0]
 800c22c:	4433      	add	r3, r6
 800c22e:	6023      	str	r3, [r4, #0]
 800c230:	2000      	movs	r0, #0
 800c232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c236:	462a      	mov	r2, r5
 800c238:	f000 fb8b 	bl	800c952 <_realloc_r>
 800c23c:	4606      	mov	r6, r0
 800c23e:	2800      	cmp	r0, #0
 800c240:	d1e0      	bne.n	800c204 <__ssputs_r+0x5c>
 800c242:	6921      	ldr	r1, [r4, #16]
 800c244:	4650      	mov	r0, sl
 800c246:	f7ff feaf 	bl	800bfa8 <_free_r>
 800c24a:	230c      	movs	r3, #12
 800c24c:	f8ca 3000 	str.w	r3, [sl]
 800c250:	89a3      	ldrh	r3, [r4, #12]
 800c252:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c256:	81a3      	strh	r3, [r4, #12]
 800c258:	f04f 30ff 	mov.w	r0, #4294967295
 800c25c:	e7e9      	b.n	800c232 <__ssputs_r+0x8a>
	...

0800c260 <_svfiprintf_r>:
 800c260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c264:	4698      	mov	r8, r3
 800c266:	898b      	ldrh	r3, [r1, #12]
 800c268:	061b      	lsls	r3, r3, #24
 800c26a:	b09d      	sub	sp, #116	@ 0x74
 800c26c:	4607      	mov	r7, r0
 800c26e:	460d      	mov	r5, r1
 800c270:	4614      	mov	r4, r2
 800c272:	d510      	bpl.n	800c296 <_svfiprintf_r+0x36>
 800c274:	690b      	ldr	r3, [r1, #16]
 800c276:	b973      	cbnz	r3, 800c296 <_svfiprintf_r+0x36>
 800c278:	2140      	movs	r1, #64	@ 0x40
 800c27a:	f7ff ff09 	bl	800c090 <_malloc_r>
 800c27e:	6028      	str	r0, [r5, #0]
 800c280:	6128      	str	r0, [r5, #16]
 800c282:	b930      	cbnz	r0, 800c292 <_svfiprintf_r+0x32>
 800c284:	230c      	movs	r3, #12
 800c286:	603b      	str	r3, [r7, #0]
 800c288:	f04f 30ff 	mov.w	r0, #4294967295
 800c28c:	b01d      	add	sp, #116	@ 0x74
 800c28e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c292:	2340      	movs	r3, #64	@ 0x40
 800c294:	616b      	str	r3, [r5, #20]
 800c296:	2300      	movs	r3, #0
 800c298:	9309      	str	r3, [sp, #36]	@ 0x24
 800c29a:	2320      	movs	r3, #32
 800c29c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c2a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2a4:	2330      	movs	r3, #48	@ 0x30
 800c2a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c444 <_svfiprintf_r+0x1e4>
 800c2aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c2ae:	f04f 0901 	mov.w	r9, #1
 800c2b2:	4623      	mov	r3, r4
 800c2b4:	469a      	mov	sl, r3
 800c2b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2ba:	b10a      	cbz	r2, 800c2c0 <_svfiprintf_r+0x60>
 800c2bc:	2a25      	cmp	r2, #37	@ 0x25
 800c2be:	d1f9      	bne.n	800c2b4 <_svfiprintf_r+0x54>
 800c2c0:	ebba 0b04 	subs.w	fp, sl, r4
 800c2c4:	d00b      	beq.n	800c2de <_svfiprintf_r+0x7e>
 800c2c6:	465b      	mov	r3, fp
 800c2c8:	4622      	mov	r2, r4
 800c2ca:	4629      	mov	r1, r5
 800c2cc:	4638      	mov	r0, r7
 800c2ce:	f7ff ff6b 	bl	800c1a8 <__ssputs_r>
 800c2d2:	3001      	adds	r0, #1
 800c2d4:	f000 80a7 	beq.w	800c426 <_svfiprintf_r+0x1c6>
 800c2d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2da:	445a      	add	r2, fp
 800c2dc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c2de:	f89a 3000 	ldrb.w	r3, [sl]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	f000 809f 	beq.w	800c426 <_svfiprintf_r+0x1c6>
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	f04f 32ff 	mov.w	r2, #4294967295
 800c2ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2f2:	f10a 0a01 	add.w	sl, sl, #1
 800c2f6:	9304      	str	r3, [sp, #16]
 800c2f8:	9307      	str	r3, [sp, #28]
 800c2fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c2fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800c300:	4654      	mov	r4, sl
 800c302:	2205      	movs	r2, #5
 800c304:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c308:	484e      	ldr	r0, [pc, #312]	@ (800c444 <_svfiprintf_r+0x1e4>)
 800c30a:	f7f3 ff81 	bl	8000210 <memchr>
 800c30e:	9a04      	ldr	r2, [sp, #16]
 800c310:	b9d8      	cbnz	r0, 800c34a <_svfiprintf_r+0xea>
 800c312:	06d0      	lsls	r0, r2, #27
 800c314:	bf44      	itt	mi
 800c316:	2320      	movmi	r3, #32
 800c318:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c31c:	0711      	lsls	r1, r2, #28
 800c31e:	bf44      	itt	mi
 800c320:	232b      	movmi	r3, #43	@ 0x2b
 800c322:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c326:	f89a 3000 	ldrb.w	r3, [sl]
 800c32a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c32c:	d015      	beq.n	800c35a <_svfiprintf_r+0xfa>
 800c32e:	9a07      	ldr	r2, [sp, #28]
 800c330:	4654      	mov	r4, sl
 800c332:	2000      	movs	r0, #0
 800c334:	f04f 0c0a 	mov.w	ip, #10
 800c338:	4621      	mov	r1, r4
 800c33a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c33e:	3b30      	subs	r3, #48	@ 0x30
 800c340:	2b09      	cmp	r3, #9
 800c342:	d94b      	bls.n	800c3dc <_svfiprintf_r+0x17c>
 800c344:	b1b0      	cbz	r0, 800c374 <_svfiprintf_r+0x114>
 800c346:	9207      	str	r2, [sp, #28]
 800c348:	e014      	b.n	800c374 <_svfiprintf_r+0x114>
 800c34a:	eba0 0308 	sub.w	r3, r0, r8
 800c34e:	fa09 f303 	lsl.w	r3, r9, r3
 800c352:	4313      	orrs	r3, r2
 800c354:	9304      	str	r3, [sp, #16]
 800c356:	46a2      	mov	sl, r4
 800c358:	e7d2      	b.n	800c300 <_svfiprintf_r+0xa0>
 800c35a:	9b03      	ldr	r3, [sp, #12]
 800c35c:	1d19      	adds	r1, r3, #4
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	9103      	str	r1, [sp, #12]
 800c362:	2b00      	cmp	r3, #0
 800c364:	bfbb      	ittet	lt
 800c366:	425b      	neglt	r3, r3
 800c368:	f042 0202 	orrlt.w	r2, r2, #2
 800c36c:	9307      	strge	r3, [sp, #28]
 800c36e:	9307      	strlt	r3, [sp, #28]
 800c370:	bfb8      	it	lt
 800c372:	9204      	strlt	r2, [sp, #16]
 800c374:	7823      	ldrb	r3, [r4, #0]
 800c376:	2b2e      	cmp	r3, #46	@ 0x2e
 800c378:	d10a      	bne.n	800c390 <_svfiprintf_r+0x130>
 800c37a:	7863      	ldrb	r3, [r4, #1]
 800c37c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c37e:	d132      	bne.n	800c3e6 <_svfiprintf_r+0x186>
 800c380:	9b03      	ldr	r3, [sp, #12]
 800c382:	1d1a      	adds	r2, r3, #4
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	9203      	str	r2, [sp, #12]
 800c388:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c38c:	3402      	adds	r4, #2
 800c38e:	9305      	str	r3, [sp, #20]
 800c390:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c454 <_svfiprintf_r+0x1f4>
 800c394:	7821      	ldrb	r1, [r4, #0]
 800c396:	2203      	movs	r2, #3
 800c398:	4650      	mov	r0, sl
 800c39a:	f7f3 ff39 	bl	8000210 <memchr>
 800c39e:	b138      	cbz	r0, 800c3b0 <_svfiprintf_r+0x150>
 800c3a0:	9b04      	ldr	r3, [sp, #16]
 800c3a2:	eba0 000a 	sub.w	r0, r0, sl
 800c3a6:	2240      	movs	r2, #64	@ 0x40
 800c3a8:	4082      	lsls	r2, r0
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	3401      	adds	r4, #1
 800c3ae:	9304      	str	r3, [sp, #16]
 800c3b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3b4:	4824      	ldr	r0, [pc, #144]	@ (800c448 <_svfiprintf_r+0x1e8>)
 800c3b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c3ba:	2206      	movs	r2, #6
 800c3bc:	f7f3 ff28 	bl	8000210 <memchr>
 800c3c0:	2800      	cmp	r0, #0
 800c3c2:	d036      	beq.n	800c432 <_svfiprintf_r+0x1d2>
 800c3c4:	4b21      	ldr	r3, [pc, #132]	@ (800c44c <_svfiprintf_r+0x1ec>)
 800c3c6:	bb1b      	cbnz	r3, 800c410 <_svfiprintf_r+0x1b0>
 800c3c8:	9b03      	ldr	r3, [sp, #12]
 800c3ca:	3307      	adds	r3, #7
 800c3cc:	f023 0307 	bic.w	r3, r3, #7
 800c3d0:	3308      	adds	r3, #8
 800c3d2:	9303      	str	r3, [sp, #12]
 800c3d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3d6:	4433      	add	r3, r6
 800c3d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3da:	e76a      	b.n	800c2b2 <_svfiprintf_r+0x52>
 800c3dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3e0:	460c      	mov	r4, r1
 800c3e2:	2001      	movs	r0, #1
 800c3e4:	e7a8      	b.n	800c338 <_svfiprintf_r+0xd8>
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	3401      	adds	r4, #1
 800c3ea:	9305      	str	r3, [sp, #20]
 800c3ec:	4619      	mov	r1, r3
 800c3ee:	f04f 0c0a 	mov.w	ip, #10
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3f8:	3a30      	subs	r2, #48	@ 0x30
 800c3fa:	2a09      	cmp	r2, #9
 800c3fc:	d903      	bls.n	800c406 <_svfiprintf_r+0x1a6>
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d0c6      	beq.n	800c390 <_svfiprintf_r+0x130>
 800c402:	9105      	str	r1, [sp, #20]
 800c404:	e7c4      	b.n	800c390 <_svfiprintf_r+0x130>
 800c406:	fb0c 2101 	mla	r1, ip, r1, r2
 800c40a:	4604      	mov	r4, r0
 800c40c:	2301      	movs	r3, #1
 800c40e:	e7f0      	b.n	800c3f2 <_svfiprintf_r+0x192>
 800c410:	ab03      	add	r3, sp, #12
 800c412:	9300      	str	r3, [sp, #0]
 800c414:	462a      	mov	r2, r5
 800c416:	4b0e      	ldr	r3, [pc, #56]	@ (800c450 <_svfiprintf_r+0x1f0>)
 800c418:	a904      	add	r1, sp, #16
 800c41a:	4638      	mov	r0, r7
 800c41c:	f3af 8000 	nop.w
 800c420:	1c42      	adds	r2, r0, #1
 800c422:	4606      	mov	r6, r0
 800c424:	d1d6      	bne.n	800c3d4 <_svfiprintf_r+0x174>
 800c426:	89ab      	ldrh	r3, [r5, #12]
 800c428:	065b      	lsls	r3, r3, #25
 800c42a:	f53f af2d 	bmi.w	800c288 <_svfiprintf_r+0x28>
 800c42e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c430:	e72c      	b.n	800c28c <_svfiprintf_r+0x2c>
 800c432:	ab03      	add	r3, sp, #12
 800c434:	9300      	str	r3, [sp, #0]
 800c436:	462a      	mov	r2, r5
 800c438:	4b05      	ldr	r3, [pc, #20]	@ (800c450 <_svfiprintf_r+0x1f0>)
 800c43a:	a904      	add	r1, sp, #16
 800c43c:	4638      	mov	r0, r7
 800c43e:	f000 f879 	bl	800c534 <_printf_i>
 800c442:	e7ed      	b.n	800c420 <_svfiprintf_r+0x1c0>
 800c444:	0801b3b3 	.word	0x0801b3b3
 800c448:	0801b3bd 	.word	0x0801b3bd
 800c44c:	00000000 	.word	0x00000000
 800c450:	0800c1a9 	.word	0x0800c1a9
 800c454:	0801b3b9 	.word	0x0801b3b9

0800c458 <_printf_common>:
 800c458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c45c:	4616      	mov	r6, r2
 800c45e:	4698      	mov	r8, r3
 800c460:	688a      	ldr	r2, [r1, #8]
 800c462:	690b      	ldr	r3, [r1, #16]
 800c464:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c468:	4293      	cmp	r3, r2
 800c46a:	bfb8      	it	lt
 800c46c:	4613      	movlt	r3, r2
 800c46e:	6033      	str	r3, [r6, #0]
 800c470:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c474:	4607      	mov	r7, r0
 800c476:	460c      	mov	r4, r1
 800c478:	b10a      	cbz	r2, 800c47e <_printf_common+0x26>
 800c47a:	3301      	adds	r3, #1
 800c47c:	6033      	str	r3, [r6, #0]
 800c47e:	6823      	ldr	r3, [r4, #0]
 800c480:	0699      	lsls	r1, r3, #26
 800c482:	bf42      	ittt	mi
 800c484:	6833      	ldrmi	r3, [r6, #0]
 800c486:	3302      	addmi	r3, #2
 800c488:	6033      	strmi	r3, [r6, #0]
 800c48a:	6825      	ldr	r5, [r4, #0]
 800c48c:	f015 0506 	ands.w	r5, r5, #6
 800c490:	d106      	bne.n	800c4a0 <_printf_common+0x48>
 800c492:	f104 0a19 	add.w	sl, r4, #25
 800c496:	68e3      	ldr	r3, [r4, #12]
 800c498:	6832      	ldr	r2, [r6, #0]
 800c49a:	1a9b      	subs	r3, r3, r2
 800c49c:	42ab      	cmp	r3, r5
 800c49e:	dc26      	bgt.n	800c4ee <_printf_common+0x96>
 800c4a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c4a4:	6822      	ldr	r2, [r4, #0]
 800c4a6:	3b00      	subs	r3, #0
 800c4a8:	bf18      	it	ne
 800c4aa:	2301      	movne	r3, #1
 800c4ac:	0692      	lsls	r2, r2, #26
 800c4ae:	d42b      	bmi.n	800c508 <_printf_common+0xb0>
 800c4b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c4b4:	4641      	mov	r1, r8
 800c4b6:	4638      	mov	r0, r7
 800c4b8:	47c8      	blx	r9
 800c4ba:	3001      	adds	r0, #1
 800c4bc:	d01e      	beq.n	800c4fc <_printf_common+0xa4>
 800c4be:	6823      	ldr	r3, [r4, #0]
 800c4c0:	6922      	ldr	r2, [r4, #16]
 800c4c2:	f003 0306 	and.w	r3, r3, #6
 800c4c6:	2b04      	cmp	r3, #4
 800c4c8:	bf02      	ittt	eq
 800c4ca:	68e5      	ldreq	r5, [r4, #12]
 800c4cc:	6833      	ldreq	r3, [r6, #0]
 800c4ce:	1aed      	subeq	r5, r5, r3
 800c4d0:	68a3      	ldr	r3, [r4, #8]
 800c4d2:	bf0c      	ite	eq
 800c4d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c4d8:	2500      	movne	r5, #0
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	bfc4      	itt	gt
 800c4de:	1a9b      	subgt	r3, r3, r2
 800c4e0:	18ed      	addgt	r5, r5, r3
 800c4e2:	2600      	movs	r6, #0
 800c4e4:	341a      	adds	r4, #26
 800c4e6:	42b5      	cmp	r5, r6
 800c4e8:	d11a      	bne.n	800c520 <_printf_common+0xc8>
 800c4ea:	2000      	movs	r0, #0
 800c4ec:	e008      	b.n	800c500 <_printf_common+0xa8>
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	4652      	mov	r2, sl
 800c4f2:	4641      	mov	r1, r8
 800c4f4:	4638      	mov	r0, r7
 800c4f6:	47c8      	blx	r9
 800c4f8:	3001      	adds	r0, #1
 800c4fa:	d103      	bne.n	800c504 <_printf_common+0xac>
 800c4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c504:	3501      	adds	r5, #1
 800c506:	e7c6      	b.n	800c496 <_printf_common+0x3e>
 800c508:	18e1      	adds	r1, r4, r3
 800c50a:	1c5a      	adds	r2, r3, #1
 800c50c:	2030      	movs	r0, #48	@ 0x30
 800c50e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c512:	4422      	add	r2, r4
 800c514:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c518:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c51c:	3302      	adds	r3, #2
 800c51e:	e7c7      	b.n	800c4b0 <_printf_common+0x58>
 800c520:	2301      	movs	r3, #1
 800c522:	4622      	mov	r2, r4
 800c524:	4641      	mov	r1, r8
 800c526:	4638      	mov	r0, r7
 800c528:	47c8      	blx	r9
 800c52a:	3001      	adds	r0, #1
 800c52c:	d0e6      	beq.n	800c4fc <_printf_common+0xa4>
 800c52e:	3601      	adds	r6, #1
 800c530:	e7d9      	b.n	800c4e6 <_printf_common+0x8e>
	...

0800c534 <_printf_i>:
 800c534:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c538:	7e0f      	ldrb	r7, [r1, #24]
 800c53a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c53c:	2f78      	cmp	r7, #120	@ 0x78
 800c53e:	4691      	mov	r9, r2
 800c540:	4680      	mov	r8, r0
 800c542:	460c      	mov	r4, r1
 800c544:	469a      	mov	sl, r3
 800c546:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c54a:	d807      	bhi.n	800c55c <_printf_i+0x28>
 800c54c:	2f62      	cmp	r7, #98	@ 0x62
 800c54e:	d80a      	bhi.n	800c566 <_printf_i+0x32>
 800c550:	2f00      	cmp	r7, #0
 800c552:	f000 80d2 	beq.w	800c6fa <_printf_i+0x1c6>
 800c556:	2f58      	cmp	r7, #88	@ 0x58
 800c558:	f000 80b9 	beq.w	800c6ce <_printf_i+0x19a>
 800c55c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c560:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c564:	e03a      	b.n	800c5dc <_printf_i+0xa8>
 800c566:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c56a:	2b15      	cmp	r3, #21
 800c56c:	d8f6      	bhi.n	800c55c <_printf_i+0x28>
 800c56e:	a101      	add	r1, pc, #4	@ (adr r1, 800c574 <_printf_i+0x40>)
 800c570:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c574:	0800c5cd 	.word	0x0800c5cd
 800c578:	0800c5e1 	.word	0x0800c5e1
 800c57c:	0800c55d 	.word	0x0800c55d
 800c580:	0800c55d 	.word	0x0800c55d
 800c584:	0800c55d 	.word	0x0800c55d
 800c588:	0800c55d 	.word	0x0800c55d
 800c58c:	0800c5e1 	.word	0x0800c5e1
 800c590:	0800c55d 	.word	0x0800c55d
 800c594:	0800c55d 	.word	0x0800c55d
 800c598:	0800c55d 	.word	0x0800c55d
 800c59c:	0800c55d 	.word	0x0800c55d
 800c5a0:	0800c6e1 	.word	0x0800c6e1
 800c5a4:	0800c60b 	.word	0x0800c60b
 800c5a8:	0800c69b 	.word	0x0800c69b
 800c5ac:	0800c55d 	.word	0x0800c55d
 800c5b0:	0800c55d 	.word	0x0800c55d
 800c5b4:	0800c703 	.word	0x0800c703
 800c5b8:	0800c55d 	.word	0x0800c55d
 800c5bc:	0800c60b 	.word	0x0800c60b
 800c5c0:	0800c55d 	.word	0x0800c55d
 800c5c4:	0800c55d 	.word	0x0800c55d
 800c5c8:	0800c6a3 	.word	0x0800c6a3
 800c5cc:	6833      	ldr	r3, [r6, #0]
 800c5ce:	1d1a      	adds	r2, r3, #4
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	6032      	str	r2, [r6, #0]
 800c5d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c5d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c5dc:	2301      	movs	r3, #1
 800c5de:	e09d      	b.n	800c71c <_printf_i+0x1e8>
 800c5e0:	6833      	ldr	r3, [r6, #0]
 800c5e2:	6820      	ldr	r0, [r4, #0]
 800c5e4:	1d19      	adds	r1, r3, #4
 800c5e6:	6031      	str	r1, [r6, #0]
 800c5e8:	0606      	lsls	r6, r0, #24
 800c5ea:	d501      	bpl.n	800c5f0 <_printf_i+0xbc>
 800c5ec:	681d      	ldr	r5, [r3, #0]
 800c5ee:	e003      	b.n	800c5f8 <_printf_i+0xc4>
 800c5f0:	0645      	lsls	r5, r0, #25
 800c5f2:	d5fb      	bpl.n	800c5ec <_printf_i+0xb8>
 800c5f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c5f8:	2d00      	cmp	r5, #0
 800c5fa:	da03      	bge.n	800c604 <_printf_i+0xd0>
 800c5fc:	232d      	movs	r3, #45	@ 0x2d
 800c5fe:	426d      	negs	r5, r5
 800c600:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c604:	4859      	ldr	r0, [pc, #356]	@ (800c76c <_printf_i+0x238>)
 800c606:	230a      	movs	r3, #10
 800c608:	e011      	b.n	800c62e <_printf_i+0xfa>
 800c60a:	6821      	ldr	r1, [r4, #0]
 800c60c:	6833      	ldr	r3, [r6, #0]
 800c60e:	0608      	lsls	r0, r1, #24
 800c610:	f853 5b04 	ldr.w	r5, [r3], #4
 800c614:	d402      	bmi.n	800c61c <_printf_i+0xe8>
 800c616:	0649      	lsls	r1, r1, #25
 800c618:	bf48      	it	mi
 800c61a:	b2ad      	uxthmi	r5, r5
 800c61c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c61e:	4853      	ldr	r0, [pc, #332]	@ (800c76c <_printf_i+0x238>)
 800c620:	6033      	str	r3, [r6, #0]
 800c622:	bf14      	ite	ne
 800c624:	230a      	movne	r3, #10
 800c626:	2308      	moveq	r3, #8
 800c628:	2100      	movs	r1, #0
 800c62a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c62e:	6866      	ldr	r6, [r4, #4]
 800c630:	60a6      	str	r6, [r4, #8]
 800c632:	2e00      	cmp	r6, #0
 800c634:	bfa2      	ittt	ge
 800c636:	6821      	ldrge	r1, [r4, #0]
 800c638:	f021 0104 	bicge.w	r1, r1, #4
 800c63c:	6021      	strge	r1, [r4, #0]
 800c63e:	b90d      	cbnz	r5, 800c644 <_printf_i+0x110>
 800c640:	2e00      	cmp	r6, #0
 800c642:	d04b      	beq.n	800c6dc <_printf_i+0x1a8>
 800c644:	4616      	mov	r6, r2
 800c646:	fbb5 f1f3 	udiv	r1, r5, r3
 800c64a:	fb03 5711 	mls	r7, r3, r1, r5
 800c64e:	5dc7      	ldrb	r7, [r0, r7]
 800c650:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c654:	462f      	mov	r7, r5
 800c656:	42bb      	cmp	r3, r7
 800c658:	460d      	mov	r5, r1
 800c65a:	d9f4      	bls.n	800c646 <_printf_i+0x112>
 800c65c:	2b08      	cmp	r3, #8
 800c65e:	d10b      	bne.n	800c678 <_printf_i+0x144>
 800c660:	6823      	ldr	r3, [r4, #0]
 800c662:	07df      	lsls	r7, r3, #31
 800c664:	d508      	bpl.n	800c678 <_printf_i+0x144>
 800c666:	6923      	ldr	r3, [r4, #16]
 800c668:	6861      	ldr	r1, [r4, #4]
 800c66a:	4299      	cmp	r1, r3
 800c66c:	bfde      	ittt	le
 800c66e:	2330      	movle	r3, #48	@ 0x30
 800c670:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c674:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c678:	1b92      	subs	r2, r2, r6
 800c67a:	6122      	str	r2, [r4, #16]
 800c67c:	f8cd a000 	str.w	sl, [sp]
 800c680:	464b      	mov	r3, r9
 800c682:	aa03      	add	r2, sp, #12
 800c684:	4621      	mov	r1, r4
 800c686:	4640      	mov	r0, r8
 800c688:	f7ff fee6 	bl	800c458 <_printf_common>
 800c68c:	3001      	adds	r0, #1
 800c68e:	d14a      	bne.n	800c726 <_printf_i+0x1f2>
 800c690:	f04f 30ff 	mov.w	r0, #4294967295
 800c694:	b004      	add	sp, #16
 800c696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c69a:	6823      	ldr	r3, [r4, #0]
 800c69c:	f043 0320 	orr.w	r3, r3, #32
 800c6a0:	6023      	str	r3, [r4, #0]
 800c6a2:	4833      	ldr	r0, [pc, #204]	@ (800c770 <_printf_i+0x23c>)
 800c6a4:	2778      	movs	r7, #120	@ 0x78
 800c6a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c6aa:	6823      	ldr	r3, [r4, #0]
 800c6ac:	6831      	ldr	r1, [r6, #0]
 800c6ae:	061f      	lsls	r7, r3, #24
 800c6b0:	f851 5b04 	ldr.w	r5, [r1], #4
 800c6b4:	d402      	bmi.n	800c6bc <_printf_i+0x188>
 800c6b6:	065f      	lsls	r7, r3, #25
 800c6b8:	bf48      	it	mi
 800c6ba:	b2ad      	uxthmi	r5, r5
 800c6bc:	6031      	str	r1, [r6, #0]
 800c6be:	07d9      	lsls	r1, r3, #31
 800c6c0:	bf44      	itt	mi
 800c6c2:	f043 0320 	orrmi.w	r3, r3, #32
 800c6c6:	6023      	strmi	r3, [r4, #0]
 800c6c8:	b11d      	cbz	r5, 800c6d2 <_printf_i+0x19e>
 800c6ca:	2310      	movs	r3, #16
 800c6cc:	e7ac      	b.n	800c628 <_printf_i+0xf4>
 800c6ce:	4827      	ldr	r0, [pc, #156]	@ (800c76c <_printf_i+0x238>)
 800c6d0:	e7e9      	b.n	800c6a6 <_printf_i+0x172>
 800c6d2:	6823      	ldr	r3, [r4, #0]
 800c6d4:	f023 0320 	bic.w	r3, r3, #32
 800c6d8:	6023      	str	r3, [r4, #0]
 800c6da:	e7f6      	b.n	800c6ca <_printf_i+0x196>
 800c6dc:	4616      	mov	r6, r2
 800c6de:	e7bd      	b.n	800c65c <_printf_i+0x128>
 800c6e0:	6833      	ldr	r3, [r6, #0]
 800c6e2:	6825      	ldr	r5, [r4, #0]
 800c6e4:	6961      	ldr	r1, [r4, #20]
 800c6e6:	1d18      	adds	r0, r3, #4
 800c6e8:	6030      	str	r0, [r6, #0]
 800c6ea:	062e      	lsls	r6, r5, #24
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	d501      	bpl.n	800c6f4 <_printf_i+0x1c0>
 800c6f0:	6019      	str	r1, [r3, #0]
 800c6f2:	e002      	b.n	800c6fa <_printf_i+0x1c6>
 800c6f4:	0668      	lsls	r0, r5, #25
 800c6f6:	d5fb      	bpl.n	800c6f0 <_printf_i+0x1bc>
 800c6f8:	8019      	strh	r1, [r3, #0]
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	6123      	str	r3, [r4, #16]
 800c6fe:	4616      	mov	r6, r2
 800c700:	e7bc      	b.n	800c67c <_printf_i+0x148>
 800c702:	6833      	ldr	r3, [r6, #0]
 800c704:	1d1a      	adds	r2, r3, #4
 800c706:	6032      	str	r2, [r6, #0]
 800c708:	681e      	ldr	r6, [r3, #0]
 800c70a:	6862      	ldr	r2, [r4, #4]
 800c70c:	2100      	movs	r1, #0
 800c70e:	4630      	mov	r0, r6
 800c710:	f7f3 fd7e 	bl	8000210 <memchr>
 800c714:	b108      	cbz	r0, 800c71a <_printf_i+0x1e6>
 800c716:	1b80      	subs	r0, r0, r6
 800c718:	6060      	str	r0, [r4, #4]
 800c71a:	6863      	ldr	r3, [r4, #4]
 800c71c:	6123      	str	r3, [r4, #16]
 800c71e:	2300      	movs	r3, #0
 800c720:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c724:	e7aa      	b.n	800c67c <_printf_i+0x148>
 800c726:	6923      	ldr	r3, [r4, #16]
 800c728:	4632      	mov	r2, r6
 800c72a:	4649      	mov	r1, r9
 800c72c:	4640      	mov	r0, r8
 800c72e:	47d0      	blx	sl
 800c730:	3001      	adds	r0, #1
 800c732:	d0ad      	beq.n	800c690 <_printf_i+0x15c>
 800c734:	6823      	ldr	r3, [r4, #0]
 800c736:	079b      	lsls	r3, r3, #30
 800c738:	d413      	bmi.n	800c762 <_printf_i+0x22e>
 800c73a:	68e0      	ldr	r0, [r4, #12]
 800c73c:	9b03      	ldr	r3, [sp, #12]
 800c73e:	4298      	cmp	r0, r3
 800c740:	bfb8      	it	lt
 800c742:	4618      	movlt	r0, r3
 800c744:	e7a6      	b.n	800c694 <_printf_i+0x160>
 800c746:	2301      	movs	r3, #1
 800c748:	4632      	mov	r2, r6
 800c74a:	4649      	mov	r1, r9
 800c74c:	4640      	mov	r0, r8
 800c74e:	47d0      	blx	sl
 800c750:	3001      	adds	r0, #1
 800c752:	d09d      	beq.n	800c690 <_printf_i+0x15c>
 800c754:	3501      	adds	r5, #1
 800c756:	68e3      	ldr	r3, [r4, #12]
 800c758:	9903      	ldr	r1, [sp, #12]
 800c75a:	1a5b      	subs	r3, r3, r1
 800c75c:	42ab      	cmp	r3, r5
 800c75e:	dcf2      	bgt.n	800c746 <_printf_i+0x212>
 800c760:	e7eb      	b.n	800c73a <_printf_i+0x206>
 800c762:	2500      	movs	r5, #0
 800c764:	f104 0619 	add.w	r6, r4, #25
 800c768:	e7f5      	b.n	800c756 <_printf_i+0x222>
 800c76a:	bf00      	nop
 800c76c:	0801b3c4 	.word	0x0801b3c4
 800c770:	0801b3d5 	.word	0x0801b3d5

0800c774 <__sflush_r>:
 800c774:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c77c:	0716      	lsls	r6, r2, #28
 800c77e:	4605      	mov	r5, r0
 800c780:	460c      	mov	r4, r1
 800c782:	d454      	bmi.n	800c82e <__sflush_r+0xba>
 800c784:	684b      	ldr	r3, [r1, #4]
 800c786:	2b00      	cmp	r3, #0
 800c788:	dc02      	bgt.n	800c790 <__sflush_r+0x1c>
 800c78a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	dd48      	ble.n	800c822 <__sflush_r+0xae>
 800c790:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c792:	2e00      	cmp	r6, #0
 800c794:	d045      	beq.n	800c822 <__sflush_r+0xae>
 800c796:	2300      	movs	r3, #0
 800c798:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c79c:	682f      	ldr	r7, [r5, #0]
 800c79e:	6a21      	ldr	r1, [r4, #32]
 800c7a0:	602b      	str	r3, [r5, #0]
 800c7a2:	d030      	beq.n	800c806 <__sflush_r+0x92>
 800c7a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c7a6:	89a3      	ldrh	r3, [r4, #12]
 800c7a8:	0759      	lsls	r1, r3, #29
 800c7aa:	d505      	bpl.n	800c7b8 <__sflush_r+0x44>
 800c7ac:	6863      	ldr	r3, [r4, #4]
 800c7ae:	1ad2      	subs	r2, r2, r3
 800c7b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c7b2:	b10b      	cbz	r3, 800c7b8 <__sflush_r+0x44>
 800c7b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c7b6:	1ad2      	subs	r2, r2, r3
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c7bc:	6a21      	ldr	r1, [r4, #32]
 800c7be:	4628      	mov	r0, r5
 800c7c0:	47b0      	blx	r6
 800c7c2:	1c43      	adds	r3, r0, #1
 800c7c4:	89a3      	ldrh	r3, [r4, #12]
 800c7c6:	d106      	bne.n	800c7d6 <__sflush_r+0x62>
 800c7c8:	6829      	ldr	r1, [r5, #0]
 800c7ca:	291d      	cmp	r1, #29
 800c7cc:	d82b      	bhi.n	800c826 <__sflush_r+0xb2>
 800c7ce:	4a2a      	ldr	r2, [pc, #168]	@ (800c878 <__sflush_r+0x104>)
 800c7d0:	410a      	asrs	r2, r1
 800c7d2:	07d6      	lsls	r6, r2, #31
 800c7d4:	d427      	bmi.n	800c826 <__sflush_r+0xb2>
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	6062      	str	r2, [r4, #4]
 800c7da:	04d9      	lsls	r1, r3, #19
 800c7dc:	6922      	ldr	r2, [r4, #16]
 800c7de:	6022      	str	r2, [r4, #0]
 800c7e0:	d504      	bpl.n	800c7ec <__sflush_r+0x78>
 800c7e2:	1c42      	adds	r2, r0, #1
 800c7e4:	d101      	bne.n	800c7ea <__sflush_r+0x76>
 800c7e6:	682b      	ldr	r3, [r5, #0]
 800c7e8:	b903      	cbnz	r3, 800c7ec <__sflush_r+0x78>
 800c7ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800c7ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c7ee:	602f      	str	r7, [r5, #0]
 800c7f0:	b1b9      	cbz	r1, 800c822 <__sflush_r+0xae>
 800c7f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c7f6:	4299      	cmp	r1, r3
 800c7f8:	d002      	beq.n	800c800 <__sflush_r+0x8c>
 800c7fa:	4628      	mov	r0, r5
 800c7fc:	f7ff fbd4 	bl	800bfa8 <_free_r>
 800c800:	2300      	movs	r3, #0
 800c802:	6363      	str	r3, [r4, #52]	@ 0x34
 800c804:	e00d      	b.n	800c822 <__sflush_r+0xae>
 800c806:	2301      	movs	r3, #1
 800c808:	4628      	mov	r0, r5
 800c80a:	47b0      	blx	r6
 800c80c:	4602      	mov	r2, r0
 800c80e:	1c50      	adds	r0, r2, #1
 800c810:	d1c9      	bne.n	800c7a6 <__sflush_r+0x32>
 800c812:	682b      	ldr	r3, [r5, #0]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d0c6      	beq.n	800c7a6 <__sflush_r+0x32>
 800c818:	2b1d      	cmp	r3, #29
 800c81a:	d001      	beq.n	800c820 <__sflush_r+0xac>
 800c81c:	2b16      	cmp	r3, #22
 800c81e:	d11e      	bne.n	800c85e <__sflush_r+0xea>
 800c820:	602f      	str	r7, [r5, #0]
 800c822:	2000      	movs	r0, #0
 800c824:	e022      	b.n	800c86c <__sflush_r+0xf8>
 800c826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c82a:	b21b      	sxth	r3, r3
 800c82c:	e01b      	b.n	800c866 <__sflush_r+0xf2>
 800c82e:	690f      	ldr	r7, [r1, #16]
 800c830:	2f00      	cmp	r7, #0
 800c832:	d0f6      	beq.n	800c822 <__sflush_r+0xae>
 800c834:	0793      	lsls	r3, r2, #30
 800c836:	680e      	ldr	r6, [r1, #0]
 800c838:	bf08      	it	eq
 800c83a:	694b      	ldreq	r3, [r1, #20]
 800c83c:	600f      	str	r7, [r1, #0]
 800c83e:	bf18      	it	ne
 800c840:	2300      	movne	r3, #0
 800c842:	eba6 0807 	sub.w	r8, r6, r7
 800c846:	608b      	str	r3, [r1, #8]
 800c848:	f1b8 0f00 	cmp.w	r8, #0
 800c84c:	dde9      	ble.n	800c822 <__sflush_r+0xae>
 800c84e:	6a21      	ldr	r1, [r4, #32]
 800c850:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c852:	4643      	mov	r3, r8
 800c854:	463a      	mov	r2, r7
 800c856:	4628      	mov	r0, r5
 800c858:	47b0      	blx	r6
 800c85a:	2800      	cmp	r0, #0
 800c85c:	dc08      	bgt.n	800c870 <__sflush_r+0xfc>
 800c85e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c862:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c866:	81a3      	strh	r3, [r4, #12]
 800c868:	f04f 30ff 	mov.w	r0, #4294967295
 800c86c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c870:	4407      	add	r7, r0
 800c872:	eba8 0800 	sub.w	r8, r8, r0
 800c876:	e7e7      	b.n	800c848 <__sflush_r+0xd4>
 800c878:	dfbffffe 	.word	0xdfbffffe

0800c87c <_fflush_r>:
 800c87c:	b538      	push	{r3, r4, r5, lr}
 800c87e:	690b      	ldr	r3, [r1, #16]
 800c880:	4605      	mov	r5, r0
 800c882:	460c      	mov	r4, r1
 800c884:	b913      	cbnz	r3, 800c88c <_fflush_r+0x10>
 800c886:	2500      	movs	r5, #0
 800c888:	4628      	mov	r0, r5
 800c88a:	bd38      	pop	{r3, r4, r5, pc}
 800c88c:	b118      	cbz	r0, 800c896 <_fflush_r+0x1a>
 800c88e:	6a03      	ldr	r3, [r0, #32]
 800c890:	b90b      	cbnz	r3, 800c896 <_fflush_r+0x1a>
 800c892:	f7ff fa47 	bl	800bd24 <__sinit>
 800c896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d0f3      	beq.n	800c886 <_fflush_r+0xa>
 800c89e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c8a0:	07d0      	lsls	r0, r2, #31
 800c8a2:	d404      	bmi.n	800c8ae <_fflush_r+0x32>
 800c8a4:	0599      	lsls	r1, r3, #22
 800c8a6:	d402      	bmi.n	800c8ae <_fflush_r+0x32>
 800c8a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8aa:	f7ff fb4e 	bl	800bf4a <__retarget_lock_acquire_recursive>
 800c8ae:	4628      	mov	r0, r5
 800c8b0:	4621      	mov	r1, r4
 800c8b2:	f7ff ff5f 	bl	800c774 <__sflush_r>
 800c8b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c8b8:	07da      	lsls	r2, r3, #31
 800c8ba:	4605      	mov	r5, r0
 800c8bc:	d4e4      	bmi.n	800c888 <_fflush_r+0xc>
 800c8be:	89a3      	ldrh	r3, [r4, #12]
 800c8c0:	059b      	lsls	r3, r3, #22
 800c8c2:	d4e1      	bmi.n	800c888 <_fflush_r+0xc>
 800c8c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8c6:	f7ff fb41 	bl	800bf4c <__retarget_lock_release_recursive>
 800c8ca:	e7dd      	b.n	800c888 <_fflush_r+0xc>

0800c8cc <fiprintf>:
 800c8cc:	b40e      	push	{r1, r2, r3}
 800c8ce:	b503      	push	{r0, r1, lr}
 800c8d0:	4601      	mov	r1, r0
 800c8d2:	ab03      	add	r3, sp, #12
 800c8d4:	4805      	ldr	r0, [pc, #20]	@ (800c8ec <fiprintf+0x20>)
 800c8d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8da:	6800      	ldr	r0, [r0, #0]
 800c8dc:	9301      	str	r3, [sp, #4]
 800c8de:	f000 f88f 	bl	800ca00 <_vfiprintf_r>
 800c8e2:	b002      	add	sp, #8
 800c8e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c8e8:	b003      	add	sp, #12
 800c8ea:	4770      	bx	lr
 800c8ec:	20000068 	.word	0x20000068

0800c8f0 <memmove>:
 800c8f0:	4288      	cmp	r0, r1
 800c8f2:	b510      	push	{r4, lr}
 800c8f4:	eb01 0402 	add.w	r4, r1, r2
 800c8f8:	d902      	bls.n	800c900 <memmove+0x10>
 800c8fa:	4284      	cmp	r4, r0
 800c8fc:	4623      	mov	r3, r4
 800c8fe:	d807      	bhi.n	800c910 <memmove+0x20>
 800c900:	1e43      	subs	r3, r0, #1
 800c902:	42a1      	cmp	r1, r4
 800c904:	d008      	beq.n	800c918 <memmove+0x28>
 800c906:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c90a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c90e:	e7f8      	b.n	800c902 <memmove+0x12>
 800c910:	4402      	add	r2, r0
 800c912:	4601      	mov	r1, r0
 800c914:	428a      	cmp	r2, r1
 800c916:	d100      	bne.n	800c91a <memmove+0x2a>
 800c918:	bd10      	pop	{r4, pc}
 800c91a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c91e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c922:	e7f7      	b.n	800c914 <memmove+0x24>

0800c924 <_sbrk_r>:
 800c924:	b538      	push	{r3, r4, r5, lr}
 800c926:	4d06      	ldr	r5, [pc, #24]	@ (800c940 <_sbrk_r+0x1c>)
 800c928:	2300      	movs	r3, #0
 800c92a:	4604      	mov	r4, r0
 800c92c:	4608      	mov	r0, r1
 800c92e:	602b      	str	r3, [r5, #0]
 800c930:	f7f7 fa8c 	bl	8003e4c <_sbrk>
 800c934:	1c43      	adds	r3, r0, #1
 800c936:	d102      	bne.n	800c93e <_sbrk_r+0x1a>
 800c938:	682b      	ldr	r3, [r5, #0]
 800c93a:	b103      	cbz	r3, 800c93e <_sbrk_r+0x1a>
 800c93c:	6023      	str	r3, [r4, #0]
 800c93e:	bd38      	pop	{r3, r4, r5, pc}
 800c940:	20004c54 	.word	0x20004c54

0800c944 <abort>:
 800c944:	b508      	push	{r3, lr}
 800c946:	2006      	movs	r0, #6
 800c948:	f000 fa2e 	bl	800cda8 <raise>
 800c94c:	2001      	movs	r0, #1
 800c94e:	f7f7 fa05 	bl	8003d5c <_exit>

0800c952 <_realloc_r>:
 800c952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c956:	4680      	mov	r8, r0
 800c958:	4615      	mov	r5, r2
 800c95a:	460c      	mov	r4, r1
 800c95c:	b921      	cbnz	r1, 800c968 <_realloc_r+0x16>
 800c95e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c962:	4611      	mov	r1, r2
 800c964:	f7ff bb94 	b.w	800c090 <_malloc_r>
 800c968:	b92a      	cbnz	r2, 800c976 <_realloc_r+0x24>
 800c96a:	f7ff fb1d 	bl	800bfa8 <_free_r>
 800c96e:	2400      	movs	r4, #0
 800c970:	4620      	mov	r0, r4
 800c972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c976:	f000 fa33 	bl	800cde0 <_malloc_usable_size_r>
 800c97a:	4285      	cmp	r5, r0
 800c97c:	4606      	mov	r6, r0
 800c97e:	d802      	bhi.n	800c986 <_realloc_r+0x34>
 800c980:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c984:	d8f4      	bhi.n	800c970 <_realloc_r+0x1e>
 800c986:	4629      	mov	r1, r5
 800c988:	4640      	mov	r0, r8
 800c98a:	f7ff fb81 	bl	800c090 <_malloc_r>
 800c98e:	4607      	mov	r7, r0
 800c990:	2800      	cmp	r0, #0
 800c992:	d0ec      	beq.n	800c96e <_realloc_r+0x1c>
 800c994:	42b5      	cmp	r5, r6
 800c996:	462a      	mov	r2, r5
 800c998:	4621      	mov	r1, r4
 800c99a:	bf28      	it	cs
 800c99c:	4632      	movcs	r2, r6
 800c99e:	f7ff fad6 	bl	800bf4e <memcpy>
 800c9a2:	4621      	mov	r1, r4
 800c9a4:	4640      	mov	r0, r8
 800c9a6:	f7ff faff 	bl	800bfa8 <_free_r>
 800c9aa:	463c      	mov	r4, r7
 800c9ac:	e7e0      	b.n	800c970 <_realloc_r+0x1e>

0800c9ae <__sfputc_r>:
 800c9ae:	6893      	ldr	r3, [r2, #8]
 800c9b0:	3b01      	subs	r3, #1
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	b410      	push	{r4}
 800c9b6:	6093      	str	r3, [r2, #8]
 800c9b8:	da08      	bge.n	800c9cc <__sfputc_r+0x1e>
 800c9ba:	6994      	ldr	r4, [r2, #24]
 800c9bc:	42a3      	cmp	r3, r4
 800c9be:	db01      	blt.n	800c9c4 <__sfputc_r+0x16>
 800c9c0:	290a      	cmp	r1, #10
 800c9c2:	d103      	bne.n	800c9cc <__sfputc_r+0x1e>
 800c9c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9c8:	f000 b932 	b.w	800cc30 <__swbuf_r>
 800c9cc:	6813      	ldr	r3, [r2, #0]
 800c9ce:	1c58      	adds	r0, r3, #1
 800c9d0:	6010      	str	r0, [r2, #0]
 800c9d2:	7019      	strb	r1, [r3, #0]
 800c9d4:	4608      	mov	r0, r1
 800c9d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9da:	4770      	bx	lr

0800c9dc <__sfputs_r>:
 800c9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9de:	4606      	mov	r6, r0
 800c9e0:	460f      	mov	r7, r1
 800c9e2:	4614      	mov	r4, r2
 800c9e4:	18d5      	adds	r5, r2, r3
 800c9e6:	42ac      	cmp	r4, r5
 800c9e8:	d101      	bne.n	800c9ee <__sfputs_r+0x12>
 800c9ea:	2000      	movs	r0, #0
 800c9ec:	e007      	b.n	800c9fe <__sfputs_r+0x22>
 800c9ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9f2:	463a      	mov	r2, r7
 800c9f4:	4630      	mov	r0, r6
 800c9f6:	f7ff ffda 	bl	800c9ae <__sfputc_r>
 800c9fa:	1c43      	adds	r3, r0, #1
 800c9fc:	d1f3      	bne.n	800c9e6 <__sfputs_r+0xa>
 800c9fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ca00 <_vfiprintf_r>:
 800ca00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca04:	460d      	mov	r5, r1
 800ca06:	b09d      	sub	sp, #116	@ 0x74
 800ca08:	4614      	mov	r4, r2
 800ca0a:	4698      	mov	r8, r3
 800ca0c:	4606      	mov	r6, r0
 800ca0e:	b118      	cbz	r0, 800ca18 <_vfiprintf_r+0x18>
 800ca10:	6a03      	ldr	r3, [r0, #32]
 800ca12:	b90b      	cbnz	r3, 800ca18 <_vfiprintf_r+0x18>
 800ca14:	f7ff f986 	bl	800bd24 <__sinit>
 800ca18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca1a:	07d9      	lsls	r1, r3, #31
 800ca1c:	d405      	bmi.n	800ca2a <_vfiprintf_r+0x2a>
 800ca1e:	89ab      	ldrh	r3, [r5, #12]
 800ca20:	059a      	lsls	r2, r3, #22
 800ca22:	d402      	bmi.n	800ca2a <_vfiprintf_r+0x2a>
 800ca24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca26:	f7ff fa90 	bl	800bf4a <__retarget_lock_acquire_recursive>
 800ca2a:	89ab      	ldrh	r3, [r5, #12]
 800ca2c:	071b      	lsls	r3, r3, #28
 800ca2e:	d501      	bpl.n	800ca34 <_vfiprintf_r+0x34>
 800ca30:	692b      	ldr	r3, [r5, #16]
 800ca32:	b99b      	cbnz	r3, 800ca5c <_vfiprintf_r+0x5c>
 800ca34:	4629      	mov	r1, r5
 800ca36:	4630      	mov	r0, r6
 800ca38:	f000 f938 	bl	800ccac <__swsetup_r>
 800ca3c:	b170      	cbz	r0, 800ca5c <_vfiprintf_r+0x5c>
 800ca3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca40:	07dc      	lsls	r4, r3, #31
 800ca42:	d504      	bpl.n	800ca4e <_vfiprintf_r+0x4e>
 800ca44:	f04f 30ff 	mov.w	r0, #4294967295
 800ca48:	b01d      	add	sp, #116	@ 0x74
 800ca4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca4e:	89ab      	ldrh	r3, [r5, #12]
 800ca50:	0598      	lsls	r0, r3, #22
 800ca52:	d4f7      	bmi.n	800ca44 <_vfiprintf_r+0x44>
 800ca54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca56:	f7ff fa79 	bl	800bf4c <__retarget_lock_release_recursive>
 800ca5a:	e7f3      	b.n	800ca44 <_vfiprintf_r+0x44>
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca60:	2320      	movs	r3, #32
 800ca62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ca66:	f8cd 800c 	str.w	r8, [sp, #12]
 800ca6a:	2330      	movs	r3, #48	@ 0x30
 800ca6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cc1c <_vfiprintf_r+0x21c>
 800ca70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ca74:	f04f 0901 	mov.w	r9, #1
 800ca78:	4623      	mov	r3, r4
 800ca7a:	469a      	mov	sl, r3
 800ca7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca80:	b10a      	cbz	r2, 800ca86 <_vfiprintf_r+0x86>
 800ca82:	2a25      	cmp	r2, #37	@ 0x25
 800ca84:	d1f9      	bne.n	800ca7a <_vfiprintf_r+0x7a>
 800ca86:	ebba 0b04 	subs.w	fp, sl, r4
 800ca8a:	d00b      	beq.n	800caa4 <_vfiprintf_r+0xa4>
 800ca8c:	465b      	mov	r3, fp
 800ca8e:	4622      	mov	r2, r4
 800ca90:	4629      	mov	r1, r5
 800ca92:	4630      	mov	r0, r6
 800ca94:	f7ff ffa2 	bl	800c9dc <__sfputs_r>
 800ca98:	3001      	adds	r0, #1
 800ca9a:	f000 80a7 	beq.w	800cbec <_vfiprintf_r+0x1ec>
 800ca9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800caa0:	445a      	add	r2, fp
 800caa2:	9209      	str	r2, [sp, #36]	@ 0x24
 800caa4:	f89a 3000 	ldrb.w	r3, [sl]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	f000 809f 	beq.w	800cbec <_vfiprintf_r+0x1ec>
 800caae:	2300      	movs	r3, #0
 800cab0:	f04f 32ff 	mov.w	r2, #4294967295
 800cab4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cab8:	f10a 0a01 	add.w	sl, sl, #1
 800cabc:	9304      	str	r3, [sp, #16]
 800cabe:	9307      	str	r3, [sp, #28]
 800cac0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cac4:	931a      	str	r3, [sp, #104]	@ 0x68
 800cac6:	4654      	mov	r4, sl
 800cac8:	2205      	movs	r2, #5
 800caca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cace:	4853      	ldr	r0, [pc, #332]	@ (800cc1c <_vfiprintf_r+0x21c>)
 800cad0:	f7f3 fb9e 	bl	8000210 <memchr>
 800cad4:	9a04      	ldr	r2, [sp, #16]
 800cad6:	b9d8      	cbnz	r0, 800cb10 <_vfiprintf_r+0x110>
 800cad8:	06d1      	lsls	r1, r2, #27
 800cada:	bf44      	itt	mi
 800cadc:	2320      	movmi	r3, #32
 800cade:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cae2:	0713      	lsls	r3, r2, #28
 800cae4:	bf44      	itt	mi
 800cae6:	232b      	movmi	r3, #43	@ 0x2b
 800cae8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800caec:	f89a 3000 	ldrb.w	r3, [sl]
 800caf0:	2b2a      	cmp	r3, #42	@ 0x2a
 800caf2:	d015      	beq.n	800cb20 <_vfiprintf_r+0x120>
 800caf4:	9a07      	ldr	r2, [sp, #28]
 800caf6:	4654      	mov	r4, sl
 800caf8:	2000      	movs	r0, #0
 800cafa:	f04f 0c0a 	mov.w	ip, #10
 800cafe:	4621      	mov	r1, r4
 800cb00:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb04:	3b30      	subs	r3, #48	@ 0x30
 800cb06:	2b09      	cmp	r3, #9
 800cb08:	d94b      	bls.n	800cba2 <_vfiprintf_r+0x1a2>
 800cb0a:	b1b0      	cbz	r0, 800cb3a <_vfiprintf_r+0x13a>
 800cb0c:	9207      	str	r2, [sp, #28]
 800cb0e:	e014      	b.n	800cb3a <_vfiprintf_r+0x13a>
 800cb10:	eba0 0308 	sub.w	r3, r0, r8
 800cb14:	fa09 f303 	lsl.w	r3, r9, r3
 800cb18:	4313      	orrs	r3, r2
 800cb1a:	9304      	str	r3, [sp, #16]
 800cb1c:	46a2      	mov	sl, r4
 800cb1e:	e7d2      	b.n	800cac6 <_vfiprintf_r+0xc6>
 800cb20:	9b03      	ldr	r3, [sp, #12]
 800cb22:	1d19      	adds	r1, r3, #4
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	9103      	str	r1, [sp, #12]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	bfbb      	ittet	lt
 800cb2c:	425b      	neglt	r3, r3
 800cb2e:	f042 0202 	orrlt.w	r2, r2, #2
 800cb32:	9307      	strge	r3, [sp, #28]
 800cb34:	9307      	strlt	r3, [sp, #28]
 800cb36:	bfb8      	it	lt
 800cb38:	9204      	strlt	r2, [sp, #16]
 800cb3a:	7823      	ldrb	r3, [r4, #0]
 800cb3c:	2b2e      	cmp	r3, #46	@ 0x2e
 800cb3e:	d10a      	bne.n	800cb56 <_vfiprintf_r+0x156>
 800cb40:	7863      	ldrb	r3, [r4, #1]
 800cb42:	2b2a      	cmp	r3, #42	@ 0x2a
 800cb44:	d132      	bne.n	800cbac <_vfiprintf_r+0x1ac>
 800cb46:	9b03      	ldr	r3, [sp, #12]
 800cb48:	1d1a      	adds	r2, r3, #4
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	9203      	str	r2, [sp, #12]
 800cb4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cb52:	3402      	adds	r4, #2
 800cb54:	9305      	str	r3, [sp, #20]
 800cb56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cc2c <_vfiprintf_r+0x22c>
 800cb5a:	7821      	ldrb	r1, [r4, #0]
 800cb5c:	2203      	movs	r2, #3
 800cb5e:	4650      	mov	r0, sl
 800cb60:	f7f3 fb56 	bl	8000210 <memchr>
 800cb64:	b138      	cbz	r0, 800cb76 <_vfiprintf_r+0x176>
 800cb66:	9b04      	ldr	r3, [sp, #16]
 800cb68:	eba0 000a 	sub.w	r0, r0, sl
 800cb6c:	2240      	movs	r2, #64	@ 0x40
 800cb6e:	4082      	lsls	r2, r0
 800cb70:	4313      	orrs	r3, r2
 800cb72:	3401      	adds	r4, #1
 800cb74:	9304      	str	r3, [sp, #16]
 800cb76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb7a:	4829      	ldr	r0, [pc, #164]	@ (800cc20 <_vfiprintf_r+0x220>)
 800cb7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cb80:	2206      	movs	r2, #6
 800cb82:	f7f3 fb45 	bl	8000210 <memchr>
 800cb86:	2800      	cmp	r0, #0
 800cb88:	d03f      	beq.n	800cc0a <_vfiprintf_r+0x20a>
 800cb8a:	4b26      	ldr	r3, [pc, #152]	@ (800cc24 <_vfiprintf_r+0x224>)
 800cb8c:	bb1b      	cbnz	r3, 800cbd6 <_vfiprintf_r+0x1d6>
 800cb8e:	9b03      	ldr	r3, [sp, #12]
 800cb90:	3307      	adds	r3, #7
 800cb92:	f023 0307 	bic.w	r3, r3, #7
 800cb96:	3308      	adds	r3, #8
 800cb98:	9303      	str	r3, [sp, #12]
 800cb9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb9c:	443b      	add	r3, r7
 800cb9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cba0:	e76a      	b.n	800ca78 <_vfiprintf_r+0x78>
 800cba2:	fb0c 3202 	mla	r2, ip, r2, r3
 800cba6:	460c      	mov	r4, r1
 800cba8:	2001      	movs	r0, #1
 800cbaa:	e7a8      	b.n	800cafe <_vfiprintf_r+0xfe>
 800cbac:	2300      	movs	r3, #0
 800cbae:	3401      	adds	r4, #1
 800cbb0:	9305      	str	r3, [sp, #20]
 800cbb2:	4619      	mov	r1, r3
 800cbb4:	f04f 0c0a 	mov.w	ip, #10
 800cbb8:	4620      	mov	r0, r4
 800cbba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cbbe:	3a30      	subs	r2, #48	@ 0x30
 800cbc0:	2a09      	cmp	r2, #9
 800cbc2:	d903      	bls.n	800cbcc <_vfiprintf_r+0x1cc>
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d0c6      	beq.n	800cb56 <_vfiprintf_r+0x156>
 800cbc8:	9105      	str	r1, [sp, #20]
 800cbca:	e7c4      	b.n	800cb56 <_vfiprintf_r+0x156>
 800cbcc:	fb0c 2101 	mla	r1, ip, r1, r2
 800cbd0:	4604      	mov	r4, r0
 800cbd2:	2301      	movs	r3, #1
 800cbd4:	e7f0      	b.n	800cbb8 <_vfiprintf_r+0x1b8>
 800cbd6:	ab03      	add	r3, sp, #12
 800cbd8:	9300      	str	r3, [sp, #0]
 800cbda:	462a      	mov	r2, r5
 800cbdc:	4b12      	ldr	r3, [pc, #72]	@ (800cc28 <_vfiprintf_r+0x228>)
 800cbde:	a904      	add	r1, sp, #16
 800cbe0:	4630      	mov	r0, r6
 800cbe2:	f3af 8000 	nop.w
 800cbe6:	4607      	mov	r7, r0
 800cbe8:	1c78      	adds	r0, r7, #1
 800cbea:	d1d6      	bne.n	800cb9a <_vfiprintf_r+0x19a>
 800cbec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cbee:	07d9      	lsls	r1, r3, #31
 800cbf0:	d405      	bmi.n	800cbfe <_vfiprintf_r+0x1fe>
 800cbf2:	89ab      	ldrh	r3, [r5, #12]
 800cbf4:	059a      	lsls	r2, r3, #22
 800cbf6:	d402      	bmi.n	800cbfe <_vfiprintf_r+0x1fe>
 800cbf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbfa:	f7ff f9a7 	bl	800bf4c <__retarget_lock_release_recursive>
 800cbfe:	89ab      	ldrh	r3, [r5, #12]
 800cc00:	065b      	lsls	r3, r3, #25
 800cc02:	f53f af1f 	bmi.w	800ca44 <_vfiprintf_r+0x44>
 800cc06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cc08:	e71e      	b.n	800ca48 <_vfiprintf_r+0x48>
 800cc0a:	ab03      	add	r3, sp, #12
 800cc0c:	9300      	str	r3, [sp, #0]
 800cc0e:	462a      	mov	r2, r5
 800cc10:	4b05      	ldr	r3, [pc, #20]	@ (800cc28 <_vfiprintf_r+0x228>)
 800cc12:	a904      	add	r1, sp, #16
 800cc14:	4630      	mov	r0, r6
 800cc16:	f7ff fc8d 	bl	800c534 <_printf_i>
 800cc1a:	e7e4      	b.n	800cbe6 <_vfiprintf_r+0x1e6>
 800cc1c:	0801b3b3 	.word	0x0801b3b3
 800cc20:	0801b3bd 	.word	0x0801b3bd
 800cc24:	00000000 	.word	0x00000000
 800cc28:	0800c9dd 	.word	0x0800c9dd
 800cc2c:	0801b3b9 	.word	0x0801b3b9

0800cc30 <__swbuf_r>:
 800cc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc32:	460e      	mov	r6, r1
 800cc34:	4614      	mov	r4, r2
 800cc36:	4605      	mov	r5, r0
 800cc38:	b118      	cbz	r0, 800cc42 <__swbuf_r+0x12>
 800cc3a:	6a03      	ldr	r3, [r0, #32]
 800cc3c:	b90b      	cbnz	r3, 800cc42 <__swbuf_r+0x12>
 800cc3e:	f7ff f871 	bl	800bd24 <__sinit>
 800cc42:	69a3      	ldr	r3, [r4, #24]
 800cc44:	60a3      	str	r3, [r4, #8]
 800cc46:	89a3      	ldrh	r3, [r4, #12]
 800cc48:	071a      	lsls	r2, r3, #28
 800cc4a:	d501      	bpl.n	800cc50 <__swbuf_r+0x20>
 800cc4c:	6923      	ldr	r3, [r4, #16]
 800cc4e:	b943      	cbnz	r3, 800cc62 <__swbuf_r+0x32>
 800cc50:	4621      	mov	r1, r4
 800cc52:	4628      	mov	r0, r5
 800cc54:	f000 f82a 	bl	800ccac <__swsetup_r>
 800cc58:	b118      	cbz	r0, 800cc62 <__swbuf_r+0x32>
 800cc5a:	f04f 37ff 	mov.w	r7, #4294967295
 800cc5e:	4638      	mov	r0, r7
 800cc60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc62:	6823      	ldr	r3, [r4, #0]
 800cc64:	6922      	ldr	r2, [r4, #16]
 800cc66:	1a98      	subs	r0, r3, r2
 800cc68:	6963      	ldr	r3, [r4, #20]
 800cc6a:	b2f6      	uxtb	r6, r6
 800cc6c:	4283      	cmp	r3, r0
 800cc6e:	4637      	mov	r7, r6
 800cc70:	dc05      	bgt.n	800cc7e <__swbuf_r+0x4e>
 800cc72:	4621      	mov	r1, r4
 800cc74:	4628      	mov	r0, r5
 800cc76:	f7ff fe01 	bl	800c87c <_fflush_r>
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d1ed      	bne.n	800cc5a <__swbuf_r+0x2a>
 800cc7e:	68a3      	ldr	r3, [r4, #8]
 800cc80:	3b01      	subs	r3, #1
 800cc82:	60a3      	str	r3, [r4, #8]
 800cc84:	6823      	ldr	r3, [r4, #0]
 800cc86:	1c5a      	adds	r2, r3, #1
 800cc88:	6022      	str	r2, [r4, #0]
 800cc8a:	701e      	strb	r6, [r3, #0]
 800cc8c:	6962      	ldr	r2, [r4, #20]
 800cc8e:	1c43      	adds	r3, r0, #1
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d004      	beq.n	800cc9e <__swbuf_r+0x6e>
 800cc94:	89a3      	ldrh	r3, [r4, #12]
 800cc96:	07db      	lsls	r3, r3, #31
 800cc98:	d5e1      	bpl.n	800cc5e <__swbuf_r+0x2e>
 800cc9a:	2e0a      	cmp	r6, #10
 800cc9c:	d1df      	bne.n	800cc5e <__swbuf_r+0x2e>
 800cc9e:	4621      	mov	r1, r4
 800cca0:	4628      	mov	r0, r5
 800cca2:	f7ff fdeb 	bl	800c87c <_fflush_r>
 800cca6:	2800      	cmp	r0, #0
 800cca8:	d0d9      	beq.n	800cc5e <__swbuf_r+0x2e>
 800ccaa:	e7d6      	b.n	800cc5a <__swbuf_r+0x2a>

0800ccac <__swsetup_r>:
 800ccac:	b538      	push	{r3, r4, r5, lr}
 800ccae:	4b29      	ldr	r3, [pc, #164]	@ (800cd54 <__swsetup_r+0xa8>)
 800ccb0:	4605      	mov	r5, r0
 800ccb2:	6818      	ldr	r0, [r3, #0]
 800ccb4:	460c      	mov	r4, r1
 800ccb6:	b118      	cbz	r0, 800ccc0 <__swsetup_r+0x14>
 800ccb8:	6a03      	ldr	r3, [r0, #32]
 800ccba:	b90b      	cbnz	r3, 800ccc0 <__swsetup_r+0x14>
 800ccbc:	f7ff f832 	bl	800bd24 <__sinit>
 800ccc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccc4:	0719      	lsls	r1, r3, #28
 800ccc6:	d422      	bmi.n	800cd0e <__swsetup_r+0x62>
 800ccc8:	06da      	lsls	r2, r3, #27
 800ccca:	d407      	bmi.n	800ccdc <__swsetup_r+0x30>
 800cccc:	2209      	movs	r2, #9
 800ccce:	602a      	str	r2, [r5, #0]
 800ccd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccd4:	81a3      	strh	r3, [r4, #12]
 800ccd6:	f04f 30ff 	mov.w	r0, #4294967295
 800ccda:	e033      	b.n	800cd44 <__swsetup_r+0x98>
 800ccdc:	0758      	lsls	r0, r3, #29
 800ccde:	d512      	bpl.n	800cd06 <__swsetup_r+0x5a>
 800cce0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cce2:	b141      	cbz	r1, 800ccf6 <__swsetup_r+0x4a>
 800cce4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cce8:	4299      	cmp	r1, r3
 800ccea:	d002      	beq.n	800ccf2 <__swsetup_r+0x46>
 800ccec:	4628      	mov	r0, r5
 800ccee:	f7ff f95b 	bl	800bfa8 <_free_r>
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	6363      	str	r3, [r4, #52]	@ 0x34
 800ccf6:	89a3      	ldrh	r3, [r4, #12]
 800ccf8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ccfc:	81a3      	strh	r3, [r4, #12]
 800ccfe:	2300      	movs	r3, #0
 800cd00:	6063      	str	r3, [r4, #4]
 800cd02:	6923      	ldr	r3, [r4, #16]
 800cd04:	6023      	str	r3, [r4, #0]
 800cd06:	89a3      	ldrh	r3, [r4, #12]
 800cd08:	f043 0308 	orr.w	r3, r3, #8
 800cd0c:	81a3      	strh	r3, [r4, #12]
 800cd0e:	6923      	ldr	r3, [r4, #16]
 800cd10:	b94b      	cbnz	r3, 800cd26 <__swsetup_r+0x7a>
 800cd12:	89a3      	ldrh	r3, [r4, #12]
 800cd14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cd18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd1c:	d003      	beq.n	800cd26 <__swsetup_r+0x7a>
 800cd1e:	4621      	mov	r1, r4
 800cd20:	4628      	mov	r0, r5
 800cd22:	f000 f88b 	bl	800ce3c <__smakebuf_r>
 800cd26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd2a:	f013 0201 	ands.w	r2, r3, #1
 800cd2e:	d00a      	beq.n	800cd46 <__swsetup_r+0x9a>
 800cd30:	2200      	movs	r2, #0
 800cd32:	60a2      	str	r2, [r4, #8]
 800cd34:	6962      	ldr	r2, [r4, #20]
 800cd36:	4252      	negs	r2, r2
 800cd38:	61a2      	str	r2, [r4, #24]
 800cd3a:	6922      	ldr	r2, [r4, #16]
 800cd3c:	b942      	cbnz	r2, 800cd50 <__swsetup_r+0xa4>
 800cd3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cd42:	d1c5      	bne.n	800ccd0 <__swsetup_r+0x24>
 800cd44:	bd38      	pop	{r3, r4, r5, pc}
 800cd46:	0799      	lsls	r1, r3, #30
 800cd48:	bf58      	it	pl
 800cd4a:	6962      	ldrpl	r2, [r4, #20]
 800cd4c:	60a2      	str	r2, [r4, #8]
 800cd4e:	e7f4      	b.n	800cd3a <__swsetup_r+0x8e>
 800cd50:	2000      	movs	r0, #0
 800cd52:	e7f7      	b.n	800cd44 <__swsetup_r+0x98>
 800cd54:	20000068 	.word	0x20000068

0800cd58 <_raise_r>:
 800cd58:	291f      	cmp	r1, #31
 800cd5a:	b538      	push	{r3, r4, r5, lr}
 800cd5c:	4605      	mov	r5, r0
 800cd5e:	460c      	mov	r4, r1
 800cd60:	d904      	bls.n	800cd6c <_raise_r+0x14>
 800cd62:	2316      	movs	r3, #22
 800cd64:	6003      	str	r3, [r0, #0]
 800cd66:	f04f 30ff 	mov.w	r0, #4294967295
 800cd6a:	bd38      	pop	{r3, r4, r5, pc}
 800cd6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cd6e:	b112      	cbz	r2, 800cd76 <_raise_r+0x1e>
 800cd70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd74:	b94b      	cbnz	r3, 800cd8a <_raise_r+0x32>
 800cd76:	4628      	mov	r0, r5
 800cd78:	f000 f830 	bl	800cddc <_getpid_r>
 800cd7c:	4622      	mov	r2, r4
 800cd7e:	4601      	mov	r1, r0
 800cd80:	4628      	mov	r0, r5
 800cd82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd86:	f000 b817 	b.w	800cdb8 <_kill_r>
 800cd8a:	2b01      	cmp	r3, #1
 800cd8c:	d00a      	beq.n	800cda4 <_raise_r+0x4c>
 800cd8e:	1c59      	adds	r1, r3, #1
 800cd90:	d103      	bne.n	800cd9a <_raise_r+0x42>
 800cd92:	2316      	movs	r3, #22
 800cd94:	6003      	str	r3, [r0, #0]
 800cd96:	2001      	movs	r0, #1
 800cd98:	e7e7      	b.n	800cd6a <_raise_r+0x12>
 800cd9a:	2100      	movs	r1, #0
 800cd9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cda0:	4620      	mov	r0, r4
 800cda2:	4798      	blx	r3
 800cda4:	2000      	movs	r0, #0
 800cda6:	e7e0      	b.n	800cd6a <_raise_r+0x12>

0800cda8 <raise>:
 800cda8:	4b02      	ldr	r3, [pc, #8]	@ (800cdb4 <raise+0xc>)
 800cdaa:	4601      	mov	r1, r0
 800cdac:	6818      	ldr	r0, [r3, #0]
 800cdae:	f7ff bfd3 	b.w	800cd58 <_raise_r>
 800cdb2:	bf00      	nop
 800cdb4:	20000068 	.word	0x20000068

0800cdb8 <_kill_r>:
 800cdb8:	b538      	push	{r3, r4, r5, lr}
 800cdba:	4d07      	ldr	r5, [pc, #28]	@ (800cdd8 <_kill_r+0x20>)
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	4604      	mov	r4, r0
 800cdc0:	4608      	mov	r0, r1
 800cdc2:	4611      	mov	r1, r2
 800cdc4:	602b      	str	r3, [r5, #0]
 800cdc6:	f7f6 ffb9 	bl	8003d3c <_kill>
 800cdca:	1c43      	adds	r3, r0, #1
 800cdcc:	d102      	bne.n	800cdd4 <_kill_r+0x1c>
 800cdce:	682b      	ldr	r3, [r5, #0]
 800cdd0:	b103      	cbz	r3, 800cdd4 <_kill_r+0x1c>
 800cdd2:	6023      	str	r3, [r4, #0]
 800cdd4:	bd38      	pop	{r3, r4, r5, pc}
 800cdd6:	bf00      	nop
 800cdd8:	20004c54 	.word	0x20004c54

0800cddc <_getpid_r>:
 800cddc:	f7f6 bfa6 	b.w	8003d2c <_getpid>

0800cde0 <_malloc_usable_size_r>:
 800cde0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cde4:	1f18      	subs	r0, r3, #4
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	bfbc      	itt	lt
 800cdea:	580b      	ldrlt	r3, [r1, r0]
 800cdec:	18c0      	addlt	r0, r0, r3
 800cdee:	4770      	bx	lr

0800cdf0 <__swhatbuf_r>:
 800cdf0:	b570      	push	{r4, r5, r6, lr}
 800cdf2:	460c      	mov	r4, r1
 800cdf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdf8:	2900      	cmp	r1, #0
 800cdfa:	b096      	sub	sp, #88	@ 0x58
 800cdfc:	4615      	mov	r5, r2
 800cdfe:	461e      	mov	r6, r3
 800ce00:	da0d      	bge.n	800ce1e <__swhatbuf_r+0x2e>
 800ce02:	89a3      	ldrh	r3, [r4, #12]
 800ce04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ce08:	f04f 0100 	mov.w	r1, #0
 800ce0c:	bf14      	ite	ne
 800ce0e:	2340      	movne	r3, #64	@ 0x40
 800ce10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ce14:	2000      	movs	r0, #0
 800ce16:	6031      	str	r1, [r6, #0]
 800ce18:	602b      	str	r3, [r5, #0]
 800ce1a:	b016      	add	sp, #88	@ 0x58
 800ce1c:	bd70      	pop	{r4, r5, r6, pc}
 800ce1e:	466a      	mov	r2, sp
 800ce20:	f000 f848 	bl	800ceb4 <_fstat_r>
 800ce24:	2800      	cmp	r0, #0
 800ce26:	dbec      	blt.n	800ce02 <__swhatbuf_r+0x12>
 800ce28:	9901      	ldr	r1, [sp, #4]
 800ce2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ce2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ce32:	4259      	negs	r1, r3
 800ce34:	4159      	adcs	r1, r3
 800ce36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ce3a:	e7eb      	b.n	800ce14 <__swhatbuf_r+0x24>

0800ce3c <__smakebuf_r>:
 800ce3c:	898b      	ldrh	r3, [r1, #12]
 800ce3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce40:	079d      	lsls	r5, r3, #30
 800ce42:	4606      	mov	r6, r0
 800ce44:	460c      	mov	r4, r1
 800ce46:	d507      	bpl.n	800ce58 <__smakebuf_r+0x1c>
 800ce48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ce4c:	6023      	str	r3, [r4, #0]
 800ce4e:	6123      	str	r3, [r4, #16]
 800ce50:	2301      	movs	r3, #1
 800ce52:	6163      	str	r3, [r4, #20]
 800ce54:	b003      	add	sp, #12
 800ce56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce58:	ab01      	add	r3, sp, #4
 800ce5a:	466a      	mov	r2, sp
 800ce5c:	f7ff ffc8 	bl	800cdf0 <__swhatbuf_r>
 800ce60:	9f00      	ldr	r7, [sp, #0]
 800ce62:	4605      	mov	r5, r0
 800ce64:	4639      	mov	r1, r7
 800ce66:	4630      	mov	r0, r6
 800ce68:	f7ff f912 	bl	800c090 <_malloc_r>
 800ce6c:	b948      	cbnz	r0, 800ce82 <__smakebuf_r+0x46>
 800ce6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce72:	059a      	lsls	r2, r3, #22
 800ce74:	d4ee      	bmi.n	800ce54 <__smakebuf_r+0x18>
 800ce76:	f023 0303 	bic.w	r3, r3, #3
 800ce7a:	f043 0302 	orr.w	r3, r3, #2
 800ce7e:	81a3      	strh	r3, [r4, #12]
 800ce80:	e7e2      	b.n	800ce48 <__smakebuf_r+0xc>
 800ce82:	89a3      	ldrh	r3, [r4, #12]
 800ce84:	6020      	str	r0, [r4, #0]
 800ce86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce8a:	81a3      	strh	r3, [r4, #12]
 800ce8c:	9b01      	ldr	r3, [sp, #4]
 800ce8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ce92:	b15b      	cbz	r3, 800ceac <__smakebuf_r+0x70>
 800ce94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce98:	4630      	mov	r0, r6
 800ce9a:	f000 f81d 	bl	800ced8 <_isatty_r>
 800ce9e:	b128      	cbz	r0, 800ceac <__smakebuf_r+0x70>
 800cea0:	89a3      	ldrh	r3, [r4, #12]
 800cea2:	f023 0303 	bic.w	r3, r3, #3
 800cea6:	f043 0301 	orr.w	r3, r3, #1
 800ceaa:	81a3      	strh	r3, [r4, #12]
 800ceac:	89a3      	ldrh	r3, [r4, #12]
 800ceae:	431d      	orrs	r5, r3
 800ceb0:	81a5      	strh	r5, [r4, #12]
 800ceb2:	e7cf      	b.n	800ce54 <__smakebuf_r+0x18>

0800ceb4 <_fstat_r>:
 800ceb4:	b538      	push	{r3, r4, r5, lr}
 800ceb6:	4d07      	ldr	r5, [pc, #28]	@ (800ced4 <_fstat_r+0x20>)
 800ceb8:	2300      	movs	r3, #0
 800ceba:	4604      	mov	r4, r0
 800cebc:	4608      	mov	r0, r1
 800cebe:	4611      	mov	r1, r2
 800cec0:	602b      	str	r3, [r5, #0]
 800cec2:	f7f6 ff9b 	bl	8003dfc <_fstat>
 800cec6:	1c43      	adds	r3, r0, #1
 800cec8:	d102      	bne.n	800ced0 <_fstat_r+0x1c>
 800ceca:	682b      	ldr	r3, [r5, #0]
 800cecc:	b103      	cbz	r3, 800ced0 <_fstat_r+0x1c>
 800cece:	6023      	str	r3, [r4, #0]
 800ced0:	bd38      	pop	{r3, r4, r5, pc}
 800ced2:	bf00      	nop
 800ced4:	20004c54 	.word	0x20004c54

0800ced8 <_isatty_r>:
 800ced8:	b538      	push	{r3, r4, r5, lr}
 800ceda:	4d06      	ldr	r5, [pc, #24]	@ (800cef4 <_isatty_r+0x1c>)
 800cedc:	2300      	movs	r3, #0
 800cede:	4604      	mov	r4, r0
 800cee0:	4608      	mov	r0, r1
 800cee2:	602b      	str	r3, [r5, #0]
 800cee4:	f7f6 ff9a 	bl	8003e1c <_isatty>
 800cee8:	1c43      	adds	r3, r0, #1
 800ceea:	d102      	bne.n	800cef2 <_isatty_r+0x1a>
 800ceec:	682b      	ldr	r3, [r5, #0]
 800ceee:	b103      	cbz	r3, 800cef2 <_isatty_r+0x1a>
 800cef0:	6023      	str	r3, [r4, #0]
 800cef2:	bd38      	pop	{r3, r4, r5, pc}
 800cef4:	20004c54 	.word	0x20004c54

0800cef8 <_init>:
 800cef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cefa:	bf00      	nop
 800cefc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cefe:	bc08      	pop	{r3}
 800cf00:	469e      	mov	lr, r3
 800cf02:	4770      	bx	lr

0800cf04 <_fini>:
 800cf04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf06:	bf00      	nop
 800cf08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf0a:	bc08      	pop	{r3}
 800cf0c:	469e      	mov	lr, r3
 800cf0e:	4770      	bx	lr
