vhdl work "sine_gen.vhd"
vhdl work "sine_top.vhd"
