Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Oct 24 03:06:58 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/37_13_timing_fx.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 594 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 166 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0               443249        0.015        0.000                      0               443249        2.225        0.000                       0                145057  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.014        0.000                      0               443249        0.015        0.000                      0               443249        2.225        0.000                       0                145057  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 denselayer2/output_data_reg[29][36]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/INPUT_SIZE_rows[29].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/tmp_product/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.211ns (4.877%)  route 4.115ns (95.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 8.267 - 5.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.196ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.267ns
    Common Clock Delay      (CCD):    1.962ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.863ns (routing 0.727ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.556ns (routing 0.660ns, distribution 1.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.593     0.593 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.593    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.593 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.928    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.956 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=189521, routed)      2.863     3.819    denselayer2/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X123Y666       FDCE                                         r  denselayer2/output_data_reg[29][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y666       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.889 f  denselayer2/output_data_reg[29][36]/Q
                         net (fo=44, routed)          0.691     4.580    relulayer2/a_reg0_reg[35]_rep__3_18[36]
    SLICE_X123Y690       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.141     4.721 r  relulayer2/tmp_product_i_6__28/O
                         net (fo=52, routed)          3.424     8.145    denselayer3/INPUT_SIZE_rows[29].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/tmp_product/B[11]
    SLR Crossing[2->3]   
    DSP48E2_X12Y346      DSP_A_B_DATA                                 r  denselayer3/INPUT_SIZE_rows[29].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/tmp_product/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BC10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.389     5.389 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.389    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.389 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.687    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.711 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=189521, routed)      2.556     8.267    denselayer3/INPUT_SIZE_rows[29].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/tmp_product/CLK
    SLR Crossing[1->3]   
    DSP48E2_X12Y346      DSP_A_B_DATA                                 r  denselayer3/INPUT_SIZE_rows[29].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.370     8.637    
                         inter-SLR compensation      -0.196     8.441    
                         clock uncertainty           -0.035     8.406    
    DSP48E2_X12Y346      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.247     8.159    denselayer3/INPUT_SIZE_rows[29].OUTPUT_SIZE_cols[11].sa/mow/internal_operation/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 denselayer2/sum_all/col_trees[12].column_tree/genblk2[2].genblk1[25].tree_reg[25][29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/sum_all/col_trees[12].column_tree/genblk2[1].genblk1[6].tree_reg[6][30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.077ns (42.077%)  route 0.106ns (57.924%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.623ns (routing 0.433ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.480ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.293     0.293 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.293    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.293 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.449    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.466 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=189521, routed)      1.623     2.089    denselayer2/sum_all/col_trees[12].column_tree/clk_IBUF_BUFG
    SLICE_X109Y304       FDRE                                         r  denselayer2/sum_all/col_trees[12].column_tree/genblk2[2].genblk1[25].tree_reg[25][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y304       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.126 r  denselayer2/sum_all/col_trees[12].column_tree/genblk2[2].genblk1[25].tree_reg[25][29]/Q
                         net (fo=3, routed)           0.087     2.213    denselayer2/sum_all/col_trees[12].column_tree/genblk2[2].genblk1[25].tree_reg[25]_301[29]
    SLICE_X109Y299       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     2.235 r  denselayer2/sum_all/col_trees[12].column_tree/genblk2[1].genblk1[6].tree[6][31]_i_11__11/O
                         net (fo=1, routed)           0.012     2.247    denselayer2/sum_all/col_trees[12].column_tree/genblk2[1].genblk1[6].tree[6][31]_i_11__11_n_0
    SLICE_X109Y299       CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     2.265 r  denselayer2/sum_all/col_trees[12].column_tree/genblk2[1].genblk1[6].tree_reg[6][31]_i_1__11/O[6]
                         net (fo=1, routed)           0.007     2.272    denselayer2/sum_all/col_trees[12].column_tree/p_17_out[30]
    SLICE_X109Y299       FDRE                                         r  denselayer2/sum_all/col_trees[12].column_tree/genblk2[1].genblk1[6].tree_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.670    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.689 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=189521, routed)      1.820     2.509    denselayer2/sum_all/col_trees[12].column_tree/clk_IBUF_BUFG
    SLICE_X109Y299       FDRE                                         r  denselayer2/sum_all/col_trees[12].column_tree/genblk2[1].genblk1[6].tree_reg[6][30]/C
                         clock pessimism             -0.298     2.211    
    SLICE_X109Y299       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     2.257    denselayer2/sum_all/col_trees[12].column_tree/genblk2[1].genblk1[6].tree_reg[6][30]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y146  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X59Y432  denselayer2/INPUT_SIZE_rows[6].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/buff0_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X51Y746  denselayer3/INPUT_SIZE_rows[20].OUTPUT_SIZE_cols[29].sa/mow/internal_operation/buff0_reg[10]/C



