Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_sim_behav --prj D:/Vivado_Data/CPU_single/CPU_single.sim/sim_1/behav/CPU_single_sim.prj xil_defaultlib.CPU_single_sim xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrucionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/Multiplexer32ForB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32ForB
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/Multiplexer32For4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32For4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/Multiplexer32For2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32ForA
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sources_1/new/CPU_single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_single/CPU_single.srcs/sim_1/new/CPU_single_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_sim
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstrucionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.Multiplexer32ForA
Compiling module xil_defaultlib.Multiplexer32ForB
Compiling module xil_defaultlib.Multiplexer32For4
Compiling module xil_defaultlib.CPU_single
Compiling module xil_defaultlib.CPU_single_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_single_sim_behav
