{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733151073497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733151073497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 15:51:13 2024 " "Processing started: Mon Dec 02 15:51:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733151073497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151073497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151073497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733151073838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733151073838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-STRUCT " "Found design unit 1: FullAdder-STRUCT" {  } { { "FullAdder.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151081531 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151081531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151081531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_test-behavior " "Found design unit 1: xor_test-behavior" {  } { { "xor_2.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/xor_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151081532 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_test " "Found entity 1: xor_test" {  } { { "xor_2.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/xor_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151081532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151081532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_edge_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_edge_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Edge_Detection-STRUCT " "Found design unit 1: FPGA_Edge_Detection-STRUCT" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151081533 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Edge_Detection " "Found entity 1: FPGA_Edge_Detection" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151081533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151081533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file matrixpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixPkg " "Found design unit 1: MatrixPkg" {  } { { "MatrixPkg.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/MatrixPkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151081535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151081535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_function-Behavioral " "Found design unit 1: sqrt_function-Behavioral" {  } { { "sqrt_function.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/sqrt_function.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151081537 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_function " "Found entity 1: sqrt_function" {  } { { "sqrt_function.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/sqrt_function.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151081537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151081537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Edge_Detection " "Elaborating entity \"FPGA_Edge_Detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733151081570 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_signal FPGA_Edge_Detection.vhd(14) " "VHDL Signal Declaration warning at FPGA_Edge_Detection.vhd(14): used implicit default value for signal \"output_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151081572 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "edge_matrix FPGA_Edge_Detection.vhd(22) " "Verilog HDL or VHDL warning at FPGA_Edge_Detection.vhd(22): object \"edge_matrix\" assigned a value but never read" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733151081572 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733151081576 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "edge_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"edge_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733151081760 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_signal\[0\] GND " "Pin \"output_signal\[0\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733151082192 "|FPGA_Edge_Detection|output_signal[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signal\[1\] GND " "Pin \"output_signal\[1\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733151082192 "|FPGA_Edge_Detection|output_signal[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signal\[2\] GND " "Pin \"output_signal\[2\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733151082192 "|FPGA_Edge_Detection|output_signal[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signal\[3\] GND " "Pin \"output_signal\[3\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733151082192 "|FPGA_Edge_Detection|output_signal[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signal\[4\] GND " "Pin \"output_signal\[4\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733151082192 "|FPGA_Edge_Detection|output_signal[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signal\[5\] GND " "Pin \"output_signal\[5\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733151082192 "|FPGA_Edge_Detection|output_signal[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signal\[6\] GND " "Pin \"output_signal\[6\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733151082192 "|FPGA_Edge_Detection|output_signal[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signal\[7\] GND " "Pin \"output_signal\[7\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733151082192 "|FPGA_Edge_Detection|output_signal[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733151082192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733151082295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151082295 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_signal\[0\] " "No output dependent on input pin \"input_signal\[0\]\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|input_signal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_signal\[1\] " "No output dependent on input pin \"input_signal\[1\]\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|input_signal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_signal\[2\] " "No output dependent on input pin \"input_signal\[2\]\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|input_signal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_signal\[3\] " "No output dependent on input pin \"input_signal\[3\]\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|input_signal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_signal\[4\] " "No output dependent on input pin \"input_signal\[4\]\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|input_signal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_signal\[5\] " "No output dependent on input pin \"input_signal\[5\]\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|input_signal[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_signal\[6\] " "No output dependent on input pin \"input_signal\[6\]\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|input_signal[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_signal\[7\] " "No output dependent on input pin \"input_signal\[7\]\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151082323 "|FPGA_Edge_Detection|input_signal[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733151082323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733151082323 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733151082323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733151082323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733151082337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 15:51:22 2024 " "Processing ended: Mon Dec 02 15:51:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733151082337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733151082337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733151082337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151082337 ""}
