

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Parameterization of Errors In verilog output</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Parameterization of Errors In verilog output">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Parameterization of Errors In verilog output" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="ParameterizationofErrorsInverilo"
		  data-hnd-context="489"
		  data-hnd-title="Parameterization of Errors In verilog output"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedRTL.html">Advanced RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="module_name.html" title="module_name" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="ParameterizationofReaddataconstr.html" title="Parameterization of  Read data construct" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Parameterization of Errors In verilog output</h2>

            <div class="main-content">
                
<h1 class="rvps562"><span class="rvts0"><span class="rvts16"><br/></span></span></h1>
<p class="rvps2"><span class="rvts37">The issue persists when a user applies “repeat” property over a register and generates verilog output from it and override/change the value of repeat in the verilog parameters using some different value i.e. greater than the default value, then there is&nbsp; a warning of:</span></p>
<p class="rvps2"><span class="rvts37">Warning-[SIOB] Select index out of bounds</span></p>
<p class="rvps2"><span class="rvts323"><br/></span></p>
<p class="rvps2"><span class="rvts34">assign error </span><span class="rvts37">&nbsp;= Reg1_write_error[0] | Reg1_write_error[1] | Reg1_write_error[2] | Reg1_write_error[3]...................;</span></p>
<p class="rvps2"><span class="rvts323"><br/></span></p>
<p class="rvps2"><span class="rvts16">Errors in Different Cases</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps563"><span class="rvts35">Case 1: &nbsp; Errors due to register access</span></p>
<p class="rvps563"><span class="rvts35">IDSWord Example:</span></p>
<p class="rvps162"><img alt="" style="width : 619px; height : 195px; padding : 1px;" src="lib/NewItem3486.png"></p>
<p class="rvps162"><span class="rvts1058">Fig1: Word Example</span></p>
<p class="rvps563"><span class="rvts35">IDSExcel Example:</span></p>
<p class="rvps162"><img alt="" style="padding : 1px;" src="lib/NewItem3485.png"></p>
<p class="rvps162"><span class="rvts1058">Fig2: Excel Example</span></p>
<p class="rvps8"><span class="rvts15">SystemRDL Example:</span></p>
<p class="rvps8"><span class="rvts356">addrmap Block1 {</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; name = "Block1 Address Map"; &nbsp;&nbsp;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; reg Reg1 {&nbsp;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; </span><span class="rvts385">sw = r;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
<p class="rvps8"><span class="rvts356"><br/></span></p>
<p class="rvps8"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; </span><span class="rvts385">Reg1 Reg1[4] @0x00;</span></p>
<p class="rvps8"><span class="rvts356">};</span></p>
<p class="rvps8"><span class="rvts34">Here, write error will be generated for the register for which the error logic is shown below:</span></p>
<p class="rvps8"><span class="rvts373">wire [Reg1_count-1 : 0]Reg1_write_error;&nbsp; &nbsp; &nbsp; &nbsp; // ERROR SIGNAL</span><span class="rvts1335">&nbsp;</span></p>
<p class="rvps8"><span class="rvts370">generate</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;genvar Reg1_i;</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for( Reg1_i = 0; Reg1_i &lt; Reg1_count; Reg1_i = Reg1_i + 1)</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin : Reg1_gen</span></p>
<p class="rvps564"><span class="rvts373">assign Reg1_write_error[Reg1_i] = Reg1_decode[Reg1_i] &amp;&amp; wr_stb;</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //Reg1</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;endgenerate</span></p>
<p class="rvps2"><span class="rvts436"><br/></span></p>
<p class="rvps8"><span class="rvts373">assign error = (|Reg1_write_error);</span><span class="rvts1336"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps563"><span class="rvts35">Case 2: &nbsp; Errors due presence of protection</span></p>
<p class="rvps563"><span class="rvts35">IDSWord Example:</span></p>
<p class="rvps566"><img alt="" style="width : 621px; height : 197px; padding : 1px;" src="lib/NewItem3484.png"></p>
<p class="rvps162"><span class="rvts1058">Fig3: Word Example</span></p>
<p class="rvps563"><span class="rvts35">IDSExcel Example:</span></p>
<p class="rvps566"><img alt="" style="padding : 1px;" src="lib/NewItem3483.png"></p>
<p class="rvps162"><span class="rvts1058">Fig4: Excel Example</span></p>
<p class="rvps8"><span class="rvts15">SystemRDL Example:</span></p>
<p class="rvps8"><span class="rvts385">property reg_prot {type =string; component = reg; };</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps8"><span class="rvts356">addrmap Block1 {</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; name &nbsp;= "Block1 Address Map";</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; reg Reg1 {&nbsp;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp;reg_prot = "priv" ;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps8"><span class="rvts356">&nbsp; </span><span class="rvts385">Reg1 Reg1[4] @0x00;</span></p>
<p class="rvps8"><span class="rvts356">};</span></p>
<p class="rvps565"><span class="rvts34">Here, error will be generated due to the presence of protection from SW side. These protection errors will be generated only in the case of APB, AHB and AXI Bus.&nbsp;</span></p>
<p class="rvps565"><span class="rvts373">wire [Reg1_count-1 : 0]Reg1_read_error;&nbsp; &nbsp; // ERROR SIGNAL; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps8"><span class="rvts373">wire [Reg1_count-1 : 0]Reg1_write_error; &nbsp; // ERROR SIGNAL; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts436"><br/></span></p>
<p class="rvps8"><span class="rvts370">generate</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;genvar Reg1_i;</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for( Reg1_i = 0; Reg1_i &lt; Reg1_count; Reg1_i = Reg1_i + 1)</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin : Reg1_gen</span></p>
<p class="rvps564"><span class="rvts373">assign Reg1_write_error[Reg1_i] = Reg1_decode[Reg1_i] &amp;&amp; wr_stb &amp;&amp; ~Reg1_wprot;</span></p>
<p class="rvps564"><span class="rvts373">assign Reg1_read_error[Reg1_i] = Reg1_decode[Reg1_i] &amp;&amp; rd_stb &amp;&amp; ~Reg1_rprot;</span></p>
<p class="rvps2"><span class="rvts436"><br/></span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //Reg1</span></p>
<p class="rvps8"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;endgenerate</span></p>
<p class="rvps8"><span class="rvts373">assign error = (| Reg1_read_error) | (|Reg1_write_error);</span></p>
<p class="rvps563"><span class="rvts35"><br/></span></p>
<p class="rvps563"><span class="rvts35">Case 3: &nbsp; Errors due presence of empty address</span></p>
<p class="rvps563"><span class="rvts35">IDSWord Example:</span></p>
<p class="rvps563"><span class="rvts35"><br/></span></p>
<p class="rvps567"><img alt="" style="width : 624px; height : 347px; padding : 1px;" src="lib/NewItem3482.png"></p>
<p class="rvps162"><span class="rvts1058">Fig5: Word Example</span></p>
<p class="rvps563"><span class="rvts99"><br/></span></p>
<p class="rvps563"><span class="rvts35">IDSExcel Example:</span></p>
<p class="rvps566"><img alt="" style="width : 618px; height : 134px; padding : 1px;" src="lib/NewItem3481.png"></p>
<p class="rvps162"><span class="rvts1058">Fig6: Excel Example</span></p>
<p class="rvps8"><span class="rvts15">SystemRDL Example:</span></p>
<p class="rvps8"><span class="rvts373">property size{type=longint;component=addrmap;};</span></p>
<p class="rvps565"><span class="rvts370">addrmap Block1 {</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; name &nbsp;= "Block1 Address Map";</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; addrmap section {</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp; name &nbsp;= "section Address Map";</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp;</span><span class="rvts373">size = 100;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp; reg Reg1 {&nbsp;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp; };</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; &nbsp; Reg1 Reg1[4] @0x000;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; };</span></p>
<p class="rvps565"><span class="rvts370">&nbsp; section section[2] @0x000;</span></p>
<p class="rvps565"><span class="rvts370">};</span></p>
<p class="rvps565"><span class="rvts34">Here, error will be generated due to the empty space inside the section.</span></p>
<p class="rvps565"><span class="rvts370">wire [63:0] emptyaddress0_error_l[section_count-1 : 0];</span></p>
<p class="rvps565"><span class="rvts370">wire [63:0] emptyaddress0_error_h[section_count-1 : 0];</span></p>
<p class="rvps565"><span class="rvts373">wire [section_count-1 : 0]emptyaddress0_error; &nbsp;&nbsp;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp;wire invalid_address_error;</span></p>
<p class="rvps565"><span class="rvts370">generate</span></p>
<p class="rvps565"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;genvar section_i;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for( section_i = 0; section_i &lt; section_count; section_i = section_i + 1)</span></p>
<p class="rvps565"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin : section_gen</span></p>
<p class="rvps565"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;genvar section_Reg1_i;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for( section_Reg1_i = 0; section_Reg1_i &lt; section_Reg1_count; section_Reg1_i = section_Reg1_i + 1)</span></p>
<p class="rvps565"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*</span></p>
<p class="rvps565"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">*</span></p>
<p class="rvps565"><span class="rvts370">end //section_Reg1</span></p>
<p class="rvps565"><span class="rvts370">assign emptyaddress0_error_l[section_i] = block_offset + 'h10 + section_i * 'h100;</span></p>
<p class="rvps565"><span class="rvts370">assign emptyaddress0_error_h[section_i] = block_offset + 'hFF + section_i * 'h100;</span></p>
<p class="rvps565"><span class="rvts373">assign emptyaddress0_error[section_i] = ((address[addr_width - 1 : 0]&nbsp; &gt;= emptyaddress0_error_l[section_i][addr_width - 1 : 0]) &amp;&amp; (address[addr_width - 1 : 0]&nbsp; &lt;= emptyaddress0_error_h[section_i][addr_width - 1 : 0])) ? 1'b1 : 1'b0 ;</span></p>
<p class="rvps565"><span class="rvts370">&nbsp;end //Block1_section</span></p>
<p class="rvps565"><span class="rvts370">endgenerate&nbsp;</span></p>
<p class="rvps565"><span class="rvts373">assign invalid_address_error = (|emptyaddress0_error) ;&nbsp;&nbsp;</span></p>
<p class="rvps565"><span class="rvts373">assign error = invalid_address_error;</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/produce-html-websites/">Make your documentation accessible on any device with HelpNDoc</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

