

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Sat Dec 23 21:52:01 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  29064983|  29064983|  0.350 sec|  0.350 sec|  29064983|  29064983|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |                                                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip  |          |
        |                             Loop Name                             |    min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_76_1_VITIS_LOOP_82_3_VITIS_LOOP_85_4_VITIS_LOOP_88_5  |  28096128|  28096128|        29|          -|          -|  968832|        no|
        | + VITIS_LOOP_91_6                                                 |         4|         4|         5|          4|          1|       1|       yes|
        |- VITIS_LOOP_113_7_VITIS_LOOP_116_8_VITIS_LOOP_119_9               |    968852|    968852|        30|          9|          1|  107648|       yes|
        +-------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5
  * Pipeline-1: initiation interval (II) = 9, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 2
  Pipeline-0 : II = 4, D = 5, States = { 24 25 26 27 28 }
  Pipeline-1 : II = 9, D = 30, States = { 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 31 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 29 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 24 
29 --> 30 
30 --> 2 
31 --> 32 
32 --> 61 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 31 
61 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 62 [1/1] (0.48ns)   --->   "%br_ln76 = br void" [../src/hls/cnn.cpp:76]   --->   Operation 62 'br' 'br_ln76' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.63>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten164 = phi i20 0, void %.lr.ph33, i20 %add_ln76_1, void %._crit_edge17" [../src/hls/cnn.cpp:76]   --->   Operation 63 'phi' 'indvar_flatten164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i6 1, void %.lr.ph33, i6 %select_ln76_3, void %._crit_edge17" [../src/hls/cnn.cpp:76]   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten87 = phi i15 0, void %.lr.ph33, i15 %select_ln79, void %._crit_edge17" [../src/hls/cnn.cpp:79]   --->   Operation 65 'phi' 'indvar_flatten87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ii = phi i6 1, void %.lr.ph33, i6 %ii_cast9_mid2, void %._crit_edge17" [../src/hls/cnn.cpp:76]   --->   Operation 66 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i9 0, void %.lr.ph33, i9 %select_ln82_6, void %._crit_edge17" [../src/hls/cnn.cpp:82]   --->   Operation 67 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %.lr.ph33, i3 %select_ln82_5, void %._crit_edge17" [../src/hls/cnn.cpp:82]   --->   Operation 68 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.lr.ph33, i8 %select_ln85_4, void %._crit_edge17" [../src/hls/cnn.cpp:85]   --->   Operation 69 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %.lr.ph33, i3 %select_ln85_3, void %._crit_edge17" [../src/hls/cnn.cpp:85]   --->   Operation 70 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%iii_1 = phi i6 0, void %.lr.ph33, i6 %add_ln88, void %._crit_edge17" [../src/hls/cnn.cpp:88]   --->   Operation 71 'phi' 'iii_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.06ns)   --->   "%add_ln76_1 = add i20 %indvar_flatten164, i20 1" [../src/hls/cnn.cpp:76]   --->   Operation 72 'add' 'add_ln76_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [../src/hls/cnn.cpp:76]   --->   Operation 73 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.82ns)   --->   "%empty = mul i12 %i_cast, i12 58" [../src/hls/cnn.cpp:76]   --->   Operation 74 'mul' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ii_cast9 = zext i6 %ii" [../src/hls/cnn.cpp:76]   --->   Operation 75 'zext' 'ii_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%ii_cast = zext i6 %ii" [../src/hls/cnn.cpp:76]   --->   Operation 76 'zext' 'ii_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.89ns)   --->   "%tmp = add i7 %ii_cast, i7 69" [../src/hls/cnn.cpp:76]   --->   Operation 77 'add' 'tmp' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_cast = sext i7 %tmp" [../src/hls/cnn.cpp:76]   --->   Operation 78 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.96ns)   --->   "%empty_77 = add i12 %tmp_cast, i12 %empty" [../src/hls/cnn.cpp:76]   --->   Operation 79 'add' 'empty_77' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i3 %v" [../src/hls/cnn.cpp:82]   --->   Operation 80 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.88ns)   --->   "%empty_78 = add i6 %sext_ln82, i6 %i" [../src/hls/cnn.cpp:82]   --->   Operation 81 'add' 'empty_78' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_78, i6 0" [../src/hls/cnn.cpp:82]   --->   Operation 82 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_78, i2 0" [../src/hls/cnn.cpp:82]   --->   Operation 83 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %p_shl2" [../src/hls/cnn.cpp:82]   --->   Operation 84 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_79 = sub i12 %p_shl1, i12 %p_shl2_cast" [../src/hls/cnn.cpp:82]   --->   Operation 85 'sub' 'empty_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 86 [1/1] (0.74ns)   --->   "%indvars_iv_next74 = add i3 %v, i3 1" [../src/hls/cnn.cpp:82]   --->   Operation 86 'add' 'indvars_iv_next74' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%indvars_iv_next74_cast = zext i3 %indvars_iv_next74" [../src/hls/cnn.cpp:82]   --->   Operation 87 'zext' 'indvars_iv_next74_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%empty_80 = trunc i3 %indvars_iv_next74" [../src/hls/cnn.cpp:82]   --->   Operation 88 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_80, i2 0" [../src/hls/cnn.cpp:82]   --->   Operation 89 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.86ns)   --->   "%empty_81 = sub i4 %p_shl, i4 %indvars_iv_next74_cast" [../src/hls/cnn.cpp:82]   --->   Operation 90 'sub' 'empty_81' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln97_1 = add i12 %empty_79, i12 %ii_cast9" [../src/hls/cnn.cpp:97]   --->   Operation 91 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i3 %vi" [../src/hls/cnn.cpp:85]   --->   Operation 92 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%vi_cast_cast = sext i2 %trunc_ln85" [../src/hls/cnn.cpp:85]   --->   Operation 93 'sext' 'vi_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.86ns)   --->   "%add_ln102 = add i4 %vi_cast_cast, i4 %empty_81" [../src/hls/cnn.cpp:102]   --->   Operation 94 'add' 'add_ln102' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.88ns)   --->   "%add_ln76 = add i6 %i, i6 1" [../src/hls/cnn.cpp:76]   --->   Operation 95 'add' 'add_ln76' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.92ns)   --->   "%icmp_ln76 = icmp_eq  i20 %indvar_flatten164, i20 968832" [../src/hls/cnn.cpp:76]   --->   Operation 96 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %._crit_edge29.loopexit, void %.lr.ph11.preheader.preheader" [../src/hls/cnn.cpp:76]   --->   Operation 97 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.86ns)   --->   "%icmp_ln79 = icmp_eq  i15 %indvar_flatten87, i15 16704" [../src/hls/cnn.cpp:79]   --->   Operation 98 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.44ns)   --->   "%select_ln76 = select i1 %icmp_ln79, i6 1, i6 %ii" [../src/hls/cnn.cpp:76]   --->   Operation 99 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i6 %add_ln76" [../src/hls/cnn.cpp:76]   --->   Operation 100 'zext' 'i_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.82ns)   --->   "%p_mid1102 = mul i12 %i_cast_mid1, i12 58" [../src/hls/cnn.cpp:76]   --->   Operation 101 'mul' 'p_mid1102' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_mid141)   --->   "%select_ln76_1 = select i1 %icmp_ln79, i12 %p_mid1102, i12 %empty" [../src/hls/cnn.cpp:76]   --->   Operation 102 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.96ns)   --->   "%p_mid1112 = add i12 %p_mid1102, i12 4038" [../src/hls/cnn.cpp:76]   --->   Operation 103 'add' 'p_mid1112' <Predicate = (!icmp_ln76)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl1_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i, i6 0" [../src/hls/cnn.cpp:76]   --->   Operation 104 'bitconcatenate' 'p_shl1_mid' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl2_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0" [../src/hls/cnn.cpp:76]   --->   Operation 105 'bitconcatenate' 'p_shl2_mid' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1132 = zext i8 %p_shl2_mid" [../src/hls/cnn.cpp:76]   --->   Operation 106 'zext' 'p_shl2_cast_mid1132' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.96ns)   --->   "%p_mid1134 = sub i12 %p_shl1_mid, i12 %p_shl2_cast_mid1132" [../src/hls/cnn.cpp:76]   --->   Operation 107 'sub' 'p_mid1134' <Predicate = (!icmp_ln76)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1_mid270)   --->   "%or_ln97 = or i12 %p_mid1134, i12 1" [../src/hls/cnn.cpp:97]   --->   Operation 108 'or' 'or_ln97' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln97_1_mid270)   --->   "%select_ln76_2 = select i1 %icmp_ln79, i12 %or_ln97, i12 %add_ln97_1" [../src/hls/cnn.cpp:76]   --->   Operation 109 'select' 'select_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.33ns)   --->   "%xor_ln76 = xor i1 %icmp_ln79, i1 1" [../src/hls/cnn.cpp:76]   --->   Operation 110 'xor' 'xor_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.87ns)   --->   "%icmp_ln88 = icmp_eq  i6 %iii_1, i6 32" [../src/hls/cnn.cpp:88]   --->   Operation 111 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln76)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln82)   --->   "%and_ln76 = and i1 %icmp_ln88, i1 %xor_ln76" [../src/hls/cnn.cpp:76]   --->   Operation 112 'and' 'and_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.85ns)   --->   "%icmp_ln85 = icmp_eq  i8 %indvar_flatten, i8 96" [../src/hls/cnn.cpp:85]   --->   Operation 113 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln76)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid286)   --->   "%and_ln76_1 = and i1 %icmp_ln85, i1 %xor_ln76" [../src/hls/cnn.cpp:76]   --->   Operation 114 'and' 'and_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.85ns)   --->   "%icmp_ln82 = icmp_eq  i9 %indvar_flatten27, i9 288" [../src/hls/cnn.cpp:82]   --->   Operation 115 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.33ns)   --->   "%and_ln76_2 = and i1 %icmp_ln82, i1 %xor_ln76" [../src/hls/cnn.cpp:76]   --->   Operation 116 'and' 'and_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.44ns)   --->   "%select_ln76_3 = select i1 %icmp_ln79, i6 %add_ln76, i6 %i" [../src/hls/cnn.cpp:76]   --->   Operation 117 'select' 'select_ln76_3' <Predicate = (!icmp_ln76)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.88ns)   --->   "%add_ln79 = add i6 %select_ln76, i6 1" [../src/hls/cnn.cpp:79]   --->   Operation 118 'add' 'add_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.33ns)   --->   "%empty_84 = or i1 %and_ln76_2, i1 %icmp_ln79" [../src/hls/cnn.cpp:76]   --->   Operation 119 'or' 'empty_84' <Predicate = (!icmp_ln76)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.27ns)   --->   "%v_mid237 = select i1 %empty_84, i3 7, i3 %v" [../src/hls/cnn.cpp:76]   --->   Operation 120 'select' 'v_mid237' <Predicate = (!icmp_ln76)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ii_cast9_mid1 = zext i6 %add_ln79" [../src/hls/cnn.cpp:79]   --->   Operation 121 'zext' 'ii_cast9_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.44ns)   --->   "%ii_cast9_mid2 = select i1 %and_ln76_2, i6 %add_ln79, i6 %select_ln76" [../src/hls/cnn.cpp:76]   --->   Operation 122 'select' 'ii_cast9_mid2' <Predicate = (!icmp_ln76)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%ii_cast9_mid2_cast = zext i6 %ii_cast9_mid2" [../src/hls/cnn.cpp:76]   --->   Operation 123 'zext' 'ii_cast9_mid2_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%ii_cast_mid1 = zext i6 %add_ln79" [../src/hls/cnn.cpp:79]   --->   Operation 124 'zext' 'ii_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.89ns)   --->   "%tmp_mid1 = add i7 %ii_cast_mid1, i7 69" [../src/hls/cnn.cpp:79]   --->   Operation 125 'add' 'tmp_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_mid141)   --->   "%tmp_cast_mid1 = sext i7 %tmp_mid1" [../src/hls/cnn.cpp:79]   --->   Operation 126 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.96ns) (out node of the LUT)   --->   "%p_mid141 = add i12 %tmp_cast_mid1, i12 %select_ln76_1" [../src/hls/cnn.cpp:79]   --->   Operation 127 'add' 'p_mid141' <Predicate = (!icmp_ln76)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln76_4 = select i1 %icmp_ln79, i12 %p_mid1112, i12 %empty_77" [../src/hls/cnn.cpp:76]   --->   Operation 128 'select' 'select_ln76_4' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%empty_85 = select i1 %and_ln76_2, i12 %p_mid141, i12 %select_ln76_4" [../src/hls/cnn.cpp:76]   --->   Operation 129 'select' 'empty_85' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %empty_85, i5 0" [../src/hls/cnn.cpp:76]   --->   Operation 130 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.88ns)   --->   "%p_mid147 = add i6 %select_ln76_3, i6 63" [../src/hls/cnn.cpp:76]   --->   Operation 131 'add' 'p_mid147' <Predicate = (!icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl1_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid147, i6 0" [../src/hls/cnn.cpp:76]   --->   Operation 132 'bitconcatenate' 'p_shl1_mid2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl2_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid147, i2 0" [../src/hls/cnn.cpp:76]   --->   Operation 133 'bitconcatenate' 'p_shl2_mid2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid157 = zext i8 %p_shl2_mid2" [../src/hls/cnn.cpp:76]   --->   Operation 134 'zext' 'p_shl2_cast_mid157' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_mid159 = sub i12 %p_shl1_mid2, i12 %p_shl2_cast_mid157" [../src/hls/cnn.cpp:76]   --->   Operation 135 'sub' 'p_mid159' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln102_3)   --->   "%p_mid268 = select i1 %empty_84, i4 0, i4 %empty_81" [../src/hls/cnn.cpp:76]   --->   Operation 136 'select' 'p_mid268' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln97_2 = add i12 %p_mid159, i12 %ii_cast9_mid1" [../src/hls/cnn.cpp:97]   --->   Operation 137 'add' 'add_ln97_2' <Predicate = (!icmp_ln76)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 138 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln97_1_mid270 = select i1 %and_ln76_2, i12 %add_ln97_2, i12 %select_ln76_2" [../src/hls/cnn.cpp:76]   --->   Operation 138 'select' 'add_ln97_1_mid270' <Predicate = (!icmp_ln76)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln102_1)   --->   "%add_ln102_mid282 = select i1 %empty_84, i4 15, i4 %add_ln102" [../src/hls/cnn.cpp:76]   --->   Operation 139 'select' 'add_ln102_mid282' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten29_mid2163)   --->   "%exitcond_flatten29_not = xor i1 %icmp_ln82, i1 1" [../src/hls/cnn.cpp:82]   --->   Operation 140 'xor' 'exitcond_flatten29_not' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.33ns) (out node of the LUT)   --->   "%not_exitcond_flatten29_mid2163 = or i1 %icmp_ln79, i1 %exitcond_flatten29_not" [../src/hls/cnn.cpp:79]   --->   Operation 141 'or' 'not_exitcond_flatten29_mid2163' <Predicate = (!icmp_ln76)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln82)   --->   "%icmp_ln88_mid284 = and i1 %and_ln76, i1 %not_exitcond_flatten29_mid2163" [../src/hls/cnn.cpp:76]   --->   Operation 142 'and' 'icmp_ln88_mid284' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.33ns) (out node of the LUT)   --->   "%exitcond_flatten_mid286 = and i1 %and_ln76_1, i1 %not_exitcond_flatten29_mid2163" [../src/hls/cnn.cpp:76]   --->   Operation 143 'and' 'exitcond_flatten_mid286' <Predicate = (!icmp_ln76)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.74ns)   --->   "%indvars_iv_next74_dup = add i3 %v_mid237, i3 1" [../src/hls/cnn.cpp:76]   --->   Operation 144 'add' 'indvars_iv_next74_dup' <Predicate = (!icmp_ln76)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1)   --->   "%or_ln82 = or i1 %exitcond_flatten_mid286, i1 %and_ln76_2" [../src/hls/cnn.cpp:82]   --->   Operation 145 'or' 'or_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln82_1 = or i1 %or_ln82, i1 %icmp_ln79" [../src/hls/cnn.cpp:82]   --->   Operation 146 'or' 'or_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.27ns)   --->   "%select_ln82 = select i1 %or_ln82_1, i3 7, i3 %vi" [../src/hls/cnn.cpp:82]   --->   Operation 147 'select' 'select_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i3 %indvars_iv_next74_dup" [../src/hls/cnn.cpp:82]   --->   Operation 148 'sext' 'sext_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.88ns)   --->   "%p_mid1 = add i6 %sext_ln82_1, i6 %select_ln76_3" [../src/hls/cnn.cpp:82]   --->   Operation 149 'add' 'p_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid1, i6 0" [../src/hls/cnn.cpp:82]   --->   Operation 150 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid1, i2 0" [../src/hls/cnn.cpp:82]   --->   Operation 151 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i8 %p_shl2_mid1" [../src/hls/cnn.cpp:82]   --->   Operation 152 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_mid111 = sub i12 %p_shl1_mid1, i12 %p_shl2_cast_mid1" [../src/hls/cnn.cpp:82]   --->   Operation 153 'sub' 'p_mid111' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 154 [1/1] (0.74ns)   --->   "%indvars_iv_next74_mid1 = add i3 %v_mid237, i3 2" [../src/hls/cnn.cpp:76]   --->   Operation 154 'add' 'indvars_iv_next74_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%indvars_iv_next74_cast_mid1 = zext i3 %indvars_iv_next74_mid1" [../src/hls/cnn.cpp:76]   --->   Operation 155 'zext' 'indvars_iv_next74_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%empty_86 = trunc i3 %indvars_iv_next74_mid1" [../src/hls/cnn.cpp:76]   --->   Operation 156 'trunc' 'empty_86' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_86, i2 0" [../src/hls/cnn.cpp:76]   --->   Operation 157 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.86ns)   --->   "%p_mid113 = sub i4 %p_shl_mid1, i4 %indvars_iv_next74_cast_mid1" [../src/hls/cnn.cpp:76]   --->   Operation 158 'sub' 'p_mid113' <Predicate = (!icmp_ln76)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln102_3)   --->   "%select_ln82_1 = select i1 %exitcond_flatten_mid286, i4 %p_mid113, i4 %p_mid268" [../src/hls/cnn.cpp:82]   --->   Operation 159 'select' 'select_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln97_3 = add i12 %p_mid111, i12 %ii_cast9_mid2_cast" [../src/hls/cnn.cpp:97]   --->   Operation 160 'add' 'add_ln97_3' <Predicate = (!icmp_ln76)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 161 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln82_2 = select i1 %exitcond_flatten_mid286, i12 %add_ln97_3, i12 %add_ln97_1_mid270" [../src/hls/cnn.cpp:82]   --->   Operation 161 'select' 'select_ln82_2' <Predicate = (!icmp_ln76)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%select_ln82_3 = select i1 %or_ln82_1, i2 3, i2 %trunc_ln85" [../src/hls/cnn.cpp:82]   --->   Operation 162 'select' 'select_ln82_3' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.86ns)   --->   "%add_ln102_2 = add i4 %p_mid113, i4 15" [../src/hls/cnn.cpp:102]   --->   Operation 163 'add' 'add_ln102_2' <Predicate = (!icmp_ln76)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln102_1)   --->   "%select_ln82_4 = select i1 %exitcond_flatten_mid286, i4 %add_ln102_2, i4 %add_ln102_mid282" [../src/hls/cnn.cpp:82]   --->   Operation 164 'select' 'select_ln82_4' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln82)   --->   "%xor_ln82 = xor i1 %exitcond_flatten_mid286, i1 1" [../src/hls/cnn.cpp:82]   --->   Operation 165 'xor' 'xor_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln82 = and i1 %icmp_ln88_mid284, i1 %xor_ln82" [../src/hls/cnn.cpp:82]   --->   Operation 166 'and' 'and_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.27ns)   --->   "%select_ln82_5 = select i1 %exitcond_flatten_mid286, i3 %indvars_iv_next74_dup, i3 %v_mid237" [../src/hls/cnn.cpp:82]   --->   Operation 167 'select' 'select_ln82_5' <Predicate = (!icmp_ln76)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.74ns)   --->   "%indvars_iv_next65_dup = add i3 %select_ln82, i3 1" [../src/hls/cnn.cpp:82]   --->   Operation 168 'add' 'indvars_iv_next65_dup' <Predicate = (!icmp_ln76)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln85)   --->   "%or_ln85 = or i1 %and_ln82, i1 %exitcond_flatten_mid286" [../src/hls/cnn.cpp:85]   --->   Operation 169 'or' 'or_ln85' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln85)   --->   "%or_ln85_1 = or i1 %or_ln85, i1 %empty_84" [../src/hls/cnn.cpp:85]   --->   Operation 170 'or' 'or_ln85_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln85 = select i1 %or_ln85_1, i6 0, i6 %iii_1" [../src/hls/cnn.cpp:85]   --->   Operation 171 'select' 'select_ln85' <Predicate = (!icmp_ln76)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i3 %indvars_iv_next65_dup" [../src/hls/cnn.cpp:85]   --->   Operation 172 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%select_ln85_1 = select i1 %and_ln82, i2 %trunc_ln85_1, i2 %select_ln82_3" [../src/hls/cnn.cpp:85]   --->   Operation 173 'select' 'select_ln85_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln102_3)   --->   "%vi_cast_cast_mid1 = sext i2 %trunc_ln85_1" [../src/hls/cnn.cpp:85]   --->   Operation 174 'sext' 'vi_cast_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln102_3 = add i4 %vi_cast_cast_mid1, i4 %select_ln82_1" [../src/hls/cnn.cpp:102]   --->   Operation 175 'add' 'add_ln102_3' <Predicate = (!icmp_ln76)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln102_1)   --->   "%select_ln85_2 = select i1 %and_ln82, i4 %add_ln102_3, i4 %select_ln82_4" [../src/hls/cnn.cpp:85]   --->   Operation 176 'select' 'select_ln85_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.27ns)   --->   "%select_ln85_3 = select i1 %and_ln82, i3 %indvars_iv_next65_dup, i3 %select_ln82" [../src/hls/cnn.cpp:85]   --->   Operation 177 'select' 'select_ln85_3' <Predicate = (!icmp_ln76)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%zext_ln88_1 = zext i6 %select_ln85" [../src/hls/cnn.cpp:88]   --->   Operation 178 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (1.02ns) (out node of the LUT)   --->   "%sum19 = add i17 %zext_ln88_1, i17 %p_mid" [../src/hls/cnn.cpp:88]   --->   Operation 179 'add' 'sum19' <Predicate = (!icmp_ln76)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sum19_cast = zext i17 %sum19" [../src/hls/cnn.cpp:88]   --->   Operation 180 'zext' 'sum19_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 181 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul214 = mul i35 %sum19_cast, i35 159594" [../src/hls/cnn.cpp:88]   --->   Operation 181 'mul' 'mul214' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [21/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 182 'urem' 'newIndex129' <Predicate = (!icmp_ln76)> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%sext_ln97 = sext i2 %select_ln85_1" [../src/hls/cnn.cpp:97]   --->   Operation 183 'sext' 'sext_ln97' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln97 = add i12 %sext_ln97, i12 %select_ln82_2" [../src/hls/cnn.cpp:97]   --->   Operation 184 'add' 'add_ln97' <Predicate = (!icmp_ln76)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln102_1 = add i4 %select_ln85_2, i4 1" [../src/hls/cnn.cpp:102]   --->   Operation 185 'add' 'add_ln102_1' <Predicate = (!icmp_ln76)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.48ns)   --->   "%br_ln113 = br void %.lr.ph11.preheader" [../src/hls/cnn.cpp:113]   --->   Operation 186 'br' 'br_ln113' <Predicate = (icmp_ln76)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.55>
ST_3 : Operation 187 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul214 = mul i35 %sum19_cast, i35 159594" [../src/hls/cnn.cpp:88]   --->   Operation 187 'mul' 'mul214' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [20/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 188 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 189 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul214 = mul i35 %sum19_cast, i35 159594" [../src/hls/cnn.cpp:88]   --->   Operation 189 'mul' 'mul214' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [19/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 190 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.55>
ST_5 : Operation 191 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul214 = mul i35 %sum19_cast, i35 159594" [../src/hls/cnn.cpp:88]   --->   Operation 191 'mul' 'mul214' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i7 @_ssdm_op_PartSelect.i7.i35.i32.i32, i35 %mul214, i32 28, i32 34" [../src/hls/cnn.cpp:88]   --->   Operation 192 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%arrayNo128_cast = partselect i6 @_ssdm_op_PartSelect.i6.i35.i32.i32, i35 %mul214, i32 28, i32 33" [../src/hls/cnn.cpp:88]   --->   Operation 193 'partselect' 'arrayNo128_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [18/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 194 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.55>
ST_6 : Operation 195 [17/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 195 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.55>
ST_7 : Operation 196 [16/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 196 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.55>
ST_8 : Operation 197 [15/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 197 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.55>
ST_9 : Operation 198 [14/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 198 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.55>
ST_10 : Operation 199 [13/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 199 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.55>
ST_11 : Operation 200 [12/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 200 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.55>
ST_12 : Operation 201 [11/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 201 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.55>
ST_13 : Operation 202 [10/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 202 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.55>
ST_14 : Operation 203 [9/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 203 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.55>
ST_15 : Operation 204 [8/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 204 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.55>
ST_16 : Operation 205 [7/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 205 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.55>
ST_17 : Operation 206 [6/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 206 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.55>
ST_18 : Operation 207 [5/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 207 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.27>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %select_ln85" [../src/hls/cnn.cpp:88]   --->   Operation 208 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [4/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 209 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i12 %add_ln97" [../src/hls/cnn.cpp:97]   --->   Operation 210 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln97" [../src/hls/cnn.cpp:97]   --->   Operation 211 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:97]   --->   Operation 212 'load' 'input_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln102_1, i5 0" [../src/hls/cnn.cpp:102]   --->   Operation 213 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.92ns)   --->   "%add_ln101 = add i9 %shl_ln, i9 %zext_ln88" [../src/hls/cnn.cpp:101]   --->   Operation 214 'add' 'add_ln101' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i9 %add_ln101" [../src/hls/cnn.cpp:101]   --->   Operation 215 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%layer_2_weights_addr = getelementptr i32 %layer_2_weights, i64 0, i64 %zext_ln101" [../src/hls/cnn.cpp:101]   --->   Operation 216 'getelementptr' 'layer_2_weights_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 217 [2/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:101]   --->   Operation 217 'load' 'layer_2_weights_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>

State 20 <SV = 19> <Delay = 6.02>
ST_20 : Operation 218 [3/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 218 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:97]   --->   Operation 219 'load' 'input_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_20 : Operation 220 [1/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:101]   --->   Operation 220 'load' 'layer_2_weights_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_20 : Operation 221 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:100]   --->   Operation 221 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.67>
ST_21 : Operation 222 [2/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 222 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:100]   --->   Operation 223 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.67>
ST_22 : Operation 224 [1/21] (1.55ns)   --->   "%newIndex129 = urem i17 %sum19, i17 1682" [../src/hls/cnn.cpp:88]   --->   Operation 224 'urem' 'newIndex129' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%newIndex129_cast = zext i17 %newIndex129" [../src/hls/cnn.cpp:88]   --->   Operation 225 'zext' 'newIndex129_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 226 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%output_1_addr_1 = getelementptr i32 %output_1, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 227 'getelementptr' 'output_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%output_2_addr_1 = getelementptr i32 %output_2, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 228 'getelementptr' 'output_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%output_3_addr_1 = getelementptr i32 %output_3, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 229 'getelementptr' 'output_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%output_4_addr_1 = getelementptr i32 %output_4, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 230 'getelementptr' 'output_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%output_5_addr_1 = getelementptr i32 %output_5, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 231 'getelementptr' 'output_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%output_6_addr_1 = getelementptr i32 %output_6, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 232 'getelementptr' 'output_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%output_7_addr_1 = getelementptr i32 %output_7, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 233 'getelementptr' 'output_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%output_8_addr_1 = getelementptr i32 %output_8, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 234 'getelementptr' 'output_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%output_9_addr_1 = getelementptr i32 %output_9, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 235 'getelementptr' 'output_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%output_10_addr_1 = getelementptr i32 %output_10, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 236 'getelementptr' 'output_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%output_11_addr_1 = getelementptr i32 %output_11, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 237 'getelementptr' 'output_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%output_12_addr_1 = getelementptr i32 %output_12, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 238 'getelementptr' 'output_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%output_13_addr_1 = getelementptr i32 %output_13, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 239 'getelementptr' 'output_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%output_14_addr_1 = getelementptr i32 %output_14, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 240 'getelementptr' 'output_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%output_15_addr_1 = getelementptr i32 %output_15, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 241 'getelementptr' 'output_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%output_16_addr_1 = getelementptr i32 %output_16, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 242 'getelementptr' 'output_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%output_17_addr_1 = getelementptr i32 %output_17, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 243 'getelementptr' 'output_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%output_18_addr_1 = getelementptr i32 %output_18, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 244 'getelementptr' 'output_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%output_19_addr_1 = getelementptr i32 %output_19, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 245 'getelementptr' 'output_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%output_20_addr_1 = getelementptr i32 %output_20, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 246 'getelementptr' 'output_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%output_21_addr_1 = getelementptr i32 %output_21, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 247 'getelementptr' 'output_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%output_22_addr_1 = getelementptr i32 %output_22, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 248 'getelementptr' 'output_22_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%output_23_addr_1 = getelementptr i32 %output_23, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 249 'getelementptr' 'output_23_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%output_24_addr_1 = getelementptr i32 %output_24, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 250 'getelementptr' 'output_24_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%output_25_addr_1 = getelementptr i32 %output_25, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 251 'getelementptr' 'output_25_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%output_26_addr_1 = getelementptr i32 %output_26, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 252 'getelementptr' 'output_26_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%output_27_addr_1 = getelementptr i32 %output_27, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 253 'getelementptr' 'output_27_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%output_28_addr_1 = getelementptr i32 %output_28, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 254 'getelementptr' 'output_28_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%output_29_addr_1 = getelementptr i32 %output_29, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 255 'getelementptr' 'output_29_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%output_30_addr_1 = getelementptr i32 %output_30, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 256 'getelementptr' 'output_30_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%output_31_addr_1 = getelementptr i32 %output_31, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 257 'getelementptr' 'output_31_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%output_32_addr_1 = getelementptr i32 %output_32, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 258 'getelementptr' 'output_32_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (0.00ns)   --->   "%output_33_addr_1 = getelementptr i32 %output_33, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 259 'getelementptr' 'output_33_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%output_34_addr_1 = getelementptr i32 %output_34, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 260 'getelementptr' 'output_34_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%output_35_addr_1 = getelementptr i32 %output_35, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 261 'getelementptr' 'output_35_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%output_36_addr_1 = getelementptr i32 %output_36, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 262 'getelementptr' 'output_36_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%output_37_addr_1 = getelementptr i32 %output_37, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 263 'getelementptr' 'output_37_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%output_38_addr_1 = getelementptr i32 %output_38, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 264 'getelementptr' 'output_38_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%output_39_addr_1 = getelementptr i32 %output_39, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 265 'getelementptr' 'output_39_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%output_40_addr_1 = getelementptr i32 %output_40, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 266 'getelementptr' 'output_40_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%output_41_addr_1 = getelementptr i32 %output_41, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 267 'getelementptr' 'output_41_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%output_42_addr_1 = getelementptr i32 %output_42, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 268 'getelementptr' 'output_42_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%output_43_addr_1 = getelementptr i32 %output_43, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 269 'getelementptr' 'output_43_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%output_44_addr_1 = getelementptr i32 %output_44, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 270 'getelementptr' 'output_44_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%output_45_addr_1 = getelementptr i32 %output_45, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 271 'getelementptr' 'output_45_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%output_46_addr_1 = getelementptr i32 %output_46, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 272 'getelementptr' 'output_46_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 273 [1/1] (0.00ns)   --->   "%output_47_addr_1 = getelementptr i32 %output_47, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 273 'getelementptr' 'output_47_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%output_48_addr_1 = getelementptr i32 %output_48, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 274 'getelementptr' 'output_48_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%output_49_addr_1 = getelementptr i32 %output_49, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 275 'getelementptr' 'output_49_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 276 [1/1] (0.00ns)   --->   "%output_50_addr_1 = getelementptr i32 %output_50, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 276 'getelementptr' 'output_50_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%output_51_addr_1 = getelementptr i32 %output_51, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 277 'getelementptr' 'output_51_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%output_52_addr_1 = getelementptr i32 %output_52, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 278 'getelementptr' 'output_52_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%output_53_addr_1 = getelementptr i32 %output_53, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 279 'getelementptr' 'output_53_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%output_54_addr_1 = getelementptr i32 %output_54, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 280 'getelementptr' 'output_54_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%output_55_addr_1 = getelementptr i32 %output_55, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 281 'getelementptr' 'output_55_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%output_56_addr_1 = getelementptr i32 %output_56, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 282 'getelementptr' 'output_56_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%output_57_addr_1 = getelementptr i32 %output_57, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 283 'getelementptr' 'output_57_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%output_58_addr_1 = getelementptr i32 %output_58, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 284 'getelementptr' 'output_58_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%output_59_addr_1 = getelementptr i32 %output_59, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 285 'getelementptr' 'output_59_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%output_60_addr_1 = getelementptr i32 %output_60, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 286 'getelementptr' 'output_60_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%output_61_addr_1 = getelementptr i32 %output_61, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 287 'getelementptr' 'output_61_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%output_62_addr_1 = getelementptr i32 %output_62, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 288 'getelementptr' 'output_62_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%output_63_addr_1 = getelementptr i32 %output_63, i64 0, i64 %newIndex129_cast" [../src/hls/cnn.cpp:88]   --->   Operation 289 'getelementptr' 'output_63_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [2/2] (1.35ns)   --->   "%output_0_load_1 = load i11 %output_0_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 290 'load' 'output_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 291 [2/2] (1.35ns)   --->   "%output_1_load_1 = load i11 %output_1_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 291 'load' 'output_1_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 292 [2/2] (1.35ns)   --->   "%output_2_load_1 = load i11 %output_2_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 292 'load' 'output_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 293 [2/2] (1.35ns)   --->   "%output_3_load_1 = load i11 %output_3_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 293 'load' 'output_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 294 [2/2] (1.35ns)   --->   "%output_4_load_1 = load i11 %output_4_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 294 'load' 'output_4_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 295 [2/2] (1.35ns)   --->   "%output_5_load_1 = load i11 %output_5_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 295 'load' 'output_5_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 296 [2/2] (1.35ns)   --->   "%output_6_load_1 = load i11 %output_6_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 296 'load' 'output_6_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 297 [2/2] (1.35ns)   --->   "%output_7_load_1 = load i11 %output_7_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 297 'load' 'output_7_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 298 [2/2] (1.35ns)   --->   "%output_8_load_1 = load i11 %output_8_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 298 'load' 'output_8_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 299 [2/2] (1.35ns)   --->   "%output_9_load_1 = load i11 %output_9_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 299 'load' 'output_9_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 300 [2/2] (1.35ns)   --->   "%output_10_load_1 = load i11 %output_10_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 300 'load' 'output_10_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 301 [2/2] (1.35ns)   --->   "%output_11_load_1 = load i11 %output_11_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 301 'load' 'output_11_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 302 [2/2] (1.35ns)   --->   "%output_12_load_1 = load i11 %output_12_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 302 'load' 'output_12_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 303 [2/2] (1.35ns)   --->   "%output_13_load_1 = load i11 %output_13_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 303 'load' 'output_13_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 304 [2/2] (1.35ns)   --->   "%output_14_load_1 = load i11 %output_14_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 304 'load' 'output_14_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 305 [2/2] (1.35ns)   --->   "%output_15_load_1 = load i11 %output_15_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 305 'load' 'output_15_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 306 [2/2] (1.35ns)   --->   "%output_16_load_1 = load i11 %output_16_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 306 'load' 'output_16_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 307 [2/2] (1.35ns)   --->   "%output_17_load_1 = load i11 %output_17_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 307 'load' 'output_17_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 308 [2/2] (1.35ns)   --->   "%output_18_load_1 = load i11 %output_18_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 308 'load' 'output_18_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 309 [2/2] (1.35ns)   --->   "%output_19_load_1 = load i11 %output_19_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 309 'load' 'output_19_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 310 [2/2] (1.35ns)   --->   "%output_20_load_1 = load i11 %output_20_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 310 'load' 'output_20_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 311 [2/2] (1.35ns)   --->   "%output_21_load_1 = load i11 %output_21_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 311 'load' 'output_21_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 312 [2/2] (1.35ns)   --->   "%output_22_load_1 = load i11 %output_22_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 312 'load' 'output_22_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 313 [2/2] (1.35ns)   --->   "%output_23_load_1 = load i11 %output_23_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 313 'load' 'output_23_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 314 [2/2] (1.35ns)   --->   "%output_24_load_1 = load i11 %output_24_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 314 'load' 'output_24_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 315 [2/2] (1.35ns)   --->   "%output_25_load_1 = load i11 %output_25_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 315 'load' 'output_25_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 316 [2/2] (1.35ns)   --->   "%output_26_load_1 = load i11 %output_26_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 316 'load' 'output_26_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 317 [2/2] (1.35ns)   --->   "%output_27_load_1 = load i11 %output_27_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 317 'load' 'output_27_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 318 [2/2] (1.35ns)   --->   "%output_28_load_1 = load i11 %output_28_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 318 'load' 'output_28_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 319 [2/2] (1.35ns)   --->   "%output_29_load_1 = load i11 %output_29_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 319 'load' 'output_29_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 320 [2/2] (1.35ns)   --->   "%output_30_load_1 = load i11 %output_30_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 320 'load' 'output_30_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 321 [2/2] (1.35ns)   --->   "%output_31_load_1 = load i11 %output_31_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 321 'load' 'output_31_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 322 [2/2] (1.35ns)   --->   "%output_32_load_1 = load i11 %output_32_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 322 'load' 'output_32_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 323 [2/2] (1.35ns)   --->   "%output_33_load_1 = load i11 %output_33_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 323 'load' 'output_33_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 324 [2/2] (1.35ns)   --->   "%output_34_load_1 = load i11 %output_34_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 324 'load' 'output_34_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 325 [2/2] (1.35ns)   --->   "%output_35_load_1 = load i11 %output_35_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 325 'load' 'output_35_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 326 [2/2] (1.35ns)   --->   "%output_36_load_1 = load i11 %output_36_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 326 'load' 'output_36_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 327 [2/2] (1.35ns)   --->   "%output_37_load_1 = load i11 %output_37_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 327 'load' 'output_37_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 328 [2/2] (1.35ns)   --->   "%output_38_load_1 = load i11 %output_38_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 328 'load' 'output_38_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 329 [2/2] (1.35ns)   --->   "%output_39_load_1 = load i11 %output_39_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 329 'load' 'output_39_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 330 [2/2] (1.35ns)   --->   "%output_40_load_1 = load i11 %output_40_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 330 'load' 'output_40_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 331 [2/2] (1.35ns)   --->   "%output_41_load_1 = load i11 %output_41_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 331 'load' 'output_41_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 332 [2/2] (1.35ns)   --->   "%output_42_load_1 = load i11 %output_42_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 332 'load' 'output_42_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 333 [2/2] (1.35ns)   --->   "%output_43_load_1 = load i11 %output_43_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 333 'load' 'output_43_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 334 [2/2] (1.35ns)   --->   "%output_44_load_1 = load i11 %output_44_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 334 'load' 'output_44_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 335 [2/2] (1.35ns)   --->   "%output_45_load_1 = load i11 %output_45_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 335 'load' 'output_45_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 336 [2/2] (1.35ns)   --->   "%output_46_load_1 = load i11 %output_46_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 336 'load' 'output_46_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 337 [2/2] (1.35ns)   --->   "%output_47_load_1 = load i11 %output_47_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 337 'load' 'output_47_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 338 [2/2] (1.35ns)   --->   "%output_48_load_1 = load i11 %output_48_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 338 'load' 'output_48_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 339 [2/2] (1.35ns)   --->   "%output_49_load_1 = load i11 %output_49_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 339 'load' 'output_49_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 340 [2/2] (1.35ns)   --->   "%output_50_load_1 = load i11 %output_50_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 340 'load' 'output_50_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 341 [2/2] (1.35ns)   --->   "%output_51_load_1 = load i11 %output_51_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 341 'load' 'output_51_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 342 [2/2] (1.35ns)   --->   "%output_52_load_1 = load i11 %output_52_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 342 'load' 'output_52_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 343 [2/2] (1.35ns)   --->   "%output_53_load_1 = load i11 %output_53_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 343 'load' 'output_53_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 344 [2/2] (1.35ns)   --->   "%output_54_load_1 = load i11 %output_54_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 344 'load' 'output_54_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 345 [2/2] (1.35ns)   --->   "%output_55_load_1 = load i11 %output_55_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 345 'load' 'output_55_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 346 [2/2] (1.35ns)   --->   "%output_56_load_1 = load i11 %output_56_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 346 'load' 'output_56_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 347 [2/2] (1.35ns)   --->   "%output_57_load_1 = load i11 %output_57_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 347 'load' 'output_57_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 348 [2/2] (1.35ns)   --->   "%output_58_load_1 = load i11 %output_58_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 348 'load' 'output_58_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 349 [2/2] (1.35ns)   --->   "%output_59_load_1 = load i11 %output_59_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 349 'load' 'output_59_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 350 [2/2] (1.35ns)   --->   "%output_60_load_1 = load i11 %output_60_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 350 'load' 'output_60_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 351 [2/2] (1.35ns)   --->   "%output_61_load_1 = load i11 %output_61_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 351 'load' 'output_61_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 352 [2/2] (1.35ns)   --->   "%output_62_load_1 = load i11 %output_62_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 352 'load' 'output_62_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 353 [2/2] (1.35ns)   --->   "%output_63_load_1 = load i11 %output_63_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 353 'load' 'output_63_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 354 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:100]   --->   Operation 354 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.67>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_1_VITIS_LOOP_82_3_VITIS_LOOP_85_4_VITIS_LOOP_88_5_str"   --->   Operation 355 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 968832, i64 968832, i64 968832"   --->   Operation 356 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_79_2_VITIS_LOOP_85_4_VITIS_LOOP_88_5_str"   --->   Operation 357 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_82_3_VITIS_LOOP_85_4_VITIS_LOOP_88_5_str"   --->   Operation 358 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_4_VITIS_LOOP_88_5_str"   --->   Operation 359 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/hls/cnn.cpp:88]   --->   Operation 360 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%arrayNo128_cast13 = zext i7 %tmp_23" [../src/hls/cnn.cpp:88]   --->   Operation 361 'zext' 'arrayNo128_cast13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 362 [1/2] (1.35ns)   --->   "%output_0_load_1 = load i11 %output_0_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 362 'load' 'output_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 363 [1/2] (1.35ns)   --->   "%output_1_load_1 = load i11 %output_1_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 363 'load' 'output_1_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 364 [1/2] (1.35ns)   --->   "%output_2_load_1 = load i11 %output_2_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 364 'load' 'output_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 365 [1/2] (1.35ns)   --->   "%output_3_load_1 = load i11 %output_3_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 365 'load' 'output_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 366 [1/2] (1.35ns)   --->   "%output_4_load_1 = load i11 %output_4_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 366 'load' 'output_4_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 367 [1/2] (1.35ns)   --->   "%output_5_load_1 = load i11 %output_5_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 367 'load' 'output_5_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 368 [1/2] (1.35ns)   --->   "%output_6_load_1 = load i11 %output_6_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 368 'load' 'output_6_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 369 [1/2] (1.35ns)   --->   "%output_7_load_1 = load i11 %output_7_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 369 'load' 'output_7_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 370 [1/2] (1.35ns)   --->   "%output_8_load_1 = load i11 %output_8_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 370 'load' 'output_8_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 371 [1/2] (1.35ns)   --->   "%output_9_load_1 = load i11 %output_9_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 371 'load' 'output_9_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 372 [1/2] (1.35ns)   --->   "%output_10_load_1 = load i11 %output_10_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 372 'load' 'output_10_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 373 [1/2] (1.35ns)   --->   "%output_11_load_1 = load i11 %output_11_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 373 'load' 'output_11_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 374 [1/2] (1.35ns)   --->   "%output_12_load_1 = load i11 %output_12_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 374 'load' 'output_12_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 375 [1/2] (1.35ns)   --->   "%output_13_load_1 = load i11 %output_13_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 375 'load' 'output_13_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 376 [1/2] (1.35ns)   --->   "%output_14_load_1 = load i11 %output_14_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 376 'load' 'output_14_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 377 [1/2] (1.35ns)   --->   "%output_15_load_1 = load i11 %output_15_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 377 'load' 'output_15_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 378 [1/2] (1.35ns)   --->   "%output_16_load_1 = load i11 %output_16_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 378 'load' 'output_16_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 379 [1/2] (1.35ns)   --->   "%output_17_load_1 = load i11 %output_17_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 379 'load' 'output_17_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 380 [1/2] (1.35ns)   --->   "%output_18_load_1 = load i11 %output_18_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 380 'load' 'output_18_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 381 [1/2] (1.35ns)   --->   "%output_19_load_1 = load i11 %output_19_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 381 'load' 'output_19_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 382 [1/2] (1.35ns)   --->   "%output_20_load_1 = load i11 %output_20_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 382 'load' 'output_20_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 383 [1/2] (1.35ns)   --->   "%output_21_load_1 = load i11 %output_21_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 383 'load' 'output_21_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 384 [1/2] (1.35ns)   --->   "%output_22_load_1 = load i11 %output_22_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 384 'load' 'output_22_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 385 [1/2] (1.35ns)   --->   "%output_23_load_1 = load i11 %output_23_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 385 'load' 'output_23_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 386 [1/2] (1.35ns)   --->   "%output_24_load_1 = load i11 %output_24_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 386 'load' 'output_24_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 387 [1/2] (1.35ns)   --->   "%output_25_load_1 = load i11 %output_25_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 387 'load' 'output_25_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 388 [1/2] (1.35ns)   --->   "%output_26_load_1 = load i11 %output_26_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 388 'load' 'output_26_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 389 [1/2] (1.35ns)   --->   "%output_27_load_1 = load i11 %output_27_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 389 'load' 'output_27_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 390 [1/2] (1.35ns)   --->   "%output_28_load_1 = load i11 %output_28_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 390 'load' 'output_28_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 391 [1/2] (1.35ns)   --->   "%output_29_load_1 = load i11 %output_29_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 391 'load' 'output_29_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 392 [1/2] (1.35ns)   --->   "%output_30_load_1 = load i11 %output_30_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 392 'load' 'output_30_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 393 [1/2] (1.35ns)   --->   "%output_31_load_1 = load i11 %output_31_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 393 'load' 'output_31_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 394 [1/2] (1.35ns)   --->   "%output_32_load_1 = load i11 %output_32_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 394 'load' 'output_32_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 395 [1/2] (1.35ns)   --->   "%output_33_load_1 = load i11 %output_33_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 395 'load' 'output_33_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 396 [1/2] (1.35ns)   --->   "%output_34_load_1 = load i11 %output_34_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 396 'load' 'output_34_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 397 [1/2] (1.35ns)   --->   "%output_35_load_1 = load i11 %output_35_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 397 'load' 'output_35_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 398 [1/2] (1.35ns)   --->   "%output_36_load_1 = load i11 %output_36_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 398 'load' 'output_36_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 399 [1/2] (1.35ns)   --->   "%output_37_load_1 = load i11 %output_37_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 399 'load' 'output_37_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 400 [1/2] (1.35ns)   --->   "%output_38_load_1 = load i11 %output_38_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 400 'load' 'output_38_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 401 [1/2] (1.35ns)   --->   "%output_39_load_1 = load i11 %output_39_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 401 'load' 'output_39_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 402 [1/2] (1.35ns)   --->   "%output_40_load_1 = load i11 %output_40_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 402 'load' 'output_40_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 403 [1/2] (1.35ns)   --->   "%output_41_load_1 = load i11 %output_41_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 403 'load' 'output_41_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 404 [1/2] (1.35ns)   --->   "%output_42_load_1 = load i11 %output_42_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 404 'load' 'output_42_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 405 [1/2] (1.35ns)   --->   "%output_43_load_1 = load i11 %output_43_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 405 'load' 'output_43_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 406 [1/2] (1.35ns)   --->   "%output_44_load_1 = load i11 %output_44_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 406 'load' 'output_44_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 407 [1/2] (1.35ns)   --->   "%output_45_load_1 = load i11 %output_45_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 407 'load' 'output_45_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 408 [1/2] (1.35ns)   --->   "%output_46_load_1 = load i11 %output_46_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 408 'load' 'output_46_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 409 [1/2] (1.35ns)   --->   "%output_47_load_1 = load i11 %output_47_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 409 'load' 'output_47_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 410 [1/2] (1.35ns)   --->   "%output_48_load_1 = load i11 %output_48_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 410 'load' 'output_48_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 411 [1/2] (1.35ns)   --->   "%output_49_load_1 = load i11 %output_49_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 411 'load' 'output_49_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 412 [1/2] (1.35ns)   --->   "%output_50_load_1 = load i11 %output_50_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 412 'load' 'output_50_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 413 [1/2] (1.35ns)   --->   "%output_51_load_1 = load i11 %output_51_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 413 'load' 'output_51_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 414 [1/2] (1.35ns)   --->   "%output_52_load_1 = load i11 %output_52_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 414 'load' 'output_52_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 415 [1/2] (1.35ns)   --->   "%output_53_load_1 = load i11 %output_53_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 415 'load' 'output_53_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 416 [1/2] (1.35ns)   --->   "%output_54_load_1 = load i11 %output_54_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 416 'load' 'output_54_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 417 [1/2] (1.35ns)   --->   "%output_55_load_1 = load i11 %output_55_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 417 'load' 'output_55_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 418 [1/2] (1.35ns)   --->   "%output_56_load_1 = load i11 %output_56_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 418 'load' 'output_56_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 419 [1/2] (1.35ns)   --->   "%output_57_load_1 = load i11 %output_57_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 419 'load' 'output_57_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 420 [1/2] (1.35ns)   --->   "%output_58_load_1 = load i11 %output_58_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 420 'load' 'output_58_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 421 [1/2] (1.35ns)   --->   "%output_59_load_1 = load i11 %output_59_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 421 'load' 'output_59_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 422 [1/2] (1.35ns)   --->   "%output_60_load_1 = load i11 %output_60_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 422 'load' 'output_60_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 423 [1/2] (1.35ns)   --->   "%output_61_load_1 = load i11 %output_61_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 423 'load' 'output_61_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 424 [1/2] (1.35ns)   --->   "%output_62_load_1 = load i11 %output_62_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 424 'load' 'output_62_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 425 [1/2] (1.35ns)   --->   "%output_63_load_1 = load i11 %output_63_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 425 'load' 'output_63_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 426 [1/1] (0.97ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.64float.i64, i32 %output_0_load_1, i32 %output_1_load_1, i32 %output_2_load_1, i32 %output_3_load_1, i32 %output_4_load_1, i32 %output_5_load_1, i32 %output_6_load_1, i32 %output_7_load_1, i32 %output_8_load_1, i32 %output_9_load_1, i32 %output_10_load_1, i32 %output_11_load_1, i32 %output_12_load_1, i32 %output_13_load_1, i32 %output_14_load_1, i32 %output_15_load_1, i32 %output_16_load_1, i32 %output_17_load_1, i32 %output_18_load_1, i32 %output_19_load_1, i32 %output_20_load_1, i32 %output_21_load_1, i32 %output_22_load_1, i32 %output_23_load_1, i32 %output_24_load_1, i32 %output_25_load_1, i32 %output_26_load_1, i32 %output_27_load_1, i32 %output_28_load_1, i32 %output_29_load_1, i32 %output_30_load_1, i32 %output_31_load_1, i32 %output_32_load_1, i32 %output_33_load_1, i32 %output_34_load_1, i32 %output_35_load_1, i32 %output_36_load_1, i32 %output_37_load_1, i32 %output_38_load_1, i32 %output_39_load_1, i32 %output_40_load_1, i32 %output_41_load_1, i32 %output_42_load_1, i32 %output_43_load_1, i32 %output_44_load_1, i32 %output_45_load_1, i32 %output_46_load_1, i32 %output_47_load_1, i32 %output_48_load_1, i32 %output_49_load_1, i32 %output_50_load_1, i32 %output_51_load_1, i32 %output_52_load_1, i32 %output_53_load_1, i32 %output_54_load_1, i32 %output_55_load_1, i32 %output_56_load_1, i32 %output_57_load_1, i32 %output_58_load_1, i32 %output_59_load_1, i32 %output_60_load_1, i32 %output_61_load_1, i32 %output_62_load_1, i32 %output_63_load_1, i64 %arrayNo128_cast13" [../src/hls/cnn.cpp:96]   --->   Operation 426 'mux' 'tmp_s' <Predicate = true> <Delay = 0.97> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 427 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:100]   --->   Operation 427 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 428 [1/1] (0.48ns)   --->   "%br_ln91 = br void" [../src/hls/cnn.cpp:91]   --->   Operation 428 'br' 'br_ln91' <Predicate = true> <Delay = 0.48>

State 24 <SV = 23> <Delay = 6.01>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%iv = phi i1 1, void %.split6, i1 0, void %._crit_edge29.loopexit" [../src/hls/cnn.cpp:102]   --->   Operation 429 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%add4435 = phi i32 %add2, void %.split6, i32 %tmp_s, void %._crit_edge29.loopexit" [../src/hls/cnn.cpp:96]   --->   Operation 430 'phi' 'add4435' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 431 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 432 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %iv, void %.split6, void %._crit_edge17.loopexit" [../src/hls/cnn.cpp:91]   --->   Operation 433 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 434 [5/5] (6.01ns)   --->   "%add2 = fadd i32 %add4435, i32 %mul" [../src/hls/cnn.cpp:96]   --->   Operation 434 'fadd' 'add2' <Predicate = (!iv)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 435 'br' 'br_ln0' <Predicate = (!iv)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 12.0>
ST_25 : Operation 436 [4/5] (6.01ns)   --->   "%add2 = fadd i32 %add4435, i32 %mul" [../src/hls/cnn.cpp:96]   --->   Operation 436 'fadd' 'add2' <Predicate = (!iv)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.0>
ST_26 : Operation 437 [3/5] (6.01ns)   --->   "%add2 = fadd i32 %add4435, i32 %mul" [../src/hls/cnn.cpp:96]   --->   Operation 437 'fadd' 'add2' <Predicate = (!iv)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.0>
ST_27 : Operation 438 [2/5] (6.01ns)   --->   "%add2 = fadd i32 %add4435, i32 %mul" [../src/hls/cnn.cpp:96]   --->   Operation 438 'fadd' 'add2' <Predicate = (!iv)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.0>
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn.cpp:91]   --->   Operation 439 'specloopname' 'specloopname_ln91' <Predicate = (!iv)> <Delay = 0.00>
ST_28 : Operation 440 [1/5] (6.01ns)   --->   "%add2 = fadd i32 %add4435, i32 %mul" [../src/hls/cnn.cpp:96]   --->   Operation 440 'fadd' 'add2' <Predicate = (!iv)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 1.35>
ST_29 : Operation 441 [1/1] (0.85ns)   --->   "%switch_ln96 = switch i6 %arrayNo128_cast, void %branch127, i6 0, void %branch64, i6 1, void %branch65, i6 2, void %branch66, i6 3, void %branch67, i6 4, void %branch68, i6 5, void %branch69, i6 6, void %branch70, i6 7, void %branch71, i6 8, void %branch72, i6 9, void %branch73, i6 10, void %branch74, i6 11, void %branch75, i6 12, void %branch76, i6 13, void %branch77, i6 14, void %branch78, i6 15, void %branch79, i6 16, void %branch80, i6 17, void %branch81, i6 18, void %branch82, i6 19, void %branch83, i6 20, void %branch84, i6 21, void %branch85, i6 22, void %branch86, i6 23, void %branch87, i6 24, void %branch88, i6 25, void %branch89, i6 26, void %branch90, i6 27, void %branch91, i6 28, void %branch92, i6 29, void %branch93, i6 30, void %branch94, i6 31, void %branch95, i6 32, void %branch96, i6 33, void %branch97, i6 34, void %branch98, i6 35, void %branch99, i6 36, void %branch100, i6 37, void %branch101, i6 38, void %branch102, i6 39, void %branch103, i6 40, void %branch104, i6 41, void %branch105, i6 42, void %branch106, i6 43, void %branch107, i6 44, void %branch108, i6 45, void %branch109, i6 46, void %branch110, i6 47, void %branch111, i6 48, void %branch112, i6 49, void %branch113, i6 50, void %branch114, i6 51, void %branch115, i6 52, void %branch116, i6 53, void %branch117, i6 54, void %branch118, i6 55, void %branch119, i6 56, void %branch120, i6 57, void %branch121, i6 58, void %branch122, i6 59, void %branch123, i6 60, void %branch124, i6 61, void %branch125, i6 62, void %branch126" [../src/hls/cnn.cpp:96]   --->   Operation 441 'switch' 'switch_ln96' <Predicate = true> <Delay = 0.85>
ST_29 : Operation 442 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_62_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 442 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 443 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 62)> <Delay = 0.00>
ST_29 : Operation 444 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_61_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 444 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 445 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 61)> <Delay = 0.00>
ST_29 : Operation 446 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_60_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 446 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 447 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 60)> <Delay = 0.00>
ST_29 : Operation 448 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_59_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 448 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 449 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 59)> <Delay = 0.00>
ST_29 : Operation 450 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_58_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 450 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 451 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 58)> <Delay = 0.00>
ST_29 : Operation 452 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_57_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 452 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 453 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 57)> <Delay = 0.00>
ST_29 : Operation 454 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_56_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 454 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 455 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 56)> <Delay = 0.00>
ST_29 : Operation 456 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_55_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 456 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 457 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 55)> <Delay = 0.00>
ST_29 : Operation 458 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_54_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 458 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 459 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 54)> <Delay = 0.00>
ST_29 : Operation 460 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_53_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 460 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 461 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 53)> <Delay = 0.00>
ST_29 : Operation 462 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_52_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 462 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 463 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 52)> <Delay = 0.00>
ST_29 : Operation 464 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_51_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 464 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 465 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 51)> <Delay = 0.00>
ST_29 : Operation 466 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_50_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 466 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 467 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 50)> <Delay = 0.00>
ST_29 : Operation 468 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_49_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 468 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 469 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 49)> <Delay = 0.00>
ST_29 : Operation 470 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_48_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 470 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 471 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 48)> <Delay = 0.00>
ST_29 : Operation 472 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_47_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 472 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 473 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 47)> <Delay = 0.00>
ST_29 : Operation 474 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_46_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 474 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 475 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 46)> <Delay = 0.00>
ST_29 : Operation 476 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_45_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 476 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 477 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 45)> <Delay = 0.00>
ST_29 : Operation 478 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_44_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 478 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 479 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 44)> <Delay = 0.00>
ST_29 : Operation 480 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_43_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 480 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 481 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 43)> <Delay = 0.00>
ST_29 : Operation 482 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_42_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 482 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 483 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 42)> <Delay = 0.00>
ST_29 : Operation 484 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_41_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 484 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 485 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 41)> <Delay = 0.00>
ST_29 : Operation 486 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_40_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 486 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 487 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 40)> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_39_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 488 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 489 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 39)> <Delay = 0.00>
ST_29 : Operation 490 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_38_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 490 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 491 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 38)> <Delay = 0.00>
ST_29 : Operation 492 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_37_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 492 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 493 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 37)> <Delay = 0.00>
ST_29 : Operation 494 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_36_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 494 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 495 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 36)> <Delay = 0.00>
ST_29 : Operation 496 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_35_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 496 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 497 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 35)> <Delay = 0.00>
ST_29 : Operation 498 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_34_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 498 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 499 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 34)> <Delay = 0.00>
ST_29 : Operation 500 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_33_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 500 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 501 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 33)> <Delay = 0.00>
ST_29 : Operation 502 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_32_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 502 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 503 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 32)> <Delay = 0.00>
ST_29 : Operation 504 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_31_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 504 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 505 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 31)> <Delay = 0.00>
ST_29 : Operation 506 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_30_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 506 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 507 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 30)> <Delay = 0.00>
ST_29 : Operation 508 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_29_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 508 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 509 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 29)> <Delay = 0.00>
ST_29 : Operation 510 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_28_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 510 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 511 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 28)> <Delay = 0.00>
ST_29 : Operation 512 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_27_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 512 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 513 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 27)> <Delay = 0.00>
ST_29 : Operation 514 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_26_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 514 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 515 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 26)> <Delay = 0.00>
ST_29 : Operation 516 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_25_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 516 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 517 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 25)> <Delay = 0.00>
ST_29 : Operation 518 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_24_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 518 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 519 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 24)> <Delay = 0.00>
ST_29 : Operation 520 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_23_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 520 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 521 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 23)> <Delay = 0.00>
ST_29 : Operation 522 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_22_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 522 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 523 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 22)> <Delay = 0.00>
ST_29 : Operation 524 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_21_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 524 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 525 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 21)> <Delay = 0.00>
ST_29 : Operation 526 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_20_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 526 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 527 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 20)> <Delay = 0.00>
ST_29 : Operation 528 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_19_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 528 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 529 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 19)> <Delay = 0.00>
ST_29 : Operation 530 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_18_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 530 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 531 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 18)> <Delay = 0.00>
ST_29 : Operation 532 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_17_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 532 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 533 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 17)> <Delay = 0.00>
ST_29 : Operation 534 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_16_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 534 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 535 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 16)> <Delay = 0.00>
ST_29 : Operation 536 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_15_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 536 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 537 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 15)> <Delay = 0.00>
ST_29 : Operation 538 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_14_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 538 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 539 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 14)> <Delay = 0.00>
ST_29 : Operation 540 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_13_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 540 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 541 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 13)> <Delay = 0.00>
ST_29 : Operation 542 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_12_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 542 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 543 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 12)> <Delay = 0.00>
ST_29 : Operation 544 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_11_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 544 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 545 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 11)> <Delay = 0.00>
ST_29 : Operation 546 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_10_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 546 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 547 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 10)> <Delay = 0.00>
ST_29 : Operation 548 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_9_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 548 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 549 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 9)> <Delay = 0.00>
ST_29 : Operation 550 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_8_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 550 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 551 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 8)> <Delay = 0.00>
ST_29 : Operation 552 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_7_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 552 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 553 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 7)> <Delay = 0.00>
ST_29 : Operation 554 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_6_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 554 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 555 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 6)> <Delay = 0.00>
ST_29 : Operation 556 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_5_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 556 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 557 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 5)> <Delay = 0.00>
ST_29 : Operation 558 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_4_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 558 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 559 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 4)> <Delay = 0.00>
ST_29 : Operation 560 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_3_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 560 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 561 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 3)> <Delay = 0.00>
ST_29 : Operation 562 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_2_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 562 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 563 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 2)> <Delay = 0.00>
ST_29 : Operation 564 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_1_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 564 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 565 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 1)> <Delay = 0.00>
ST_29 : Operation 566 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_0_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 566 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 567 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 0)> <Delay = 0.00>
ST_29 : Operation 568 [1/1] (1.35ns)   --->   "%store_ln96 = store i32 %add4435, i11 %output_63_addr_1" [../src/hls/cnn.cpp:96]   --->   Operation 568 'store' 'store_ln96' <Predicate = (arrayNo128_cast == 63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_29 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge17" [../src/hls/cnn.cpp:96]   --->   Operation 569 'br' 'br_ln96' <Predicate = (arrayNo128_cast == 63)> <Delay = 0.00>

State 30 <SV = 25> <Delay = 1.48>
ST_30 : Operation 570 [1/1] (0.88ns)   --->   "%add_ln88 = add i6 %select_ln85, i6 1" [../src/hls/cnn.cpp:88]   --->   Operation 570 'add' 'add_ln88' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 571 [1/1] (0.90ns)   --->   "%add_ln85 = add i8 %indvar_flatten, i8 1" [../src/hls/cnn.cpp:85]   --->   Operation 571 'add' 'add_ln85' <Predicate = (!or_ln82_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 572 [1/1] (0.44ns)   --->   "%select_ln85_4 = select i1 %or_ln82_1, i8 1, i8 %add_ln85" [../src/hls/cnn.cpp:85]   --->   Operation 572 'select' 'select_ln85_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 573 [1/1] (0.92ns)   --->   "%add_ln82 = add i9 %indvar_flatten27, i9 1" [../src/hls/cnn.cpp:82]   --->   Operation 573 'add' 'add_ln82' <Predicate = (!empty_84)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 574 [1/1] (0.45ns)   --->   "%select_ln82_6 = select i1 %empty_84, i9 1, i9 %add_ln82" [../src/hls/cnn.cpp:82]   --->   Operation 574 'select' 'select_ln82_6' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 575 [1/1] (1.00ns)   --->   "%add_ln79_1 = add i15 %indvar_flatten87, i15 1" [../src/hls/cnn.cpp:79]   --->   Operation 575 'add' 'add_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 576 [1/1] (0.48ns)   --->   "%select_ln79 = select i1 %icmp_ln79, i15 1, i15 %add_ln79_1" [../src/hls/cnn.cpp:79]   --->   Operation 576 'select' 'select_ln79' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 577 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 2> <Delay = 1.82>
ST_31 : Operation 578 [1/1] (0.00ns)   --->   "%i_9 = phi i6 %select_ln113_2, void %.split127, i6 1, void %.lr.ph11.preheader.preheader" [../src/hls/cnn.cpp:113]   --->   Operation 578 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 579 [1/1] (0.00ns)   --->   "%i_9_cast = zext i6 %i_9" [../src/hls/cnn.cpp:113]   --->   Operation 579 'zext' 'i_9_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 580 [1/1] (1.82ns)   --->   "%empty_87 = mul i12 %i_9_cast, i12 58" [../src/hls/cnn.cpp:113]   --->   Operation 580 'mul' 'empty_87' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 3> <Delay = 6.82>
ST_32 : Operation 581 [1/1] (0.00ns)   --->   "%indvar_flatten205 = phi i17 %add_ln113, void %.split127, i17 0, void %.lr.ph11.preheader.preheader" [../src/hls/cnn.cpp:113]   --->   Operation 581 'phi' 'indvar_flatten205' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 582 [1/1] (0.00ns)   --->   "%indvar_flatten178 = phi i12 %select_ln116_3, void %.split127, i12 0, void %.lr.ph11.preheader.preheader" [../src/hls/cnn.cpp:116]   --->   Operation 582 'phi' 'indvar_flatten178' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 583 [1/1] (0.00ns)   --->   "%ii_1 = phi i6 %select_ln116_2, void %.split127, i6 1, void %.lr.ph11.preheader.preheader" [../src/hls/cnn.cpp:116]   --->   Operation 583 'phi' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 584 [1/1] (0.00ns)   --->   "%iii = phi i6 %add_ln119, void %.split127, i6 0, void %.lr.ph11.preheader.preheader" [../src/hls/cnn.cpp:119]   --->   Operation 584 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 585 [1/1] (1.02ns)   --->   "%add_ln113 = add i17 %indvar_flatten205, i17 1" [../src/hls/cnn.cpp:113]   --->   Operation 585 'add' 'add_ln113' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 586 [1/1] (0.00ns)   --->   "%ii_1_cast = zext i6 %ii_1" [../src/hls/cnn.cpp:116]   --->   Operation 586 'zext' 'ii_1_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 587 [1/1] (0.89ns)   --->   "%tmp5 = add i7 %ii_1_cast, i7 69" [../src/hls/cnn.cpp:116]   --->   Operation 587 'add' 'tmp5' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 588 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i7 %tmp5" [../src/hls/cnn.cpp:116]   --->   Operation 588 'sext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 589 [1/1] (0.96ns)   --->   "%empty_88 = add i12 %tmp5_cast, i12 %empty_87" [../src/hls/cnn.cpp:116]   --->   Operation 589 'add' 'empty_88' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 590 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 590 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 591 [1/1] (0.88ns)   --->   "%icmp_ln113 = icmp_eq  i17 %indvar_flatten205, i17 107648" [../src/hls/cnn.cpp:113]   --->   Operation 591 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %._crit_edge7.loopexit, void %._crit_edge12" [../src/hls/cnn.cpp:113]   --->   Operation 592 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 593 [1/1] (0.86ns)   --->   "%icmp_ln116 = icmp_eq  i12 %indvar_flatten178, i12 1856" [../src/hls/cnn.cpp:116]   --->   Operation 593 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 594 [1/1] (0.44ns)   --->   "%select_ln113 = select i1 %icmp_ln116, i6 1, i6 %ii_1" [../src/hls/cnn.cpp:113]   --->   Operation 594 'select' 'select_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 595 [1/1] (0.88ns)   --->   "%add_ln113_1 = add i6 %i_9, i6 1" [../src/hls/cnn.cpp:113]   --->   Operation 595 'add' 'add_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 596 [1/1] (0.00ns)   --->   "%i_9_cast_mid1 = zext i6 %add_ln113_1" [../src/hls/cnn.cpp:113]   --->   Operation 596 'zext' 'i_9_cast_mid1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_32 : Operation 597 [1/1] (1.82ns)   --->   "%p_mid1189 = mul i12 %i_9_cast_mid1, i12 58" [../src/hls/cnn.cpp:113]   --->   Operation 597 'mul' 'p_mid1189' <Predicate = (!icmp_ln113)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node p_mid1174)   --->   "%select_ln113_1 = select i1 %icmp_ln116, i12 %p_mid1189, i12 %empty_87" [../src/hls/cnn.cpp:113]   --->   Operation 598 'select' 'select_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 599 [1/1] (0.96ns)   --->   "%p_mid1197 = add i12 %p_mid1189, i12 4038" [../src/hls/cnn.cpp:113]   --->   Operation 599 'add' 'p_mid1197' <Predicate = (!icmp_ln113)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln113)   --->   "%xor_ln113 = xor i1 %icmp_ln116, i1 1" [../src/hls/cnn.cpp:113]   --->   Operation 600 'xor' 'xor_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 601 [1/1] (0.87ns)   --->   "%icmp_ln119 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:119]   --->   Operation 601 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 602 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln113 = and i1 %icmp_ln119, i1 %xor_ln113" [../src/hls/cnn.cpp:113]   --->   Operation 602 'and' 'and_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 603 [1/1] (0.88ns)   --->   "%add_ln116 = add i6 %select_ln113, i6 1" [../src/hls/cnn.cpp:116]   --->   Operation 603 'add' 'add_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln116)   --->   "%or_ln116 = or i1 %and_ln113, i1 %icmp_ln116" [../src/hls/cnn.cpp:116]   --->   Operation 604 'or' 'or_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 605 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln116 = select i1 %or_ln116, i6 0, i6 %iii" [../src/hls/cnn.cpp:116]   --->   Operation 605 'select' 'select_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 606 [1/1] (0.00ns)   --->   "%ii_1_cast_mid1 = zext i6 %add_ln116" [../src/hls/cnn.cpp:116]   --->   Operation 606 'zext' 'ii_1_cast_mid1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_32 : Operation 607 [1/1] (0.89ns)   --->   "%tmp5_mid1 = add i7 %ii_1_cast_mid1, i7 69" [../src/hls/cnn.cpp:116]   --->   Operation 607 'add' 'tmp5_mid1' <Predicate = (!icmp_ln113)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node p_mid1174)   --->   "%tmp5_cast_mid1 = sext i7 %tmp5_mid1" [../src/hls/cnn.cpp:116]   --->   Operation 608 'sext' 'tmp5_cast_mid1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_32 : Operation 609 [1/1] (0.96ns) (out node of the LUT)   --->   "%p_mid1174 = add i12 %tmp5_cast_mid1, i12 %select_ln113_1" [../src/hls/cnn.cpp:116]   --->   Operation 609 'add' 'p_mid1174' <Predicate = (!icmp_ln113)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%select_ln113_3 = select i1 %icmp_ln116, i12 %p_mid1197, i12 %empty_88" [../src/hls/cnn.cpp:113]   --->   Operation 610 'select' 'select_ln113_3' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%select_ln116_1 = select i1 %and_ln113, i12 %p_mid1174, i12 %select_ln113_3" [../src/hls/cnn.cpp:116]   --->   Operation 611 'select' 'select_ln116_1' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%p_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %select_ln116_1, i5 0" [../src/hls/cnn.cpp:116]   --->   Operation 612 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_32 : Operation 613 [1/1] (0.44ns)   --->   "%select_ln116_2 = select i1 %and_ln113, i6 %add_ln116, i6 %select_ln113" [../src/hls/cnn.cpp:116]   --->   Operation 613 'select' 'select_ln116_2' <Predicate = (!icmp_ln113)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%iii_cast = zext i6 %select_ln116" [../src/hls/cnn.cpp:116]   --->   Operation 614 'zext' 'iii_cast' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_32 : Operation 615 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln122 = add i17 %iii_cast, i17 %p_mid2" [../src/hls/cnn.cpp:122]   --->   Operation 615 'add' 'add_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i17 %add_ln122" [../src/hls/cnn.cpp:122]   --->   Operation 616 'zext' 'zext_ln122_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_32 : Operation 617 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln122 = mul i35 %zext_ln122_2, i35 159594" [../src/hls/cnn.cpp:122]   --->   Operation 617 'mul' 'mul_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 618 [21/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 618 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 4> <Delay = 1.75>
ST_33 : Operation 619 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln122 = mul i35 %zext_ln122_2, i35 159594" [../src/hls/cnn.cpp:122]   --->   Operation 619 'mul' 'mul_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 620 [20/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 620 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 5> <Delay = 1.75>
ST_34 : Operation 621 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln122 = mul i35 %zext_ln122_2, i35 159594" [../src/hls/cnn.cpp:122]   --->   Operation 621 'mul' 'mul_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 622 [19/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 622 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 6> <Delay = 1.75>
ST_35 : Operation 623 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln122 = mul i35 %zext_ln122_2, i35 159594" [../src/hls/cnn.cpp:122]   --->   Operation 623 'mul' 'mul_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i7 @_ssdm_op_PartSelect.i7.i35.i32.i32, i35 %mul_ln122, i32 28, i32 34" [../src/hls/cnn.cpp:122]   --->   Operation 624 'partselect' 'tmp_24' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_35 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i6 @_ssdm_op_PartSelect.i6.i35.i32.i32, i35 %mul_ln122, i32 28, i32 33" [../src/hls/cnn.cpp:122]   --->   Operation 625 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_35 : Operation 626 [18/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 626 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 627 [1/1] (0.85ns)   --->   "%switch_ln124 = switch i6 %trunc_ln8, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [../src/hls/cnn.cpp:124]   --->   Operation 627 'switch' 'switch_ln124' <Predicate = (!icmp_ln113)> <Delay = 0.85>
ST_35 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 628 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 62)> <Delay = 0.00>
ST_35 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 629 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 61)> <Delay = 0.00>
ST_35 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 630 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 60)> <Delay = 0.00>
ST_35 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 631 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 59)> <Delay = 0.00>
ST_35 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 632 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 58)> <Delay = 0.00>
ST_35 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 633 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 57)> <Delay = 0.00>
ST_35 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 634 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 56)> <Delay = 0.00>
ST_35 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 635 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 55)> <Delay = 0.00>
ST_35 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 636 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 54)> <Delay = 0.00>
ST_35 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 637 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 53)> <Delay = 0.00>
ST_35 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 638 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 52)> <Delay = 0.00>
ST_35 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 639 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 51)> <Delay = 0.00>
ST_35 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 640 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 50)> <Delay = 0.00>
ST_35 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 641 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 49)> <Delay = 0.00>
ST_35 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 642 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 48)> <Delay = 0.00>
ST_35 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 643 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 47)> <Delay = 0.00>
ST_35 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 644 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 46)> <Delay = 0.00>
ST_35 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 645 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 45)> <Delay = 0.00>
ST_35 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 646 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 44)> <Delay = 0.00>
ST_35 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 647 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 43)> <Delay = 0.00>
ST_35 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 648 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 42)> <Delay = 0.00>
ST_35 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 649 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 41)> <Delay = 0.00>
ST_35 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 650 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 40)> <Delay = 0.00>
ST_35 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 651 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 39)> <Delay = 0.00>
ST_35 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 652 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 38)> <Delay = 0.00>
ST_35 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 653 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 37)> <Delay = 0.00>
ST_35 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 654 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 36)> <Delay = 0.00>
ST_35 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 655 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 35)> <Delay = 0.00>
ST_35 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 656 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 34)> <Delay = 0.00>
ST_35 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 657 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 33)> <Delay = 0.00>
ST_35 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 658 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 32)> <Delay = 0.00>
ST_35 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 659 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 31)> <Delay = 0.00>
ST_35 : Operation 660 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 660 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 30)> <Delay = 0.00>
ST_35 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 661 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 29)> <Delay = 0.00>
ST_35 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 662 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 28)> <Delay = 0.00>
ST_35 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 663 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 27)> <Delay = 0.00>
ST_35 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 664 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 26)> <Delay = 0.00>
ST_35 : Operation 665 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 665 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 25)> <Delay = 0.00>
ST_35 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 666 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 24)> <Delay = 0.00>
ST_35 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 667 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 23)> <Delay = 0.00>
ST_35 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 668 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 22)> <Delay = 0.00>
ST_35 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 669 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 21)> <Delay = 0.00>
ST_35 : Operation 670 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 670 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 20)> <Delay = 0.00>
ST_35 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 671 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 19)> <Delay = 0.00>
ST_35 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 672 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 18)> <Delay = 0.00>
ST_35 : Operation 673 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 673 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 17)> <Delay = 0.00>
ST_35 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 674 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 16)> <Delay = 0.00>
ST_35 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 675 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 15)> <Delay = 0.00>
ST_35 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 676 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 14)> <Delay = 0.00>
ST_35 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 677 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 13)> <Delay = 0.00>
ST_35 : Operation 678 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 678 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 12)> <Delay = 0.00>
ST_35 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 679 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 11)> <Delay = 0.00>
ST_35 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 680 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 10)> <Delay = 0.00>
ST_35 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 681 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 9)> <Delay = 0.00>
ST_35 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 682 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 8)> <Delay = 0.00>
ST_35 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 683 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 7)> <Delay = 0.00>
ST_35 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 684 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 6)> <Delay = 0.00>
ST_35 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 685 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 5)> <Delay = 0.00>
ST_35 : Operation 686 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 686 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 4)> <Delay = 0.00>
ST_35 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 687 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 3)> <Delay = 0.00>
ST_35 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 688 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 2)> <Delay = 0.00>
ST_35 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 689 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 1)> <Delay = 0.00>
ST_35 : Operation 690 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 690 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 0)> <Delay = 0.00>
ST_35 : Operation 691 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split127" [../src/hls/cnn.cpp:124]   --->   Operation 691 'br' 'br_ln124' <Predicate = (!icmp_ln113 & trunc_ln8 == 63)> <Delay = 0.00>

State 36 <SV = 7> <Delay = 1.75>
ST_36 : Operation 692 [17/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 692 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 693 [1/1] (0.96ns)   --->   "%add_ln116_1 = add i12 %indvar_flatten178, i12 1" [../src/hls/cnn.cpp:116]   --->   Operation 693 'add' 'add_ln116_1' <Predicate = (!icmp_ln113 & !icmp_ln116)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 1.75>
ST_37 : Operation 694 [16/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 694 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 1.75>
ST_38 : Operation 695 [15/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 695 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 1.75>
ST_39 : Operation 696 [1/1] (0.44ns)   --->   "%select_ln113_2 = select i1 %icmp_ln116, i6 %add_ln113_1, i6 %i_9" [../src/hls/cnn.cpp:113]   --->   Operation 696 'select' 'select_ln113_2' <Predicate = (!icmp_ln113)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 697 [14/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 697 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 1.75>
ST_40 : Operation 698 [13/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 698 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 699 [1/1] (0.88ns)   --->   "%add_ln119 = add i6 %select_ln116, i6 1" [../src/hls/cnn.cpp:119]   --->   Operation 699 'add' 'add_ln119' <Predicate = (!icmp_ln113)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 700 [1/1] (0.43ns)   --->   "%select_ln116_3 = select i1 %icmp_ln116, i12 1, i12 %add_ln116_1" [../src/hls/cnn.cpp:116]   --->   Operation 700 'select' 'select_ln116_3' <Predicate = (!icmp_ln113)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph11.preheader"   --->   Operation 701 'br' 'br_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 41 <SV = 12> <Delay = 1.75>
ST_41 : Operation 702 [12/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 702 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 13> <Delay = 1.75>
ST_42 : Operation 703 [11/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 703 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 14> <Delay = 1.75>
ST_43 : Operation 704 [10/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 704 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 15> <Delay = 1.75>
ST_44 : Operation 705 [9/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 705 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 16> <Delay = 1.75>
ST_45 : Operation 706 [8/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 706 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 17> <Delay = 1.75>
ST_46 : Operation 707 [7/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 707 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 18> <Delay = 1.75>
ST_47 : Operation 708 [6/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 708 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 19> <Delay = 1.75>
ST_48 : Operation 709 [5/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 709 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 20> <Delay = 1.75>
ST_49 : Operation 710 [1/1] (0.00ns)   --->   "%iii_cast11 = zext i6 %select_ln116" [../src/hls/cnn.cpp:116]   --->   Operation 710 'zext' 'iii_cast11' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_49 : Operation 711 [1/1] (0.00ns)   --->   "%layer_2_bias_addr = getelementptr i32 %layer_2_bias, i64 0, i64 %iii_cast11" [../src/hls/cnn.cpp:124]   --->   Operation 711 'getelementptr' 'layer_2_bias_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_49 : Operation 712 [2/2] (1.35ns)   --->   "%layer_2_bias_load = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:124]   --->   Operation 712 'load' 'layer_2_bias_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_49 : Operation 713 [4/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 713 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 21> <Delay = 1.75>
ST_50 : Operation 714 [1/2] (1.35ns)   --->   "%layer_2_bias_load = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:124]   --->   Operation 714 'load' 'layer_2_bias_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_50 : Operation 715 [3/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 715 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 22> <Delay = 1.75>
ST_51 : Operation 716 [2/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 716 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 23> <Delay = 3.10>
ST_52 : Operation 717 [1/21] (1.75ns)   --->   "%urem_ln122 = urem i17 %add_ln122, i17 1682" [../src/hls/cnn.cpp:122]   --->   Operation 717 'urem' 'urem_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i17 %urem_ln122" [../src/hls/cnn.cpp:122]   --->   Operation 718 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 719 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 719 'getelementptr' 'output_0_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 720 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 720 'getelementptr' 'output_1_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 721 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 721 'getelementptr' 'output_2_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 722 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 722 'getelementptr' 'output_3_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 723 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 723 'getelementptr' 'output_4_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 724 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 724 'getelementptr' 'output_5_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 725 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 725 'getelementptr' 'output_6_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 726 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 726 'getelementptr' 'output_7_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 727 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 727 'getelementptr' 'output_8_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 728 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 728 'getelementptr' 'output_9_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 729 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 729 'getelementptr' 'output_10_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 730 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 730 'getelementptr' 'output_11_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 731 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 731 'getelementptr' 'output_12_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 732 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 732 'getelementptr' 'output_13_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 733 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 733 'getelementptr' 'output_14_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 734 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 734 'getelementptr' 'output_15_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 735 [1/1] (0.00ns)   --->   "%output_16_addr = getelementptr i32 %output_16, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 735 'getelementptr' 'output_16_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 736 [1/1] (0.00ns)   --->   "%output_17_addr = getelementptr i32 %output_17, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 736 'getelementptr' 'output_17_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 737 [1/1] (0.00ns)   --->   "%output_18_addr = getelementptr i32 %output_18, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 737 'getelementptr' 'output_18_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 738 [1/1] (0.00ns)   --->   "%output_19_addr = getelementptr i32 %output_19, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 738 'getelementptr' 'output_19_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 739 [1/1] (0.00ns)   --->   "%output_20_addr = getelementptr i32 %output_20, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 739 'getelementptr' 'output_20_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 740 [1/1] (0.00ns)   --->   "%output_21_addr = getelementptr i32 %output_21, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 740 'getelementptr' 'output_21_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 741 [1/1] (0.00ns)   --->   "%output_22_addr = getelementptr i32 %output_22, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 741 'getelementptr' 'output_22_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 742 [1/1] (0.00ns)   --->   "%output_23_addr = getelementptr i32 %output_23, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 742 'getelementptr' 'output_23_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 743 [1/1] (0.00ns)   --->   "%output_24_addr = getelementptr i32 %output_24, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 743 'getelementptr' 'output_24_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 744 [1/1] (0.00ns)   --->   "%output_25_addr = getelementptr i32 %output_25, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 744 'getelementptr' 'output_25_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 745 [1/1] (0.00ns)   --->   "%output_26_addr = getelementptr i32 %output_26, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 745 'getelementptr' 'output_26_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 746 [1/1] (0.00ns)   --->   "%output_27_addr = getelementptr i32 %output_27, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 746 'getelementptr' 'output_27_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 747 [1/1] (0.00ns)   --->   "%output_28_addr = getelementptr i32 %output_28, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 747 'getelementptr' 'output_28_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 748 [1/1] (0.00ns)   --->   "%output_29_addr = getelementptr i32 %output_29, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 748 'getelementptr' 'output_29_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 749 [1/1] (0.00ns)   --->   "%output_30_addr = getelementptr i32 %output_30, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 749 'getelementptr' 'output_30_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 750 [1/1] (0.00ns)   --->   "%output_31_addr = getelementptr i32 %output_31, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 750 'getelementptr' 'output_31_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 751 [1/1] (0.00ns)   --->   "%output_32_addr = getelementptr i32 %output_32, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 751 'getelementptr' 'output_32_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 752 [1/1] (0.00ns)   --->   "%output_33_addr = getelementptr i32 %output_33, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 752 'getelementptr' 'output_33_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 753 [1/1] (0.00ns)   --->   "%output_34_addr = getelementptr i32 %output_34, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 753 'getelementptr' 'output_34_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 754 [1/1] (0.00ns)   --->   "%output_35_addr = getelementptr i32 %output_35, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 754 'getelementptr' 'output_35_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 755 [1/1] (0.00ns)   --->   "%output_36_addr = getelementptr i32 %output_36, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 755 'getelementptr' 'output_36_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 756 [1/1] (0.00ns)   --->   "%output_37_addr = getelementptr i32 %output_37, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 756 'getelementptr' 'output_37_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 757 [1/1] (0.00ns)   --->   "%output_38_addr = getelementptr i32 %output_38, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 757 'getelementptr' 'output_38_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 758 [1/1] (0.00ns)   --->   "%output_39_addr = getelementptr i32 %output_39, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 758 'getelementptr' 'output_39_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 759 [1/1] (0.00ns)   --->   "%output_40_addr = getelementptr i32 %output_40, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 759 'getelementptr' 'output_40_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 760 [1/1] (0.00ns)   --->   "%output_41_addr = getelementptr i32 %output_41, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 760 'getelementptr' 'output_41_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 761 [1/1] (0.00ns)   --->   "%output_42_addr = getelementptr i32 %output_42, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 761 'getelementptr' 'output_42_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 762 [1/1] (0.00ns)   --->   "%output_43_addr = getelementptr i32 %output_43, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 762 'getelementptr' 'output_43_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 763 [1/1] (0.00ns)   --->   "%output_44_addr = getelementptr i32 %output_44, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 763 'getelementptr' 'output_44_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 764 [1/1] (0.00ns)   --->   "%output_45_addr = getelementptr i32 %output_45, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 764 'getelementptr' 'output_45_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 765 [1/1] (0.00ns)   --->   "%output_46_addr = getelementptr i32 %output_46, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 765 'getelementptr' 'output_46_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 766 [1/1] (0.00ns)   --->   "%output_47_addr = getelementptr i32 %output_47, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 766 'getelementptr' 'output_47_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 767 [1/1] (0.00ns)   --->   "%output_48_addr = getelementptr i32 %output_48, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 767 'getelementptr' 'output_48_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 768 [1/1] (0.00ns)   --->   "%output_49_addr = getelementptr i32 %output_49, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 768 'getelementptr' 'output_49_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 769 [1/1] (0.00ns)   --->   "%output_50_addr = getelementptr i32 %output_50, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 769 'getelementptr' 'output_50_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 770 [1/1] (0.00ns)   --->   "%output_51_addr = getelementptr i32 %output_51, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 770 'getelementptr' 'output_51_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 771 [1/1] (0.00ns)   --->   "%output_52_addr = getelementptr i32 %output_52, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 771 'getelementptr' 'output_52_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 772 [1/1] (0.00ns)   --->   "%output_53_addr = getelementptr i32 %output_53, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 772 'getelementptr' 'output_53_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 773 [1/1] (0.00ns)   --->   "%output_54_addr = getelementptr i32 %output_54, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 773 'getelementptr' 'output_54_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 774 [1/1] (0.00ns)   --->   "%output_55_addr = getelementptr i32 %output_55, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 774 'getelementptr' 'output_55_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 775 [1/1] (0.00ns)   --->   "%output_56_addr = getelementptr i32 %output_56, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 775 'getelementptr' 'output_56_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 776 [1/1] (0.00ns)   --->   "%output_57_addr = getelementptr i32 %output_57, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 776 'getelementptr' 'output_57_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 777 [1/1] (0.00ns)   --->   "%output_58_addr = getelementptr i32 %output_58, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 777 'getelementptr' 'output_58_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 778 [1/1] (0.00ns)   --->   "%output_59_addr = getelementptr i32 %output_59, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 778 'getelementptr' 'output_59_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 779 [1/1] (0.00ns)   --->   "%output_60_addr = getelementptr i32 %output_60, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 779 'getelementptr' 'output_60_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 780 [1/1] (0.00ns)   --->   "%output_61_addr = getelementptr i32 %output_61, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 780 'getelementptr' 'output_61_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 781 [1/1] (0.00ns)   --->   "%output_62_addr = getelementptr i32 %output_62, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 781 'getelementptr' 'output_62_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 782 [1/1] (0.00ns)   --->   "%output_63_addr = getelementptr i32 %output_63, i64 0, i64 %zext_ln122_1" [../src/hls/cnn.cpp:122]   --->   Operation 782 'getelementptr' 'output_63_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_52 : Operation 783 [2/2] (1.35ns)   --->   "%output_0_load = load i11 %output_0_addr" [../src/hls/cnn.cpp:124]   --->   Operation 783 'load' 'output_0_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 784 [2/2] (1.35ns)   --->   "%output_1_load = load i11 %output_1_addr" [../src/hls/cnn.cpp:124]   --->   Operation 784 'load' 'output_1_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 785 [2/2] (1.35ns)   --->   "%output_2_load = load i11 %output_2_addr" [../src/hls/cnn.cpp:124]   --->   Operation 785 'load' 'output_2_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 786 [2/2] (1.35ns)   --->   "%output_3_load = load i11 %output_3_addr" [../src/hls/cnn.cpp:124]   --->   Operation 786 'load' 'output_3_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 787 [2/2] (1.35ns)   --->   "%output_4_load = load i11 %output_4_addr" [../src/hls/cnn.cpp:124]   --->   Operation 787 'load' 'output_4_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 788 [2/2] (1.35ns)   --->   "%output_5_load = load i11 %output_5_addr" [../src/hls/cnn.cpp:124]   --->   Operation 788 'load' 'output_5_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 789 [2/2] (1.35ns)   --->   "%output_6_load = load i11 %output_6_addr" [../src/hls/cnn.cpp:124]   --->   Operation 789 'load' 'output_6_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 790 [2/2] (1.35ns)   --->   "%output_7_load = load i11 %output_7_addr" [../src/hls/cnn.cpp:124]   --->   Operation 790 'load' 'output_7_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 791 [2/2] (1.35ns)   --->   "%output_8_load = load i11 %output_8_addr" [../src/hls/cnn.cpp:124]   --->   Operation 791 'load' 'output_8_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 792 [2/2] (1.35ns)   --->   "%output_9_load = load i11 %output_9_addr" [../src/hls/cnn.cpp:124]   --->   Operation 792 'load' 'output_9_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 793 [2/2] (1.35ns)   --->   "%output_10_load = load i11 %output_10_addr" [../src/hls/cnn.cpp:124]   --->   Operation 793 'load' 'output_10_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 794 [2/2] (1.35ns)   --->   "%output_11_load = load i11 %output_11_addr" [../src/hls/cnn.cpp:124]   --->   Operation 794 'load' 'output_11_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 795 [2/2] (1.35ns)   --->   "%output_12_load = load i11 %output_12_addr" [../src/hls/cnn.cpp:124]   --->   Operation 795 'load' 'output_12_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 796 [2/2] (1.35ns)   --->   "%output_13_load = load i11 %output_13_addr" [../src/hls/cnn.cpp:124]   --->   Operation 796 'load' 'output_13_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 797 [2/2] (1.35ns)   --->   "%output_14_load = load i11 %output_14_addr" [../src/hls/cnn.cpp:124]   --->   Operation 797 'load' 'output_14_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 798 [2/2] (1.35ns)   --->   "%output_15_load = load i11 %output_15_addr" [../src/hls/cnn.cpp:124]   --->   Operation 798 'load' 'output_15_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 799 [2/2] (1.35ns)   --->   "%output_16_load = load i11 %output_16_addr" [../src/hls/cnn.cpp:124]   --->   Operation 799 'load' 'output_16_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 800 [2/2] (1.35ns)   --->   "%output_17_load = load i11 %output_17_addr" [../src/hls/cnn.cpp:124]   --->   Operation 800 'load' 'output_17_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 801 [2/2] (1.35ns)   --->   "%output_18_load = load i11 %output_18_addr" [../src/hls/cnn.cpp:124]   --->   Operation 801 'load' 'output_18_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 802 [2/2] (1.35ns)   --->   "%output_19_load = load i11 %output_19_addr" [../src/hls/cnn.cpp:124]   --->   Operation 802 'load' 'output_19_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 803 [2/2] (1.35ns)   --->   "%output_20_load = load i11 %output_20_addr" [../src/hls/cnn.cpp:124]   --->   Operation 803 'load' 'output_20_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 804 [2/2] (1.35ns)   --->   "%output_21_load = load i11 %output_21_addr" [../src/hls/cnn.cpp:124]   --->   Operation 804 'load' 'output_21_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 805 [2/2] (1.35ns)   --->   "%output_22_load = load i11 %output_22_addr" [../src/hls/cnn.cpp:124]   --->   Operation 805 'load' 'output_22_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 806 [2/2] (1.35ns)   --->   "%output_23_load = load i11 %output_23_addr" [../src/hls/cnn.cpp:124]   --->   Operation 806 'load' 'output_23_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 807 [2/2] (1.35ns)   --->   "%output_24_load = load i11 %output_24_addr" [../src/hls/cnn.cpp:124]   --->   Operation 807 'load' 'output_24_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 808 [2/2] (1.35ns)   --->   "%output_25_load = load i11 %output_25_addr" [../src/hls/cnn.cpp:124]   --->   Operation 808 'load' 'output_25_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 809 [2/2] (1.35ns)   --->   "%output_26_load = load i11 %output_26_addr" [../src/hls/cnn.cpp:124]   --->   Operation 809 'load' 'output_26_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 810 [2/2] (1.35ns)   --->   "%output_27_load = load i11 %output_27_addr" [../src/hls/cnn.cpp:124]   --->   Operation 810 'load' 'output_27_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 811 [2/2] (1.35ns)   --->   "%output_28_load = load i11 %output_28_addr" [../src/hls/cnn.cpp:124]   --->   Operation 811 'load' 'output_28_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 812 [2/2] (1.35ns)   --->   "%output_29_load = load i11 %output_29_addr" [../src/hls/cnn.cpp:124]   --->   Operation 812 'load' 'output_29_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 813 [2/2] (1.35ns)   --->   "%output_30_load = load i11 %output_30_addr" [../src/hls/cnn.cpp:124]   --->   Operation 813 'load' 'output_30_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 814 [2/2] (1.35ns)   --->   "%output_31_load = load i11 %output_31_addr" [../src/hls/cnn.cpp:124]   --->   Operation 814 'load' 'output_31_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 815 [2/2] (1.35ns)   --->   "%output_32_load = load i11 %output_32_addr" [../src/hls/cnn.cpp:124]   --->   Operation 815 'load' 'output_32_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 816 [2/2] (1.35ns)   --->   "%output_33_load = load i11 %output_33_addr" [../src/hls/cnn.cpp:124]   --->   Operation 816 'load' 'output_33_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 817 [2/2] (1.35ns)   --->   "%output_34_load = load i11 %output_34_addr" [../src/hls/cnn.cpp:124]   --->   Operation 817 'load' 'output_34_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 818 [2/2] (1.35ns)   --->   "%output_35_load = load i11 %output_35_addr" [../src/hls/cnn.cpp:124]   --->   Operation 818 'load' 'output_35_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 819 [2/2] (1.35ns)   --->   "%output_36_load = load i11 %output_36_addr" [../src/hls/cnn.cpp:124]   --->   Operation 819 'load' 'output_36_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 820 [2/2] (1.35ns)   --->   "%output_37_load = load i11 %output_37_addr" [../src/hls/cnn.cpp:124]   --->   Operation 820 'load' 'output_37_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 821 [2/2] (1.35ns)   --->   "%output_38_load = load i11 %output_38_addr" [../src/hls/cnn.cpp:124]   --->   Operation 821 'load' 'output_38_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 822 [2/2] (1.35ns)   --->   "%output_39_load = load i11 %output_39_addr" [../src/hls/cnn.cpp:124]   --->   Operation 822 'load' 'output_39_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 823 [2/2] (1.35ns)   --->   "%output_40_load = load i11 %output_40_addr" [../src/hls/cnn.cpp:124]   --->   Operation 823 'load' 'output_40_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 824 [2/2] (1.35ns)   --->   "%output_41_load = load i11 %output_41_addr" [../src/hls/cnn.cpp:124]   --->   Operation 824 'load' 'output_41_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 825 [2/2] (1.35ns)   --->   "%output_42_load = load i11 %output_42_addr" [../src/hls/cnn.cpp:124]   --->   Operation 825 'load' 'output_42_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 826 [2/2] (1.35ns)   --->   "%output_43_load = load i11 %output_43_addr" [../src/hls/cnn.cpp:124]   --->   Operation 826 'load' 'output_43_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 827 [2/2] (1.35ns)   --->   "%output_44_load = load i11 %output_44_addr" [../src/hls/cnn.cpp:124]   --->   Operation 827 'load' 'output_44_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 828 [2/2] (1.35ns)   --->   "%output_45_load = load i11 %output_45_addr" [../src/hls/cnn.cpp:124]   --->   Operation 828 'load' 'output_45_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 829 [2/2] (1.35ns)   --->   "%output_46_load = load i11 %output_46_addr" [../src/hls/cnn.cpp:124]   --->   Operation 829 'load' 'output_46_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 830 [2/2] (1.35ns)   --->   "%output_47_load = load i11 %output_47_addr" [../src/hls/cnn.cpp:124]   --->   Operation 830 'load' 'output_47_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 831 [2/2] (1.35ns)   --->   "%output_48_load = load i11 %output_48_addr" [../src/hls/cnn.cpp:124]   --->   Operation 831 'load' 'output_48_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 832 [2/2] (1.35ns)   --->   "%output_49_load = load i11 %output_49_addr" [../src/hls/cnn.cpp:124]   --->   Operation 832 'load' 'output_49_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 833 [2/2] (1.35ns)   --->   "%output_50_load = load i11 %output_50_addr" [../src/hls/cnn.cpp:124]   --->   Operation 833 'load' 'output_50_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 834 [2/2] (1.35ns)   --->   "%output_51_load = load i11 %output_51_addr" [../src/hls/cnn.cpp:124]   --->   Operation 834 'load' 'output_51_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 835 [2/2] (1.35ns)   --->   "%output_52_load = load i11 %output_52_addr" [../src/hls/cnn.cpp:124]   --->   Operation 835 'load' 'output_52_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 836 [2/2] (1.35ns)   --->   "%output_53_load = load i11 %output_53_addr" [../src/hls/cnn.cpp:124]   --->   Operation 836 'load' 'output_53_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 837 [2/2] (1.35ns)   --->   "%output_54_load = load i11 %output_54_addr" [../src/hls/cnn.cpp:124]   --->   Operation 837 'load' 'output_54_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 838 [2/2] (1.35ns)   --->   "%output_55_load = load i11 %output_55_addr" [../src/hls/cnn.cpp:124]   --->   Operation 838 'load' 'output_55_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 839 [2/2] (1.35ns)   --->   "%output_56_load = load i11 %output_56_addr" [../src/hls/cnn.cpp:124]   --->   Operation 839 'load' 'output_56_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 840 [2/2] (1.35ns)   --->   "%output_57_load = load i11 %output_57_addr" [../src/hls/cnn.cpp:124]   --->   Operation 840 'load' 'output_57_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 841 [2/2] (1.35ns)   --->   "%output_58_load = load i11 %output_58_addr" [../src/hls/cnn.cpp:124]   --->   Operation 841 'load' 'output_58_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 842 [2/2] (1.35ns)   --->   "%output_59_load = load i11 %output_59_addr" [../src/hls/cnn.cpp:124]   --->   Operation 842 'load' 'output_59_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 843 [2/2] (1.35ns)   --->   "%output_60_load = load i11 %output_60_addr" [../src/hls/cnn.cpp:124]   --->   Operation 843 'load' 'output_60_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 844 [2/2] (1.35ns)   --->   "%output_61_load = load i11 %output_61_addr" [../src/hls/cnn.cpp:124]   --->   Operation 844 'load' 'output_61_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 845 [2/2] (1.35ns)   --->   "%output_62_load = load i11 %output_62_addr" [../src/hls/cnn.cpp:124]   --->   Operation 845 'load' 'output_62_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_52 : Operation 846 [2/2] (1.35ns)   --->   "%output_63_load = load i11 %output_63_addr" [../src/hls/cnn.cpp:124]   --->   Operation 846 'load' 'output_63_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>

State 53 <SV = 24> <Delay = 2.33>
ST_53 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i7 %tmp_24" [../src/hls/cnn.cpp:122]   --->   Operation 847 'zext' 'zext_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_53 : Operation 848 [1/2] (1.35ns)   --->   "%output_0_load = load i11 %output_0_addr" [../src/hls/cnn.cpp:124]   --->   Operation 848 'load' 'output_0_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 849 [1/2] (1.35ns)   --->   "%output_1_load = load i11 %output_1_addr" [../src/hls/cnn.cpp:124]   --->   Operation 849 'load' 'output_1_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 850 [1/2] (1.35ns)   --->   "%output_2_load = load i11 %output_2_addr" [../src/hls/cnn.cpp:124]   --->   Operation 850 'load' 'output_2_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 851 [1/2] (1.35ns)   --->   "%output_3_load = load i11 %output_3_addr" [../src/hls/cnn.cpp:124]   --->   Operation 851 'load' 'output_3_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 852 [1/2] (1.35ns)   --->   "%output_4_load = load i11 %output_4_addr" [../src/hls/cnn.cpp:124]   --->   Operation 852 'load' 'output_4_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 853 [1/2] (1.35ns)   --->   "%output_5_load = load i11 %output_5_addr" [../src/hls/cnn.cpp:124]   --->   Operation 853 'load' 'output_5_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 854 [1/2] (1.35ns)   --->   "%output_6_load = load i11 %output_6_addr" [../src/hls/cnn.cpp:124]   --->   Operation 854 'load' 'output_6_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 855 [1/2] (1.35ns)   --->   "%output_7_load = load i11 %output_7_addr" [../src/hls/cnn.cpp:124]   --->   Operation 855 'load' 'output_7_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 856 [1/2] (1.35ns)   --->   "%output_8_load = load i11 %output_8_addr" [../src/hls/cnn.cpp:124]   --->   Operation 856 'load' 'output_8_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 857 [1/2] (1.35ns)   --->   "%output_9_load = load i11 %output_9_addr" [../src/hls/cnn.cpp:124]   --->   Operation 857 'load' 'output_9_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 858 [1/2] (1.35ns)   --->   "%output_10_load = load i11 %output_10_addr" [../src/hls/cnn.cpp:124]   --->   Operation 858 'load' 'output_10_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 859 [1/2] (1.35ns)   --->   "%output_11_load = load i11 %output_11_addr" [../src/hls/cnn.cpp:124]   --->   Operation 859 'load' 'output_11_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 860 [1/2] (1.35ns)   --->   "%output_12_load = load i11 %output_12_addr" [../src/hls/cnn.cpp:124]   --->   Operation 860 'load' 'output_12_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 861 [1/2] (1.35ns)   --->   "%output_13_load = load i11 %output_13_addr" [../src/hls/cnn.cpp:124]   --->   Operation 861 'load' 'output_13_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 862 [1/2] (1.35ns)   --->   "%output_14_load = load i11 %output_14_addr" [../src/hls/cnn.cpp:124]   --->   Operation 862 'load' 'output_14_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 863 [1/2] (1.35ns)   --->   "%output_15_load = load i11 %output_15_addr" [../src/hls/cnn.cpp:124]   --->   Operation 863 'load' 'output_15_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 864 [1/2] (1.35ns)   --->   "%output_16_load = load i11 %output_16_addr" [../src/hls/cnn.cpp:124]   --->   Operation 864 'load' 'output_16_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 865 [1/2] (1.35ns)   --->   "%output_17_load = load i11 %output_17_addr" [../src/hls/cnn.cpp:124]   --->   Operation 865 'load' 'output_17_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 866 [1/2] (1.35ns)   --->   "%output_18_load = load i11 %output_18_addr" [../src/hls/cnn.cpp:124]   --->   Operation 866 'load' 'output_18_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 867 [1/2] (1.35ns)   --->   "%output_19_load = load i11 %output_19_addr" [../src/hls/cnn.cpp:124]   --->   Operation 867 'load' 'output_19_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 868 [1/2] (1.35ns)   --->   "%output_20_load = load i11 %output_20_addr" [../src/hls/cnn.cpp:124]   --->   Operation 868 'load' 'output_20_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 869 [1/2] (1.35ns)   --->   "%output_21_load = load i11 %output_21_addr" [../src/hls/cnn.cpp:124]   --->   Operation 869 'load' 'output_21_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 870 [1/2] (1.35ns)   --->   "%output_22_load = load i11 %output_22_addr" [../src/hls/cnn.cpp:124]   --->   Operation 870 'load' 'output_22_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 871 [1/2] (1.35ns)   --->   "%output_23_load = load i11 %output_23_addr" [../src/hls/cnn.cpp:124]   --->   Operation 871 'load' 'output_23_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 872 [1/2] (1.35ns)   --->   "%output_24_load = load i11 %output_24_addr" [../src/hls/cnn.cpp:124]   --->   Operation 872 'load' 'output_24_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 873 [1/2] (1.35ns)   --->   "%output_25_load = load i11 %output_25_addr" [../src/hls/cnn.cpp:124]   --->   Operation 873 'load' 'output_25_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 874 [1/2] (1.35ns)   --->   "%output_26_load = load i11 %output_26_addr" [../src/hls/cnn.cpp:124]   --->   Operation 874 'load' 'output_26_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 875 [1/2] (1.35ns)   --->   "%output_27_load = load i11 %output_27_addr" [../src/hls/cnn.cpp:124]   --->   Operation 875 'load' 'output_27_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 876 [1/2] (1.35ns)   --->   "%output_28_load = load i11 %output_28_addr" [../src/hls/cnn.cpp:124]   --->   Operation 876 'load' 'output_28_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 877 [1/2] (1.35ns)   --->   "%output_29_load = load i11 %output_29_addr" [../src/hls/cnn.cpp:124]   --->   Operation 877 'load' 'output_29_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 878 [1/2] (1.35ns)   --->   "%output_30_load = load i11 %output_30_addr" [../src/hls/cnn.cpp:124]   --->   Operation 878 'load' 'output_30_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 879 [1/2] (1.35ns)   --->   "%output_31_load = load i11 %output_31_addr" [../src/hls/cnn.cpp:124]   --->   Operation 879 'load' 'output_31_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 880 [1/2] (1.35ns)   --->   "%output_32_load = load i11 %output_32_addr" [../src/hls/cnn.cpp:124]   --->   Operation 880 'load' 'output_32_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 881 [1/2] (1.35ns)   --->   "%output_33_load = load i11 %output_33_addr" [../src/hls/cnn.cpp:124]   --->   Operation 881 'load' 'output_33_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 882 [1/2] (1.35ns)   --->   "%output_34_load = load i11 %output_34_addr" [../src/hls/cnn.cpp:124]   --->   Operation 882 'load' 'output_34_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 883 [1/2] (1.35ns)   --->   "%output_35_load = load i11 %output_35_addr" [../src/hls/cnn.cpp:124]   --->   Operation 883 'load' 'output_35_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 884 [1/2] (1.35ns)   --->   "%output_36_load = load i11 %output_36_addr" [../src/hls/cnn.cpp:124]   --->   Operation 884 'load' 'output_36_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 885 [1/2] (1.35ns)   --->   "%output_37_load = load i11 %output_37_addr" [../src/hls/cnn.cpp:124]   --->   Operation 885 'load' 'output_37_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 886 [1/2] (1.35ns)   --->   "%output_38_load = load i11 %output_38_addr" [../src/hls/cnn.cpp:124]   --->   Operation 886 'load' 'output_38_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 887 [1/2] (1.35ns)   --->   "%output_39_load = load i11 %output_39_addr" [../src/hls/cnn.cpp:124]   --->   Operation 887 'load' 'output_39_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 888 [1/2] (1.35ns)   --->   "%output_40_load = load i11 %output_40_addr" [../src/hls/cnn.cpp:124]   --->   Operation 888 'load' 'output_40_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 889 [1/2] (1.35ns)   --->   "%output_41_load = load i11 %output_41_addr" [../src/hls/cnn.cpp:124]   --->   Operation 889 'load' 'output_41_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 890 [1/2] (1.35ns)   --->   "%output_42_load = load i11 %output_42_addr" [../src/hls/cnn.cpp:124]   --->   Operation 890 'load' 'output_42_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 891 [1/2] (1.35ns)   --->   "%output_43_load = load i11 %output_43_addr" [../src/hls/cnn.cpp:124]   --->   Operation 891 'load' 'output_43_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 892 [1/2] (1.35ns)   --->   "%output_44_load = load i11 %output_44_addr" [../src/hls/cnn.cpp:124]   --->   Operation 892 'load' 'output_44_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 893 [1/2] (1.35ns)   --->   "%output_45_load = load i11 %output_45_addr" [../src/hls/cnn.cpp:124]   --->   Operation 893 'load' 'output_45_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 894 [1/2] (1.35ns)   --->   "%output_46_load = load i11 %output_46_addr" [../src/hls/cnn.cpp:124]   --->   Operation 894 'load' 'output_46_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 895 [1/2] (1.35ns)   --->   "%output_47_load = load i11 %output_47_addr" [../src/hls/cnn.cpp:124]   --->   Operation 895 'load' 'output_47_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 896 [1/2] (1.35ns)   --->   "%output_48_load = load i11 %output_48_addr" [../src/hls/cnn.cpp:124]   --->   Operation 896 'load' 'output_48_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 897 [1/2] (1.35ns)   --->   "%output_49_load = load i11 %output_49_addr" [../src/hls/cnn.cpp:124]   --->   Operation 897 'load' 'output_49_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 898 [1/2] (1.35ns)   --->   "%output_50_load = load i11 %output_50_addr" [../src/hls/cnn.cpp:124]   --->   Operation 898 'load' 'output_50_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 899 [1/2] (1.35ns)   --->   "%output_51_load = load i11 %output_51_addr" [../src/hls/cnn.cpp:124]   --->   Operation 899 'load' 'output_51_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 900 [1/2] (1.35ns)   --->   "%output_52_load = load i11 %output_52_addr" [../src/hls/cnn.cpp:124]   --->   Operation 900 'load' 'output_52_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 901 [1/2] (1.35ns)   --->   "%output_53_load = load i11 %output_53_addr" [../src/hls/cnn.cpp:124]   --->   Operation 901 'load' 'output_53_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 902 [1/2] (1.35ns)   --->   "%output_54_load = load i11 %output_54_addr" [../src/hls/cnn.cpp:124]   --->   Operation 902 'load' 'output_54_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 903 [1/2] (1.35ns)   --->   "%output_55_load = load i11 %output_55_addr" [../src/hls/cnn.cpp:124]   --->   Operation 903 'load' 'output_55_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 904 [1/2] (1.35ns)   --->   "%output_56_load = load i11 %output_56_addr" [../src/hls/cnn.cpp:124]   --->   Operation 904 'load' 'output_56_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 905 [1/2] (1.35ns)   --->   "%output_57_load = load i11 %output_57_addr" [../src/hls/cnn.cpp:124]   --->   Operation 905 'load' 'output_57_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 906 [1/2] (1.35ns)   --->   "%output_58_load = load i11 %output_58_addr" [../src/hls/cnn.cpp:124]   --->   Operation 906 'load' 'output_58_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 907 [1/2] (1.35ns)   --->   "%output_59_load = load i11 %output_59_addr" [../src/hls/cnn.cpp:124]   --->   Operation 907 'load' 'output_59_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 908 [1/2] (1.35ns)   --->   "%output_60_load = load i11 %output_60_addr" [../src/hls/cnn.cpp:124]   --->   Operation 908 'load' 'output_60_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 909 [1/2] (1.35ns)   --->   "%output_61_load = load i11 %output_61_addr" [../src/hls/cnn.cpp:124]   --->   Operation 909 'load' 'output_61_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 910 [1/2] (1.35ns)   --->   "%output_62_load = load i11 %output_62_addr" [../src/hls/cnn.cpp:124]   --->   Operation 910 'load' 'output_62_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 911 [1/2] (1.35ns)   --->   "%output_63_load = load i11 %output_63_addr" [../src/hls/cnn.cpp:124]   --->   Operation 911 'load' 'output_63_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_53 : Operation 912 [1/1] (0.97ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.64float.i64, i32 %output_0_load, i32 %output_1_load, i32 %output_2_load, i32 %output_3_load, i32 %output_4_load, i32 %output_5_load, i32 %output_6_load, i32 %output_7_load, i32 %output_8_load, i32 %output_9_load, i32 %output_10_load, i32 %output_11_load, i32 %output_12_load, i32 %output_13_load, i32 %output_14_load, i32 %output_15_load, i32 %output_16_load, i32 %output_17_load, i32 %output_18_load, i32 %output_19_load, i32 %output_20_load, i32 %output_21_load, i32 %output_22_load, i32 %output_23_load, i32 %output_24_load, i32 %output_25_load, i32 %output_26_load, i32 %output_27_load, i32 %output_28_load, i32 %output_29_load, i32 %output_30_load, i32 %output_31_load, i32 %output_32_load, i32 %output_33_load, i32 %output_34_load, i32 %output_35_load, i32 %output_36_load, i32 %output_37_load, i32 %output_38_load, i32 %output_39_load, i32 %output_40_load, i32 %output_41_load, i32 %output_42_load, i32 %output_43_load, i32 %output_44_load, i32 %output_45_load, i32 %output_46_load, i32 %output_47_load, i32 %output_48_load, i32 %output_49_load, i32 %output_50_load, i32 %output_51_load, i32 %output_52_load, i32 %output_53_load, i32 %output_54_load, i32 %output_55_load, i32 %output_56_load, i32 %output_57_load, i32 %output_58_load, i32 %output_59_load, i32 %output_60_load, i32 %output_61_load, i32 %output_62_load, i32 %output_63_load, i64 %zext_ln122" [../src/hls/cnn.cpp:124]   --->   Operation 912 'mux' 'tmp_45' <Predicate = (!icmp_ln113)> <Delay = 0.97> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 25> <Delay = 6.01>
ST_54 : Operation 913 [5/5] (6.01ns)   --->   "%add = fadd i32 %tmp_45, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:124]   --->   Operation 913 'fadd' 'add' <Predicate = (!icmp_ln113)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 26> <Delay = 6.01>
ST_55 : Operation 914 [4/5] (6.01ns)   --->   "%add = fadd i32 %tmp_45, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:124]   --->   Operation 914 'fadd' 'add' <Predicate = (!icmp_ln113)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 27> <Delay = 6.01>
ST_56 : Operation 915 [3/5] (6.01ns)   --->   "%add = fadd i32 %tmp_45, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:124]   --->   Operation 915 'fadd' 'add' <Predicate = (!icmp_ln113)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 28> <Delay = 6.01>
ST_57 : Operation 916 [2/5] (6.01ns)   --->   "%add = fadd i32 %tmp_45, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:124]   --->   Operation 916 'fadd' 'add' <Predicate = (!icmp_ln113)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 29> <Delay = 6.01>
ST_58 : Operation 917 [1/5] (6.01ns)   --->   "%add = fadd i32 %tmp_45, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:124]   --->   Operation 917 'fadd' 'add' <Predicate = (!icmp_ln113)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 30> <Delay = 3.34>
ST_59 : Operation 918 [2/2] (3.34ns)   --->   "%tmp_47 = fcmp_olt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 918 'fcmp' 'tmp_47' <Predicate = (!icmp_ln113)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 31> <Delay = 5.22>
ST_60 : Operation 919 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_113_7_VITIS_LOOP_116_8_VITIS_LOOP_119_9_str"   --->   Operation 919 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_60 : Operation 920 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 107648, i64 107648, i64 107648"   --->   Operation 920 'speclooptripcount' 'empty_89' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_60 : Operation 921 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 921 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_60 : Operation 922 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_116_8_VITIS_LOOP_119_9_str"   --->   Operation 922 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_60 : Operation 923 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 923 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_60 : Operation 924 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:119]   --->   Operation 924 'specloopname' 'specloopname_ln119' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_60 : Operation 925 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add" [../src/hls/cnn.cpp:49]   --->   Operation 925 'bitcast' 'bitcast_ln49' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_60 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 926 'partselect' 'tmp_46' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_60 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 927 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_60 : Operation 928 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_46, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 928 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln113)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 929 [1/1] (0.97ns)   --->   "%icmp_ln49_6 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 929 'icmp' 'icmp_ln49_6' <Predicate = (!icmp_ln113)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_6, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 930 'or' 'or_ln49' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 931 [1/2] (3.34ns)   --->   "%tmp_47 = fcmp_olt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 931 'fcmp' 'tmp_47' <Predicate = (!icmp_ln113)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_47" [../src/hls/cnn.cpp:49]   --->   Operation 932 'and' 'and_ln49' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 933 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 0, i32 %add" [../src/hls/cnn.cpp:49]   --->   Operation 933 'select' 'select_ln49' <Predicate = (!icmp_ln113)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 934 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_62_addr" [../src/hls/cnn.cpp:124]   --->   Operation 934 'store' 'store_ln124' <Predicate = (trunc_ln8 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 935 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_61_addr" [../src/hls/cnn.cpp:124]   --->   Operation 935 'store' 'store_ln124' <Predicate = (trunc_ln8 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 936 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_60_addr" [../src/hls/cnn.cpp:124]   --->   Operation 936 'store' 'store_ln124' <Predicate = (trunc_ln8 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 937 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_59_addr" [../src/hls/cnn.cpp:124]   --->   Operation 937 'store' 'store_ln124' <Predicate = (trunc_ln8 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 938 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_58_addr" [../src/hls/cnn.cpp:124]   --->   Operation 938 'store' 'store_ln124' <Predicate = (trunc_ln8 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 939 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_57_addr" [../src/hls/cnn.cpp:124]   --->   Operation 939 'store' 'store_ln124' <Predicate = (trunc_ln8 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 940 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_56_addr" [../src/hls/cnn.cpp:124]   --->   Operation 940 'store' 'store_ln124' <Predicate = (trunc_ln8 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 941 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_55_addr" [../src/hls/cnn.cpp:124]   --->   Operation 941 'store' 'store_ln124' <Predicate = (trunc_ln8 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 942 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_54_addr" [../src/hls/cnn.cpp:124]   --->   Operation 942 'store' 'store_ln124' <Predicate = (trunc_ln8 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 943 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_53_addr" [../src/hls/cnn.cpp:124]   --->   Operation 943 'store' 'store_ln124' <Predicate = (trunc_ln8 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 944 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_52_addr" [../src/hls/cnn.cpp:124]   --->   Operation 944 'store' 'store_ln124' <Predicate = (trunc_ln8 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 945 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_51_addr" [../src/hls/cnn.cpp:124]   --->   Operation 945 'store' 'store_ln124' <Predicate = (trunc_ln8 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 946 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_50_addr" [../src/hls/cnn.cpp:124]   --->   Operation 946 'store' 'store_ln124' <Predicate = (trunc_ln8 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 947 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_49_addr" [../src/hls/cnn.cpp:124]   --->   Operation 947 'store' 'store_ln124' <Predicate = (trunc_ln8 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 948 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_48_addr" [../src/hls/cnn.cpp:124]   --->   Operation 948 'store' 'store_ln124' <Predicate = (trunc_ln8 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 949 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_47_addr" [../src/hls/cnn.cpp:124]   --->   Operation 949 'store' 'store_ln124' <Predicate = (trunc_ln8 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 950 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_46_addr" [../src/hls/cnn.cpp:124]   --->   Operation 950 'store' 'store_ln124' <Predicate = (trunc_ln8 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 951 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_45_addr" [../src/hls/cnn.cpp:124]   --->   Operation 951 'store' 'store_ln124' <Predicate = (trunc_ln8 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 952 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_44_addr" [../src/hls/cnn.cpp:124]   --->   Operation 952 'store' 'store_ln124' <Predicate = (trunc_ln8 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 953 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_43_addr" [../src/hls/cnn.cpp:124]   --->   Operation 953 'store' 'store_ln124' <Predicate = (trunc_ln8 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 954 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_42_addr" [../src/hls/cnn.cpp:124]   --->   Operation 954 'store' 'store_ln124' <Predicate = (trunc_ln8 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 955 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_41_addr" [../src/hls/cnn.cpp:124]   --->   Operation 955 'store' 'store_ln124' <Predicate = (trunc_ln8 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 956 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_40_addr" [../src/hls/cnn.cpp:124]   --->   Operation 956 'store' 'store_ln124' <Predicate = (trunc_ln8 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 957 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_39_addr" [../src/hls/cnn.cpp:124]   --->   Operation 957 'store' 'store_ln124' <Predicate = (trunc_ln8 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 958 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_38_addr" [../src/hls/cnn.cpp:124]   --->   Operation 958 'store' 'store_ln124' <Predicate = (trunc_ln8 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 959 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_37_addr" [../src/hls/cnn.cpp:124]   --->   Operation 959 'store' 'store_ln124' <Predicate = (trunc_ln8 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 960 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_36_addr" [../src/hls/cnn.cpp:124]   --->   Operation 960 'store' 'store_ln124' <Predicate = (trunc_ln8 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 961 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_35_addr" [../src/hls/cnn.cpp:124]   --->   Operation 961 'store' 'store_ln124' <Predicate = (trunc_ln8 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 962 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_34_addr" [../src/hls/cnn.cpp:124]   --->   Operation 962 'store' 'store_ln124' <Predicate = (trunc_ln8 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 963 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_33_addr" [../src/hls/cnn.cpp:124]   --->   Operation 963 'store' 'store_ln124' <Predicate = (trunc_ln8 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 964 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_32_addr" [../src/hls/cnn.cpp:124]   --->   Operation 964 'store' 'store_ln124' <Predicate = (trunc_ln8 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 965 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_31_addr" [../src/hls/cnn.cpp:124]   --->   Operation 965 'store' 'store_ln124' <Predicate = (trunc_ln8 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 966 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_30_addr" [../src/hls/cnn.cpp:124]   --->   Operation 966 'store' 'store_ln124' <Predicate = (trunc_ln8 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 967 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_29_addr" [../src/hls/cnn.cpp:124]   --->   Operation 967 'store' 'store_ln124' <Predicate = (trunc_ln8 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 968 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_28_addr" [../src/hls/cnn.cpp:124]   --->   Operation 968 'store' 'store_ln124' <Predicate = (trunc_ln8 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 969 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_27_addr" [../src/hls/cnn.cpp:124]   --->   Operation 969 'store' 'store_ln124' <Predicate = (trunc_ln8 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 970 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_26_addr" [../src/hls/cnn.cpp:124]   --->   Operation 970 'store' 'store_ln124' <Predicate = (trunc_ln8 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 971 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_25_addr" [../src/hls/cnn.cpp:124]   --->   Operation 971 'store' 'store_ln124' <Predicate = (trunc_ln8 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 972 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_24_addr" [../src/hls/cnn.cpp:124]   --->   Operation 972 'store' 'store_ln124' <Predicate = (trunc_ln8 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 973 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_23_addr" [../src/hls/cnn.cpp:124]   --->   Operation 973 'store' 'store_ln124' <Predicate = (trunc_ln8 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 974 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_22_addr" [../src/hls/cnn.cpp:124]   --->   Operation 974 'store' 'store_ln124' <Predicate = (trunc_ln8 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 975 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_21_addr" [../src/hls/cnn.cpp:124]   --->   Operation 975 'store' 'store_ln124' <Predicate = (trunc_ln8 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 976 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_20_addr" [../src/hls/cnn.cpp:124]   --->   Operation 976 'store' 'store_ln124' <Predicate = (trunc_ln8 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 977 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_19_addr" [../src/hls/cnn.cpp:124]   --->   Operation 977 'store' 'store_ln124' <Predicate = (trunc_ln8 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 978 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_18_addr" [../src/hls/cnn.cpp:124]   --->   Operation 978 'store' 'store_ln124' <Predicate = (trunc_ln8 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 979 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_17_addr" [../src/hls/cnn.cpp:124]   --->   Operation 979 'store' 'store_ln124' <Predicate = (trunc_ln8 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 980 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_16_addr" [../src/hls/cnn.cpp:124]   --->   Operation 980 'store' 'store_ln124' <Predicate = (trunc_ln8 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 981 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_15_addr" [../src/hls/cnn.cpp:124]   --->   Operation 981 'store' 'store_ln124' <Predicate = (trunc_ln8 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 982 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_14_addr" [../src/hls/cnn.cpp:124]   --->   Operation 982 'store' 'store_ln124' <Predicate = (trunc_ln8 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 983 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_13_addr" [../src/hls/cnn.cpp:124]   --->   Operation 983 'store' 'store_ln124' <Predicate = (trunc_ln8 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 984 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_12_addr" [../src/hls/cnn.cpp:124]   --->   Operation 984 'store' 'store_ln124' <Predicate = (trunc_ln8 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 985 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_11_addr" [../src/hls/cnn.cpp:124]   --->   Operation 985 'store' 'store_ln124' <Predicate = (trunc_ln8 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 986 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_10_addr" [../src/hls/cnn.cpp:124]   --->   Operation 986 'store' 'store_ln124' <Predicate = (trunc_ln8 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 987 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_9_addr" [../src/hls/cnn.cpp:124]   --->   Operation 987 'store' 'store_ln124' <Predicate = (trunc_ln8 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 988 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_8_addr" [../src/hls/cnn.cpp:124]   --->   Operation 988 'store' 'store_ln124' <Predicate = (trunc_ln8 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 989 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_7_addr" [../src/hls/cnn.cpp:124]   --->   Operation 989 'store' 'store_ln124' <Predicate = (trunc_ln8 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 990 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_6_addr" [../src/hls/cnn.cpp:124]   --->   Operation 990 'store' 'store_ln124' <Predicate = (trunc_ln8 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 991 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_5_addr" [../src/hls/cnn.cpp:124]   --->   Operation 991 'store' 'store_ln124' <Predicate = (trunc_ln8 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 992 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_4_addr" [../src/hls/cnn.cpp:124]   --->   Operation 992 'store' 'store_ln124' <Predicate = (trunc_ln8 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 993 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_3_addr" [../src/hls/cnn.cpp:124]   --->   Operation 993 'store' 'store_ln124' <Predicate = (trunc_ln8 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 994 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_2_addr" [../src/hls/cnn.cpp:124]   --->   Operation 994 'store' 'store_ln124' <Predicate = (trunc_ln8 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 995 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_1_addr" [../src/hls/cnn.cpp:124]   --->   Operation 995 'store' 'store_ln124' <Predicate = (trunc_ln8 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 996 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_0_addr" [../src/hls/cnn.cpp:124]   --->   Operation 996 'store' 'store_ln124' <Predicate = (trunc_ln8 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_60 : Operation 997 [1/1] (1.35ns)   --->   "%store_ln124 = store i32 %select_ln49, i11 %output_63_addr" [../src/hls/cnn.cpp:124]   --->   Operation 997 'store' 'store_ln124' <Predicate = (trunc_ln8 == 63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>

State 61 <SV = 4> <Delay = 0.00>
ST_61 : Operation 998 [1/1] (0.00ns)   --->   "%ret_ln132 = ret" [../src/hls/cnn.cpp:132]   --->   Operation 998 'ret' 'ret_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten164', ../src/hls/cnn.cpp:76) with incoming values : ('add_ln76_1', ../src/hls/cnn.cpp:76) [72]  (0.489 ns)

 <State 2>: 6.63ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten87', ../src/hls/cnn.cpp:79) with incoming values : ('select_ln79', ../src/hls/cnn.cpp:79) [74]  (0 ns)
	'icmp' operation ('icmp_ln79', ../src/hls/cnn.cpp:79) [110]  (0.865 ns)
	'select' operation ('select_ln76', ../src/hls/cnn.cpp:76) [111]  (0.44 ns)
	'add' operation ('add_ln79', ../src/hls/cnn.cpp:79) [130]  (0.887 ns)
	'add' operation ('tmp_mid1', ../src/hls/cnn.cpp:79) [138]  (0.897 ns)
	'add' operation ('p_mid141', ../src/hls/cnn.cpp:79) [140]  (0.962 ns)
	'select' operation ('empty_85', ../src/hls/cnn.cpp:76) [142]  (0 ns)
	'add' operation ('sum19', ../src/hls/cnn.cpp:88) [196]  (1.03 ns)
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 3>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 4>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 5>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 6>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 7>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 8>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 9>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 10>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 11>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 12>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 13>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 14>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 15>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 16>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 17>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 18>: 1.56ns
The critical path consists of the following:
	'urem' operation ('newIndex129', ../src/hls/cnn.cpp:88) [202]  (1.56 ns)

 <State 19>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln101', ../src/hls/cnn.cpp:101) [340]  (0.921 ns)
	'getelementptr' operation ('layer_2_weights_addr', ../src/hls/cnn.cpp:101) [342]  (0 ns)
	'load' operation ('layer_2_weights_load', ../src/hls/cnn.cpp:101) on array 'layer_2_weights' [343]  (1.35 ns)

 <State 20>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:97) on array 'input_r' [337]  (1.35 ns)
	'fmul' operation ('mul', ../src/hls/cnn.cpp:100) [344]  (4.67 ns)

 <State 21>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:100) [344]  (4.67 ns)

 <State 22>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:100) [344]  (4.67 ns)

 <State 23>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:100) [344]  (4.67 ns)

 <State 24>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add4435', ../src/hls/cnn.cpp:96) with incoming values : ('tmp_s', ../src/hls/cnn.cpp:96) ('add2', ../src/hls/cnn.cpp:96) [348]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:96) [354]  (6.02 ns)

 <State 25>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:96) [354]  (6.02 ns)
	'phi' operation ('add4435', ../src/hls/cnn.cpp:96) with incoming values : ('tmp_s', ../src/hls/cnn.cpp:96) ('add2', ../src/hls/cnn.cpp:96) [348]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:96) [354]  (6.02 ns)

 <State 26>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:96) [354]  (6.02 ns)
	'phi' operation ('add4435', ../src/hls/cnn.cpp:96) with incoming values : ('tmp_s', ../src/hls/cnn.cpp:96) ('add2', ../src/hls/cnn.cpp:96) [348]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:96) [354]  (6.02 ns)

 <State 27>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:96) [354]  (6.02 ns)
	'phi' operation ('add4435', ../src/hls/cnn.cpp:96) with incoming values : ('tmp_s', ../src/hls/cnn.cpp:96) ('add2', ../src/hls/cnn.cpp:96) [348]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:96) [354]  (6.02 ns)

 <State 28>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:96) [354]  (6.02 ns)
	'phi' operation ('add4435', ../src/hls/cnn.cpp:96) with incoming values : ('tmp_s', ../src/hls/cnn.cpp:96) ('add2', ../src/hls/cnn.cpp:96) [348]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:96) [354]  (6.02 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln96', ../src/hls/cnn.cpp:96) of variable 'add4435', ../src/hls/cnn.cpp:96 on array 'output_62' [359]  (1.35 ns)

 <State 30>: 1.49ns
The critical path consists of the following:
	'add' operation ('add_ln79_1', ../src/hls/cnn.cpp:79) [556]  (1 ns)
	'select' operation ('select_ln79', ../src/hls/cnn.cpp:79) [557]  (0.484 ns)

 <State 31>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:113) with incoming values : ('select_ln113_2', ../src/hls/cnn.cpp:113) [563]  (0 ns)
	'mul' operation ('empty_87', ../src/hls/cnn.cpp:113) [569]  (1.82 ns)

 <State 32>: 6.83ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten178', ../src/hls/cnn.cpp:116) with incoming values : ('select_ln116_3', ../src/hls/cnn.cpp:116) [564]  (0 ns)
	'icmp' operation ('icmp_ln116', ../src/hls/cnn.cpp:116) [580]  (0.861 ns)
	'select' operation ('select_ln113', ../src/hls/cnn.cpp:113) [581]  (0.44 ns)
	'add' operation ('add_ln116', ../src/hls/cnn.cpp:116) [592]  (0.887 ns)
	'add' operation ('tmp5_mid1', ../src/hls/cnn.cpp:116) [597]  (0.897 ns)
	'add' operation ('p_mid1174', ../src/hls/cnn.cpp:116) [599]  (0.962 ns)
	'select' operation ('select_ln116_1', ../src/hls/cnn.cpp:116) [601]  (0 ns)
	'add' operation ('add_ln122', ../src/hls/cnn.cpp:122) [610]  (1.03 ns)
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 33>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 34>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 35>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 36>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 37>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 38>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 39>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 40>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 41>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 42>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 43>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 44>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 45>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 46>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 47>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 48>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 49>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 50>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 51>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)

 <State 52>: 3.1ns
The critical path consists of the following:
	'urem' operation ('urem_ln122', ../src/hls/cnn.cpp:122) [616]  (1.75 ns)
	'getelementptr' operation ('output_0_addr', ../src/hls/cnn.cpp:122) [618]  (0 ns)
	'load' operation ('output_0_load', ../src/hls/cnn.cpp:124) on array 'output_0' [682]  (1.35 ns)

 <State 53>: 2.33ns
The critical path consists of the following:
	'load' operation ('output_0_load', ../src/hls/cnn.cpp:124) on array 'output_0' [682]  (1.35 ns)
	'mux' operation ('tmp_45', ../src/hls/cnn.cpp:124) [746]  (0.978 ns)

 <State 54>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:124) [747]  (6.02 ns)

 <State 55>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:124) [747]  (6.02 ns)

 <State 56>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:124) [747]  (6.02 ns)

 <State 57>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:124) [747]  (6.02 ns)

 <State 58>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:124) [747]  (6.02 ns)

 <State 59>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_47', ../src/hls/cnn.cpp:49) [754]  (3.35 ns)

 <State 60>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_47', ../src/hls/cnn.cpp:49) [754]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [755]  (0 ns)
	'select' operation ('select_ln49', ../src/hls/cnn.cpp:49) [756]  (0.525 ns)
	'store' operation ('store_ln124', ../src/hls/cnn.cpp:124) of variable 'select_ln49', ../src/hls/cnn.cpp:49 on array 'output_62' [759]  (1.35 ns)

 <State 61>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
