

================================================================
== Vitis HLS Report for 'fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5'
================================================================
* Date:           Sun Jan 28 20:57:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.661 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12290|    12290|  0.246 ms|  0.246 ms|  12290|  12290|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |    12288|    12288|         3|          3|          1|  4096|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     335|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     115|    -|
|Register         |        -|     -|     163|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     163|     450|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add61_s12_20fixp_fu_353_p2         |         +|   0|  0|  39|          32|          32|
    |empty_10_fu_332_p2                 |         +|   0|  0|  15|           8|           8|
    |empty_11_fu_343_p2                 |         +|   0|  0|  15|           8|           8|
    |empty_4_fu_158_p2                  |         +|   0|  0|  15|           8|           8|
    |indvar_flatten13_op_fu_389_p2      |         +|   0|  0|  17|          10|           1|
    |indvar_flatten_next37_fu_170_p2    |         +|   0|  0|  20|          13|           1|
    |indvars_iv_next11_fu_261_p2        |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next16_dup42_fu_193_p2  |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next_fu_384_p2          |         +|   0|  0|  13|           5|           1|
    |p_mid111_fu_301_p2                 |         +|   0|  0|  15|           8|           8|
    |path_s12_20fixp_d0                 |         +|   0|  0|  39|          32|          32|
    |exitcond1_mid235_fu_255_p2         |       and|   0|  0|   2|           1|           1|
    |empty_12_fu_357_p2                 |      icmp|   0|  0|  18|          32|          32|
    |exitcond153_fu_249_p2              |      icmp|   0|  0|  10|           5|           6|
    |exitcond_flatten1552_fu_179_p2     |      icmp|   0|  0|  11|          10|           9|
    |exitcond_flatten38_fu_164_p2       |      icmp|   0|  0|  12|          13|          14|
    |empty_8_fu_267_p2                  |        or|   0|  0|   2|           1|           1|
    |empty_6_fu_199_p3                  |    select|   0|  0|   5|           1|           5|
    |indvar_flatten_next14_fu_394_p3    |    select|   0|  0|  10|           1|           1|
    |indvars_iv10_mid222_fu_185_p3      |    select|   0|  0|   5|           1|           1|
    |indvars_iv10_mid2_fu_320_p3        |    select|   0|  0|   5|           1|           5|
    |indvars_iv_mid2_fu_273_p3          |    select|   0|  0|   5|           1|           1|
    |p_cast6_mid233_fu_235_p3           |    select|   0|  0|   8|           1|           8|
    |p_cast6_mid2_fu_307_p3             |    select|   0|  0|   8|           1|           8|
    |p_mid210_fu_293_p3                 |    select|   0|  0|   8|           1|           8|
    |p_mid229_fu_223_p3                 |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten15_fu_243_p2   |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 335|         207|         206|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  17|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |indvar_flatten13_fu_60       |   9|          2|   10|         20|
    |indvar_flatten36_fu_68       |   9|          2|   13|         26|
    |indvars_iv10_fu_56           |   9|          2|    5|         10|
    |indvars_iv15_fu_64           |   9|          2|    5|         10|
    |indvars_iv_fu_52             |   9|          2|    5|         10|
    |path_s12_20fixp_address0     |  17|          4|    8|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 115|         26|   51|        120|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |empty_11_reg_501                |   8|   0|    8|          0|
    |empty_6_reg_476                 |   5|   0|    5|          0|
    |exitcond_flatten1552_reg_471    |   1|   0|    1|          0|
    |indvar_flatten13_fu_60          |  10|   0|   10|          0|
    |indvar_flatten13_load_reg_458   |  10|   0|   10|          0|
    |indvar_flatten36_fu_68          |  13|   0|   13|          0|
    |indvar_flatten_next37_reg_466   |  13|   0|   13|          0|
    |indvars_iv10_fu_56              |   5|   0|    5|          0|
    |indvars_iv10_mid2_reg_486       |   5|   0|    5|          0|
    |indvars_iv15_fu_64              |   5|   0|    5|          0|
    |indvars_iv_fu_52                |   5|   0|    5|          0|
    |indvars_iv_mid2_reg_481         |   5|   0|    5|          0|
    |path_s12_20fixp_addr_2_reg_518  |   8|   0|    8|          0|
    |path_s12_20fixp_load_1_reg_512  |  32|   0|   32|          0|
    |path_s12_20fixp_load_reg_506    |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 163|   0|  163|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|path_s12_20fixp_address0  |  out|    8|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_ce0       |  out|    1|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_we0       |  out|    1|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_d0        |  out|   32|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_q0        |   in|   32|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_address1  |  out|    8|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_ce1       |  out|    1|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_q1        |   in|   32|   ap_memory|                                              path_s12_20fixp|         array|
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv10 = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv15 = alloca i32 1"   --->   Operation 9 'alloca' 'indvars_iv15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten36"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv15"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten13"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv10"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body38"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv10_load = load i5 %indvars_iv10"   --->   Operation 17 'load' 'indvars_iv10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i10 %indvar_flatten13"   --->   Operation 18 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv15_load = load i5 %indvars_iv15"   --->   Operation 19 'load' 'indvars_iv15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i13 %indvar_flatten36"   --->   Operation 20 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv15_cast = zext i5 %indvars_iv15_load"   --->   Operation 21 'zext' 'indvars_iv15_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i5 %indvars_iv10_load"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0"   --->   Operation 23 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "%empty_4 = add i8 %tmp_5, i8 %indvars_iv15_cast"   --->   Operation 24 'add' 'empty_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.06ns)   --->   "%exitcond_flatten38 = icmp_eq  i13 %indvar_flatten36_load, i13 4096"   --->   Operation 26 'icmp' 'exitcond_flatten38' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.32ns)   --->   "%indvar_flatten_next37 = add i13 %indvar_flatten36_load, i13 1"   --->   Operation 27 'add' 'indvar_flatten_next37' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten38, void %for.inc85, void %VITIS_LOOP_53_6.exitStub"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i5 %indvars_iv"   --->   Operation 29 'load' 'indvars_iv_load' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.94ns)   --->   "%exitcond_flatten1552 = icmp_eq  i10 %indvar_flatten13_load, i10 256"   --->   Operation 30 'icmp' 'exitcond_flatten1552' <Predicate = (!exitcond_flatten38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%indvars_iv10_mid222 = select i1 %exitcond_flatten1552, i5 0, i5 %indvars_iv10_load"   --->   Operation 31 'select' 'indvars_iv10_mid222' <Predicate = (!exitcond_flatten38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.09ns)   --->   "%indvars_iv_next16_dup42 = add i5 %indvars_iv15_load, i5 1"   --->   Operation 32 'add' 'indvars_iv_next16_dup42' <Predicate = (!exitcond_flatten38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%empty_6 = select i1 %exitcond_flatten1552, i5 %indvars_iv_next16_dup42, i5 %indvars_iv15_load"   --->   Operation 33 'select' 'empty_6' <Predicate = (!exitcond_flatten38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvars_iv15_cast_mid2 = zext i5 %empty_6"   --->   Operation 34 'zext' 'indvars_iv15_cast_mid2' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_7 = trunc i5 %empty_6"   --->   Operation 35 'trunc' 'empty_7' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_7, i4 0"   --->   Operation 36 'bitconcatenate' 'p_mid' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node empty_11)   --->   "%p_mid229 = select i1 %exitcond_flatten1552, i8 0, i8 %tmp_5"   --->   Operation 37 'select' 'p_mid229' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_cast6_mid2)   --->   "%indvars_iv_next16_dup42_cast = zext i5 %indvars_iv_next16_dup42"   --->   Operation 38 'zext' 'indvars_iv_next16_dup42_cast' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_cast6_mid2)   --->   "%p_cast6_mid233 = select i1 %exitcond_flatten1552, i8 %indvars_iv_next16_dup42_cast, i8 %empty_4"   --->   Operation 39 'select' 'p_cast6_mid233' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid235)   --->   "%not_exitcond_flatten15 = xor i1 %exitcond_flatten1552, i1 1"   --->   Operation 40 'xor' 'not_exitcond_flatten15' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.87ns)   --->   "%exitcond153 = icmp_eq  i5 %indvars_iv_load, i5 16"   --->   Operation 41 'icmp' 'exitcond153' <Predicate = (!exitcond_flatten38)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.48ns) (out node of the LUT)   --->   "%exitcond1_mid235 = and i1 %exitcond153, i1 %not_exitcond_flatten15"   --->   Operation 42 'and' 'exitcond1_mid235' <Predicate = (!exitcond_flatten38)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.09ns)   --->   "%indvars_iv_next11 = add i5 %indvars_iv10_mid222, i5 1"   --->   Operation 43 'add' 'indvars_iv_next11' <Predicate = (!exitcond_flatten38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node indvars_iv_mid2)   --->   "%empty_8 = or i1 %exitcond1_mid235, i1 %exitcond_flatten1552"   --->   Operation 44 'or' 'empty_8' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns) (out node of the LUT)   --->   "%indvars_iv_mid2 = select i1 %empty_8, i5 0, i5 %indvars_iv_load"   --->   Operation 45 'select' 'indvars_iv_mid2' <Predicate = (!exitcond_flatten38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_9 = trunc i5 %indvars_iv_next11"   --->   Operation 46 'trunc' 'empty_9' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_9, i4 0"   --->   Operation 47 'bitconcatenate' 'p_mid1' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node empty_11)   --->   "%p_mid210 = select i1 %exitcond1_mid235, i8 %p_mid1, i8 %p_mid229"   --->   Operation 48 'select' 'p_mid210' <Predicate = (!exitcond_flatten38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.35ns)   --->   "%p_mid111 = add i8 %p_mid1, i8 %indvars_iv15_cast_mid2"   --->   Operation 49 'add' 'p_mid111' <Predicate = (!exitcond_flatten38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.37ns) (out node of the LUT)   --->   "%p_cast6_mid2 = select i1 %exitcond1_mid235, i8 %p_mid111, i8 %p_cast6_mid233"   --->   Operation 50 'select' 'p_cast6_mid2' <Predicate = (!exitcond_flatten38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast6_mid2_cast = zext i8 %p_cast6_mid2"   --->   Operation 51 'zext' 'p_cast6_mid2_cast' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.62ns)   --->   "%indvars_iv10_mid2 = select i1 %exitcond1_mid235, i5 %indvars_iv_next11, i5 %indvars_iv10_mid222"   --->   Operation 52 'select' 'indvars_iv10_mid2' <Predicate = (!exitcond_flatten38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i5 %indvars_iv_mid2"   --->   Operation 53 'zext' 'indvars_iv_cast' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%path_s12_20fixp_addr = getelementptr i32 %path_s12_20fixp, i64 0, i64 %p_cast6_mid2_cast"   --->   Operation 54 'getelementptr' 'path_s12_20fixp_addr' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.26ns)   --->   "%path_s12_20fixp_load = load i8 %path_s12_20fixp_addr"   --->   Operation 55 'load' 'path_s12_20fixp_load' <Predicate = (!exitcond_flatten38)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (1.35ns)   --->   "%empty_10 = add i8 %indvars_iv_cast, i8 %p_mid"   --->   Operation 56 'add' 'empty_10' <Predicate = (!exitcond_flatten38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast7 = zext i8 %empty_10"   --->   Operation 57 'zext' 'p_cast7' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%path_s12_20fixp_addr_1 = getelementptr i32 %path_s12_20fixp, i64 0, i64 %p_cast7"   --->   Operation 58 'getelementptr' 'path_s12_20fixp_addr_1' <Predicate = (!exitcond_flatten38)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.26ns)   --->   "%path_s12_20fixp_load_1 = load i8 %path_s12_20fixp_addr_1"   --->   Operation 59 'load' 'path_s12_20fixp_load_1' <Predicate = (!exitcond_flatten38)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (1.35ns) (out node of the LUT)   --->   "%empty_11 = add i8 %indvars_iv_cast, i8 %p_mid210"   --->   Operation 60 'add' 'empty_11' <Predicate = (!exitcond_flatten38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (exitcond_flatten38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 61 [1/2] (2.26ns)   --->   "%path_s12_20fixp_load = load i8 %path_s12_20fixp_addr"   --->   Operation 61 'load' 'path_s12_20fixp_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/2] (2.26ns)   --->   "%path_s12_20fixp_load_1 = load i8 %path_s12_20fixp_addr_1"   --->   Operation 62 'load' 'path_s12_20fixp_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_11"   --->   Operation 63 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%path_s12_20fixp_addr_2 = getelementptr i32 %path_s12_20fixp, i64 0, i64 %p_cast8"   --->   Operation 64 'getelementptr' 'path_s12_20fixp_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (2.26ns)   --->   "%path_s12_20fixp_load_2 = load i8 %path_s12_20fixp_addr_2"   --->   Operation 65 'load' 'path_s12_20fixp_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_5 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 67 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (2.26ns)   --->   "%path_s12_20fixp_load_2 = load i8 %path_s12_20fixp_addr_2"   --->   Operation 72 'load' 'path_s12_20fixp_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 73 [1/1] (1.51ns)   --->   "%add61_s12_20fixp = add i32 %path_s12_20fixp_load_1, i32 %path_s12_20fixp_load"   --->   Operation 73 'add' 'add61_s12_20fixp' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.26ns)   --->   "%empty_12 = icmp_slt  i32 %path_s12_20fixp_load_2, i32 %add61_s12_20fixp"   --->   Operation 74 'icmp' 'empty_12' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_12, void %if.else, void %for.inc79"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_13 = trunc i32 %path_s12_20fixp_load"   --->   Operation 76 'trunc' 'empty_13' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%path_s12_20fixp_load_cast_cast = sext i31 %empty_13"   --->   Operation 77 'sext' 'path_s12_20fixp_load_cast_cast' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %path_s12_20fixp_load_1"   --->   Operation 78 'trunc' 'empty_14' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%path_s12_20fixp_load_1_cast_cast = sext i31 %empty_14"   --->   Operation 79 'sext' 'path_s12_20fixp_load_1_cast_cast' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.50ns)   --->   "%add73_s12_20fixp = add i32 %path_s12_20fixp_load_1_cast_cast, i32 %path_s12_20fixp_load_cast_cast"   --->   Operation 80 'add' 'add73_s12_20fixp' <Predicate = (!empty_12)> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.26ns)   --->   "%store_ln0 = store i32 %add73_s12_20fixp, i8 %path_s12_20fixp_addr_2"   --->   Operation 81 'store' 'store_ln0' <Predicate = (!empty_12)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc79"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!empty_12)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.09ns)   --->   "%indvars_iv_next = add i5 %indvars_iv_mid2, i5 1"   --->   Operation 83 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.34ns)   --->   "%indvar_flatten13_op = add i10 %indvar_flatten13_load, i10 1"   --->   Operation 84 'add' 'indvar_flatten13_op' <Predicate = (!exitcond_flatten1552)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.51ns)   --->   "%indvar_flatten_next14 = select i1 %exitcond_flatten1552, i10 1, i10 %indvar_flatten13_op"   --->   Operation 85 'select' 'indvar_flatten_next14' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.84ns)   --->   "%store_ln0 = store i13 %indvar_flatten_next37, i13 %indvar_flatten36"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 87 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %empty_6, i5 %indvars_iv15"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 88 [1/1] (0.84ns)   --->   "%store_ln0 = store i10 %indvar_flatten_next14, i10 %indvar_flatten13"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 89 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv10_mid2, i5 %indvars_iv10"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 90 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next, i5 %indvars_iv"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body38"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ path_s12_20fixp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv                       (alloca           ) [ 01111]
indvars_iv10                     (alloca           ) [ 01111]
indvar_flatten13                 (alloca           ) [ 01111]
indvars_iv15                     (alloca           ) [ 01111]
indvar_flatten36                 (alloca           ) [ 01111]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
br_ln0                           (br               ) [ 00000]
indvars_iv10_load                (load             ) [ 00000]
indvar_flatten13_load            (load             ) [ 01011]
indvars_iv15_load                (load             ) [ 00000]
indvar_flatten36_load            (load             ) [ 00000]
indvars_iv15_cast                (zext             ) [ 00000]
empty                            (trunc            ) [ 00000]
tmp_5                            (bitconcatenate   ) [ 00000]
empty_4                          (add              ) [ 00000]
specpipeline_ln0                 (specpipeline     ) [ 00000]
exitcond_flatten38               (icmp             ) [ 00100]
indvar_flatten_next37            (add              ) [ 01011]
br_ln0                           (br               ) [ 00000]
indvars_iv_load                  (load             ) [ 00000]
exitcond_flatten1552             (icmp             ) [ 01011]
indvars_iv10_mid222              (select           ) [ 00000]
indvars_iv_next16_dup42          (add              ) [ 00000]
empty_6                          (select           ) [ 01011]
indvars_iv15_cast_mid2           (zext             ) [ 00000]
empty_7                          (trunc            ) [ 00000]
p_mid                            (bitconcatenate   ) [ 00000]
p_mid229                         (select           ) [ 00000]
indvars_iv_next16_dup42_cast     (zext             ) [ 00000]
p_cast6_mid233                   (select           ) [ 00000]
not_exitcond_flatten15           (xor              ) [ 00000]
exitcond153                      (icmp             ) [ 00000]
exitcond1_mid235                 (and              ) [ 00000]
indvars_iv_next11                (add              ) [ 00000]
empty_8                          (or               ) [ 00000]
indvars_iv_mid2                  (select           ) [ 01011]
empty_9                          (trunc            ) [ 00000]
p_mid1                           (bitconcatenate   ) [ 00000]
p_mid210                         (select           ) [ 00000]
p_mid111                         (add              ) [ 00000]
p_cast6_mid2                     (select           ) [ 00000]
p_cast6_mid2_cast                (zext             ) [ 00000]
indvars_iv10_mid2                (select           ) [ 01011]
indvars_iv_cast                  (zext             ) [ 00000]
path_s12_20fixp_addr             (getelementptr    ) [ 00010]
empty_10                         (add              ) [ 00000]
p_cast7                          (zext             ) [ 00000]
path_s12_20fixp_addr_1           (getelementptr    ) [ 00010]
empty_11                         (add              ) [ 00010]
path_s12_20fixp_load             (load             ) [ 01001]
path_s12_20fixp_load_1           (load             ) [ 01001]
p_cast8                          (zext             ) [ 00000]
path_s12_20fixp_addr_2           (getelementptr    ) [ 01001]
specloopname_ln0                 (specloopname     ) [ 00000]
empty_5                          (speclooptripcount) [ 00000]
specpipeline_ln0                 (specpipeline     ) [ 00000]
specloopname_ln0                 (specloopname     ) [ 00000]
specpipeline_ln0                 (specpipeline     ) [ 00000]
specloopname_ln0                 (specloopname     ) [ 00000]
path_s12_20fixp_load_2           (load             ) [ 00000]
add61_s12_20fixp                 (add              ) [ 00000]
empty_12                         (icmp             ) [ 01001]
br_ln0                           (br               ) [ 00000]
empty_13                         (trunc            ) [ 00000]
path_s12_20fixp_load_cast_cast   (sext             ) [ 00000]
empty_14                         (trunc            ) [ 00000]
path_s12_20fixp_load_1_cast_cast (sext             ) [ 00000]
add73_s12_20fixp                 (add              ) [ 00000]
store_ln0                        (store            ) [ 00000]
br_ln0                           (br               ) [ 00000]
indvars_iv_next                  (add              ) [ 00000]
indvar_flatten13_op              (add              ) [ 00000]
indvar_flatten_next14            (select           ) [ 00000]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
br_ln0                           (br               ) [ 00000]
ret_ln0                          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="path_s12_20fixp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="path_s12_20fixp"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="indvars_iv_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvars_iv10_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv10/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten13_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvars_iv15_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv15/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten36_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten36/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="path_s12_20fixp_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_s12_20fixp_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
<pin id="87" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="path_s12_20fixp_load/2 path_s12_20fixp_load_1/2 path_s12_20fixp_load_2/3 store_ln0/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="path_s12_20fixp_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_s12_20fixp_addr_1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="path_s12_20fixp_addr_2_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_s12_20fixp_addr_2/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="13" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="10" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="5" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvars_iv10_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv10_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="indvar_flatten13_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="1"/>
<pin id="135" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvars_iv15_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="1"/>
<pin id="138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv15_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten36_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="13" slack="1"/>
<pin id="141" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten36_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvars_iv15_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv15_cast/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_4/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond_flatten38_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="0"/>
<pin id="166" dir="0" index="1" bw="13" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten38/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvar_flatten_next37_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="13" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next37/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvars_iv_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exitcond_flatten1552_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="10" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1552/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvars_iv10_mid222_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv10_mid222/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvars_iv_next16_dup42_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next16_dup42/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="empty_6_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_6/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvars_iv15_cast_mid2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv15_cast_mid2/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="empty_7_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_mid_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_mid229_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid229/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="indvars_iv_next16_dup42_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next16_dup42_cast/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_cast6_mid233_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast6_mid233/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="not_exitcond_flatten15_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten15/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="exitcond153_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond153/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond1_mid235_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond1_mid235/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvars_iv_next11_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next11/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="empty_8_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_8/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="indvars_iv_mid2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv_mid2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_9_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_mid1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_mid210_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid210/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_mid111_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid111/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_cast6_mid2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="0" index="2" bw="8" slack="0"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast6_mid2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_cast6_mid2_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6_mid2_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvars_iv10_mid2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv10_mid2/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="indvars_iv_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_10_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_10/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_cast7_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="empty_11_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_cast8_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add61_s12_20fixp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="0" index="1" bw="32" slack="1"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add61_s12_20fixp/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="empty_12_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_12/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="empty_13_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_13/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="path_s12_20fixp_load_cast_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="31" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="path_s12_20fixp_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="empty_14_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="path_s12_20fixp_load_1_cast_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="path_s12_20fixp_load_1_cast_cast/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add73_s12_20fixp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="0" index="1" bw="31" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add73_s12_20fixp/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="indvars_iv_next_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="2"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="indvar_flatten13_op_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="2"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten13_op/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="indvar_flatten_next14_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="2"/>
<pin id="396" dir="0" index="1" bw="10" slack="0"/>
<pin id="397" dir="0" index="2" bw="10" slack="0"/>
<pin id="398" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next14/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln0_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="13" slack="2"/>
<pin id="403" dir="0" index="1" bw="13" slack="3"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln0_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="2"/>
<pin id="407" dir="0" index="1" bw="5" slack="3"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln0_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="10" slack="3"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln0_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="2"/>
<pin id="416" dir="0" index="1" bw="5" slack="3"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln0_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="3"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="423" class="1005" name="indvars_iv_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="430" class="1005" name="indvars_iv10_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv10 "/>
</bind>
</comp>

<comp id="437" class="1005" name="indvar_flatten13_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="444" class="1005" name="indvars_iv15_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv15 "/>
</bind>
</comp>

<comp id="451" class="1005" name="indvar_flatten36_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="13" slack="0"/>
<pin id="453" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten36 "/>
</bind>
</comp>

<comp id="458" class="1005" name="indvar_flatten13_load_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="2"/>
<pin id="460" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten13_load "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvar_flatten_next37_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="13" slack="2"/>
<pin id="468" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten_next37 "/>
</bind>
</comp>

<comp id="471" class="1005" name="exitcond_flatten1552_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="2"/>
<pin id="473" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="exitcond_flatten1552 "/>
</bind>
</comp>

<comp id="476" class="1005" name="empty_6_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="2"/>
<pin id="478" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty_6 "/>
</bind>
</comp>

<comp id="481" class="1005" name="indvars_iv_mid2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="2"/>
<pin id="483" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv_mid2 "/>
</bind>
</comp>

<comp id="486" class="1005" name="indvars_iv10_mid2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="2"/>
<pin id="488" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv10_mid2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="path_s12_20fixp_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="path_s12_20fixp_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="path_s12_20fixp_addr_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="1"/>
<pin id="498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="path_s12_20fixp_addr_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="empty_11_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="506" class="1005" name="path_s12_20fixp_load_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="path_s12_20fixp_load "/>
</bind>
</comp>

<comp id="512" class="1005" name="path_s12_20fixp_load_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="path_s12_20fixp_load_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="path_s12_20fixp_addr_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="path_s12_20fixp_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="130" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="142" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="139" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="139" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="183"><net_src comp="133" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="130" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="136" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="179" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="136" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="199" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="179" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="150" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="193" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="179" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="158" pin="2"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="179" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="176" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="243" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="185" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="255" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="179" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="176" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="261" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="255" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="285" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="223" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="285" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="207" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="255" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="235" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="325"><net_src comp="255" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="261" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="185" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="273" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="215" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="347"><net_src comp="328" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="293" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="361"><net_src comp="79" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="366" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="377" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="388"><net_src comp="28" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="413"><net_src comp="394" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="422"><net_src comp="384" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="52" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="433"><net_src comp="56" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="440"><net_src comp="60" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="447"><net_src comp="64" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="454"><net_src comp="68" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="461"><net_src comp="133" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="469"><net_src comp="170" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="474"><net_src comp="179" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="479"><net_src comp="199" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="484"><net_src comp="273" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="489"><net_src comp="320" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="494"><net_src comp="72" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="499"><net_src comp="89" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="504"><net_src comp="343" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="509"><net_src comp="79" pin="7"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="515"><net_src comp="79" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="521"><net_src comp="97" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: path_s12_20fixp | {4 }
 - Input state : 
	Port: fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5 : path_s12_20fixp | {2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		indvars_iv15_cast : 1
		empty : 1
		tmp_5 : 2
		empty_4 : 3
		exitcond_flatten38 : 1
		indvar_flatten_next37 : 1
		br_ln0 : 2
		exitcond_flatten1552 : 1
		indvars_iv10_mid222 : 2
		indvars_iv_next16_dup42 : 1
		empty_6 : 2
		indvars_iv15_cast_mid2 : 3
		empty_7 : 3
		p_mid : 4
		p_mid229 : 3
		indvars_iv_next16_dup42_cast : 2
		p_cast6_mid233 : 4
		not_exitcond_flatten15 : 2
		exitcond153 : 1
		exitcond1_mid235 : 2
		indvars_iv_next11 : 3
		empty_8 : 2
		indvars_iv_mid2 : 2
		empty_9 : 4
		p_mid1 : 5
		p_mid210 : 6
		p_mid111 : 6
		p_cast6_mid2 : 7
		p_cast6_mid2_cast : 8
		indvars_iv10_mid2 : 2
		indvars_iv_cast : 3
		path_s12_20fixp_addr : 9
		path_s12_20fixp_load : 10
		empty_10 : 4
		p_cast7 : 5
		path_s12_20fixp_addr_1 : 6
		path_s12_20fixp_load_1 : 7
		empty_11 : 4
	State 3
		path_s12_20fixp_addr_2 : 1
		path_s12_20fixp_load_2 : 2
	State 4
		empty_12 : 1
		br_ln0 : 2
		path_s12_20fixp_load_cast_cast : 1
		path_s12_20fixp_load_1_cast_cast : 1
		add73_s12_20fixp : 2
		store_ln0 : 3
		indvar_flatten_next14 : 1
		store_ln0 : 2
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|          |              empty_4_fu_158             |    0    |    15   |
|          |       indvar_flatten_next37_fu_170      |    0    |    20   |
|          |      indvars_iv_next16_dup42_fu_193     |    0    |    13   |
|          |         indvars_iv_next11_fu_261        |    0    |    13   |
|          |             p_mid111_fu_301             |    0    |    15   |
|    add   |             empty_10_fu_332             |    0    |    15   |
|          |             empty_11_fu_343             |    0    |    15   |
|          |         add61_s12_20fixp_fu_353         |    0    |    39   |
|          |         add73_s12_20fixp_fu_377         |    0    |    38   |
|          |          indvars_iv_next_fu_384         |    0    |    13   |
|          |        indvar_flatten13_op_fu_389       |    0    |    17   |
|----------|-----------------------------------------|---------|---------|
|          |        indvars_iv10_mid222_fu_185       |    0    |    5    |
|          |              empty_6_fu_199             |    0    |    5    |
|          |             p_mid229_fu_223             |    0    |    8    |
|          |          p_cast6_mid233_fu_235          |    0    |    8    |
|  select  |          indvars_iv_mid2_fu_273         |    0    |    5    |
|          |             p_mid210_fu_293             |    0    |    8    |
|          |           p_cast6_mid2_fu_307           |    0    |    8    |
|          |         indvars_iv10_mid2_fu_320        |    0    |    5    |
|          |       indvar_flatten_next14_fu_394      |    0    |    10   |
|----------|-----------------------------------------|---------|---------|
|          |        exitcond_flatten38_fu_164        |    0    |    12   |
|   icmp   |       exitcond_flatten1552_fu_179       |    0    |    11   |
|          |            exitcond153_fu_249           |    0    |    9    |
|          |             empty_12_fu_357             |    0    |    18   |
|----------|-----------------------------------------|---------|---------|
|    xor   |      not_exitcond_flatten15_fu_243      |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|    and   |         exitcond1_mid235_fu_255         |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|    or    |              empty_8_fu_267             |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|          |         indvars_iv15_cast_fu_142        |    0    |    0    |
|          |      indvars_iv15_cast_mid2_fu_207      |    0    |    0    |
|          |   indvars_iv_next16_dup42_cast_fu_231   |    0    |    0    |
|   zext   |         p_cast6_mid2_cast_fu_315        |    0    |    0    |
|          |          indvars_iv_cast_fu_328         |    0    |    0    |
|          |              p_cast7_fu_338             |    0    |    0    |
|          |              p_cast8_fu_349             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |               empty_fu_146              |    0    |    0    |
|          |              empty_7_fu_211             |    0    |    0    |
|   trunc  |              empty_9_fu_281             |    0    |    0    |
|          |             empty_13_fu_363             |    0    |    0    |
|          |             empty_14_fu_370             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |               tmp_5_fu_150              |    0    |    0    |
|bitconcatenate|               p_mid_fu_215              |    0    |    0    |
|          |              p_mid1_fu_285              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   sext   |  path_s12_20fixp_load_cast_cast_fu_366  |    0    |    0    |
|          | path_s12_20fixp_load_1_cast_cast_fu_373 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   331   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       empty_11_reg_501       |    8   |
|        empty_6_reg_476       |    5   |
| exitcond_flatten1552_reg_471 |    1   |
| indvar_flatten13_load_reg_458|   10   |
|   indvar_flatten13_reg_437   |   10   |
|   indvar_flatten36_reg_451   |   13   |
| indvar_flatten_next37_reg_466|   13   |
|   indvars_iv10_mid2_reg_486  |    5   |
|     indvars_iv10_reg_430     |    5   |
|     indvars_iv15_reg_444     |    5   |
|    indvars_iv_mid2_reg_481   |    5   |
|      indvars_iv_reg_423      |    5   |
|path_s12_20fixp_addr_1_reg_496|    8   |
|path_s12_20fixp_addr_2_reg_518|    8   |
| path_s12_20fixp_addr_reg_491 |    8   |
|path_s12_20fixp_load_1_reg_512|   32   |
| path_s12_20fixp_load_reg_506 |   32   |
+------------------------------+--------+
|             Total            |   173  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   4  |   8  |   32   ||    17   |
| grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   || 1.71629 ||    26   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   331  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   26   |
|  Register |    -   |   173  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   173  |   357  |
+-----------+--------+--------+--------+
