vhdl xpm  \
"C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl lib_bmg_v1_0_13  \
"../../../../AY05_1.srcs/sources_1/bd/ay_5/ipshared/af67/hdl/lib_bmg_v1_0_rfs.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../../../AY05_1.srcs/sources_1/bd/ay_5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl axi_traffic_gen_v3_0_7  \
"../../../../AY05_1.srcs/sources_1/bd/ay_5/ipshared/f2df/hdl/axi_traffic_gen_v3_0_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/ay_5/ipshared/1de3/src/LED_DRIVER_FULL_v1_0_S00_AXI.vhd" \
"../../../bd/ay_5/ipshared/1de3/src/LED_DRIVER_FULL_v1_0.vhd" \
"../../../../ay_5.gen/sources_1/bd/ay_5/ip/ay_5_led_driver_5_0_0/sim/ay_5_led_driver_5_0_0.vhd" \

vhdl proc_sys_reset_v5_0_13  \
"../../../../AY05_1.srcs/sources_1/bd/ay_5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../ay_5.gen/sources_1/bd/ay_5/ip/ay_5_axi_smc_0/bd_0/ip/ip_1/sim/bd_154d_psr_aclk_0.vhd" \
"../../../../ay_5.gen/sources_1/bd/ay_5/ip/ay_5_rst_clk_wiz_100M_0/sim/ay_5_rst_clk_wiz_100M_0.vhd" \
"../../../../ay_5.gen/sources_1/bd/ay_5/ip/ay_5_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_bb9c_psr_aclk_0.vhd" \
"../../../../ay_5.gen/sources_1/bd/ay_5/synth/ay_5.vhd" \
"../../../bd/ay_5/sim/ay_5.vhd" \

nosort
