
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Nov 28 16:33:52 2024
| Design       : TOP
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                           
**********************************************************************************************************
                                                                           Clock   Non-clock              
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources     
----------------------------------------------------------------------------------------------------------
 TOP|CLK_undiv            1000.000     {0 500}        Declared                20          26  {CLK_undiv} 
==========================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               TOP|CLK_undiv                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                1.000 MHz     402.739 MHz       1000.000          2.483        997.517
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              997.517       0.000              0             84
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.212       0.000              0             84
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              998.584       0.000              0             84
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.148       0.000              0             84
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.049
  Launch Clock Delay      :  3.571
  Clock Pessimism Removal :  0.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.481       3.571         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_391/Q0                   tco                   0.213       3.784 r       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.435       4.219         count_fast[13]   
 CLMA_285_366/Y1                   td                    0.240       4.459 r       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.708       5.167         _N3019           
 CLMA_285_367/Y1                   td                    0.113       5.280 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.438       5.718         N117_inv         
 CLMA_285_391/C0                                                           r       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   5.718         Logic Levels: 2  
                                                                                   Logic: 0.566ns(26.362%), Route: 1.581ns(73.638%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.407    1003.049         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.522    1003.571                          
 clock uncertainty                                      -0.050    1003.521                          

 Setup time                                             -0.286    1003.235                          

 Data required time                                               1003.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.235                          
 Data arrival time                                                   5.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.517                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.049
  Launch Clock Delay      :  3.571
  Clock Pessimism Removal :  0.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.481       3.571         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_391/Q0                   tco                   0.213       3.784 r       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.435       4.219         count_fast[13]   
 CLMA_285_366/Y1                   td                    0.240       4.459 r       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.708       5.167         _N3019           
 CLMA_285_367/Y1                   td                    0.113       5.280 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.438       5.718         N117_inv         
 CLMA_285_391/D1                                                           r       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   5.718         Logic Levels: 2  
                                                                                   Logic: 0.566ns(26.362%), Route: 1.581ns(73.638%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.407    1003.049         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.522    1003.571                          
 clock uncertainty                                      -0.050    1003.521                          

 Setup time                                             -0.257    1003.264                          

 Data required time                                               1003.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.264                          
 Data arrival time                                                   5.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.546                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.053
  Launch Clock Delay      :  3.571
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.481       3.571         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_391/Q0                   tco                   0.213       3.784 r       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.435       4.219         count_fast[13]   
 CLMA_285_366/Y1                   td                    0.240       4.459 r       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.708       5.167         _N3019           
 CLMA_285_367/Y1                   td                    0.113       5.280 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.419       5.699         N117_inv         
 CLMA_285_372/A3                                                           r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   5.699         Logic Levels: 2  
                                                                                   Logic: 0.566ns(26.598%), Route: 1.562ns(73.402%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.411    1003.053         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.492    1003.545                          
 clock uncertainty                                      -0.050    1003.495                          

 Setup time                                             -0.158    1003.337                          

 Data required time                                               1003.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.337                          
 Data arrival time                                                   5.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.638                          
====================================================================================================

====================================================================================================

Startpoint  : enable[3]/opit_0_inv_srl/CLK
Endpoint    : enable[5]/opit_0_inv_srl/D
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  3.054
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.412       3.054         _N0              
 CLMA_285_366/CLK                                                          r       enable[3]/opit_0_inv_srl/CLK

 CLMA_285_366/CR2                  tco                   0.182       3.236 f       enable[3]/opit_0_inv_srl/CR0
                                   net (fanout=8)        0.075       3.311         enable[4]        
 CLMA_285_366/M3                                                           f       enable[5]/opit_0_inv_srl/D

 Data arrival time                                                   3.311         Logic Levels: 0  
                                                                                   Logic: 0.182ns(70.817%), Route: 0.075ns(29.183%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.485       3.575         _N0              
 CLMA_285_366/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.521       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.045       3.099                          

 Data required time                                                  3.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.099                          
 Data arrival time                                                   3.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[13]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  3.067
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=13)       0.425       3.067         _N1              
 CLMA_285_301/CLK                                                          r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK

 CLMA_285_301/Q3                   tco                   0.166       3.233 f       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.092       3.325         genblk1.clk_counter [12]
 CLMA_285_301/COUT                 td                    0.197       3.522 f       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.522         _N660            
 CLMA_285_307/CIN                                                          f       genblk1.clk_counter[13]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.522         Logic Levels: 1  
                                                                                   Logic: 0.363ns(79.780%), Route: 0.092ns(20.220%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.496       3.586         _N0              
 CLMA_285_307/CLK                                                          r       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.310       3.276                          
 clock uncertainty                                       0.000       3.276                          

 Hold time                                              -0.006       3.270                          

 Data required time                                                  3.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.270                          
 Data arrival time                                                   3.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : enable[1]/opit_0_inv_srl/CLK
Endpoint    : enable[0]/opit_0_inv_L5Q_perm/I4
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  3.054
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.412       3.054         _N0              
 CLMA_285_366/CLK                                                          r       enable[1]/opit_0_inv_srl/CLK

 CLMA_285_366/Q1                   tco                   0.166       3.220 f       enable[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.092       3.312         enable[1]        
 CLMA_285_366/A4                                                           f       enable[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   3.312         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.485       3.575         _N0              
 CLMA_285_366/CLK                                                          r       enable[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.521       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                              -0.029       3.025                          

 Data required time                                                  3.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.025                          
 Data arrival time                                                   3.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.485       3.575         _N0              
 CLMA_285_366/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_285_366/Q0                   tco                   0.213       3.788 r       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.588       4.376         enable[7]        
 CLMA_285_342/Y3                   td                    0.217       4.593 r       N52_30[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.294       4.887         _N856            
 CLMS_279_349/Y0                   td                    0.101       4.988 r       N52_31[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.415       5.403         _N860            
 CLMA_285_342/Y0                   td                    0.101       5.504 r       N52_33[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.416       5.920         _N868            
 CLMA_285_360/Y1                   td                    0.113       6.033 r       N52_35[0]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.291       7.324         N52[0]           
 CLMA_285_463/CR1                  td                    0.301       7.625 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.753       8.378         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231       9.609 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.609         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425      12.034 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057      12.091         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                  12.091         Logic Levels: 7  
                                                                                   Logic: 4.702ns(55.214%), Route: 3.814ns(44.786%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.485       3.575         _N0              
 CLMA_285_366/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_285_366/CR3                  tco                   0.260       3.835 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.591       4.426         enable[6]        
 CLMA_285_342/Y1                   td                    0.235       4.661 r       N52_30[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.415       5.076         _N858            
 CLMS_279_349/Y1                   td                    0.188       5.264 r       N52_31[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.410       5.674         _N862            
 CLMA_285_348/Y2                   td                    0.078       5.752 r       N52_33[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.416       6.168         _N870            
 CLMS_279_361/Y1                   td                    0.101       6.269 r       N52_35[2]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.961       7.230         N52[2]           
 CLMA_285_445/CR1                  td                    0.332       7.562 r       N108[13]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.593       8.155         nt_SevenSegCatHL[0]
 IOLHR_292_474/DO_P                td                    1.231       9.386 r       SevenSegCatHL_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.386         SevenSegCatHL_obuf[0]/ntO
 IOBS_300_474/PAD                  td                    2.421      11.807 r       SevenSegCatHL_obuf[0]/opit_0/O
                                   net (fanout=1)        0.066      11.873         SevenSegCatHL[0] 
 D4                                                                        r       SevenSegCatHL[0] (port)

 Data arrival time                                                  11.873         Logic Levels: 7  
                                                                                   Logic: 4.846ns(58.400%), Route: 3.452ns(41.600%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[11] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.485       3.575         _N0              
 CLMA_285_366/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_285_366/Q0                   tco                   0.213       3.788 r       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.588       4.376         enable[7]        
 CLMA_285_342/Y3                   td                    0.217       4.593 r       N52_30[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.294       4.887         _N856            
 CLMS_279_349/Y0                   td                    0.101       4.988 r       N52_31[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.415       5.403         _N860            
 CLMA_285_342/Y0                   td                    0.101       5.504 r       N52_33[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.416       5.920         _N868            
 CLMA_285_360/Y1                   td                    0.113       6.033 r       N52_35[0]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.291       7.324         N52[0]           
 CLMA_285_463/Y1                   td                    0.188       7.512 r       N108[10]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.616       8.128         nt_SevenSegCatHL[11]
 IOLHR_292_504/DO_P                td                    1.231       9.359 r       SevenSegCatHL_obuf[11]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.359         SevenSegCatHL_obuf[11]/ntO
 IOBD_300_504/PAD                  td                    2.425      11.784 r       SevenSegCatHL_obuf[11]/opit_0/O
                                   net (fanout=1)        0.057      11.841         SevenSegCatHL[11]
 B1                                                                        r       SevenSegCatHL[11] (port)

 Data arrival time                                                  11.841         Logic Levels: 7  
                                                                                   Logic: 4.589ns(55.517%), Route: 3.677ns(44.483%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=66)       0.308       1.112         nt_RESET_n       
 CLMA_285_288/RS                                                           f       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.112         Logic Levels: 2  
                                                                                   Logic: 0.773ns(69.514%), Route: 0.339ns(30.486%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=66)       0.308       1.112         nt_RESET_n       
 CLMA_285_289/RS                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.112         Logic Levels: 2  
                                                                                   Logic: 0.773ns(69.514%), Route: 0.339ns(30.486%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.678       0.712 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.712         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.095       0.807 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.312       1.119         nt_PAUSE_n       
 CLMA_285_288/CE                                                           f       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   1.119         Logic Levels: 2  
                                                                                   Logic: 0.773ns(69.080%), Route: 0.346ns(30.920%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_285_367/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_285_367/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_285_373/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.937
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.316       2.290         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_391/Q0                   tco                   0.125       2.415 f       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.260       2.675         count_fast[13]   
 CLMA_285_366/Y1                   td                    0.125       2.800 f       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.388       3.188         _N3019           
 CLMA_285_367/Y1                   td                    0.070       3.258 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.260       3.518         N117_inv         
 CLMA_285_391/C0                                                           f       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   3.518         Logic Levels: 2  
                                                                                   Logic: 0.320ns(26.059%), Route: 0.908ns(73.941%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.267    1001.937         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.353    1002.290                          
 clock uncertainty                                      -0.050    1002.240                          

 Setup time                                             -0.138    1002.102                          

 Data required time                                               1002.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.102                          
 Data arrival time                                                   3.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.584                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.937
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.316       2.290         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_391/Q0                   tco                   0.125       2.415 f       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.260       2.675         count_fast[13]   
 CLMA_285_366/Y1                   td                    0.125       2.800 f       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.388       3.188         _N3019           
 CLMA_285_367/Y1                   td                    0.070       3.258 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.260       3.518         N117_inv         
 CLMA_285_391/D1                                                           f       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   3.518         Logic Levels: 2  
                                                                                   Logic: 0.320ns(26.059%), Route: 0.908ns(73.941%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.267    1001.937         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.353    1002.290                          
 clock uncertainty                                      -0.050    1002.240                          

 Setup time                                             -0.131    1002.109                          

 Data required time                                               1002.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.109                          
 Data arrival time                                                   3.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.591                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.940
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.316       2.290         _N0              
 CLMA_285_391/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_391/Q0                   tco                   0.125       2.415 f       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.260       2.675         count_fast[13]   
 CLMA_285_366/Y1                   td                    0.125       2.800 f       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.388       3.188         _N3019           
 CLMA_285_367/Y1                   td                    0.070       3.258 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.242       3.500         N117_inv         
 CLMA_285_372/A3                                                           f       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   3.500         Logic Levels: 2  
                                                                                   Logic: 0.320ns(26.446%), Route: 0.890ns(73.554%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.270    1001.940         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.337    1002.277                          
 clock uncertainty                                      -0.050    1002.227                          

 Setup time                                             -0.082    1002.145                          

 Data required time                                               1002.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.145                          
 Data arrival time                                                   3.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.645                          
====================================================================================================

====================================================================================================

Startpoint  : enable[3]/opit_0_inv_srl/CLK
Endpoint    : enable[5]/opit_0_inv_srl/D
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  1.941
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.271       1.941         _N0              
 CLMA_285_366/CLK                                                          r       enable[3]/opit_0_inv_srl/CLK

 CLMA_285_366/CR2                  tco                   0.123       2.064 f       enable[3]/opit_0_inv_srl/CR0
                                   net (fanout=8)        0.053       2.117         enable[4]        
 CLMA_285_366/M3                                                           f       enable[5]/opit_0_inv_srl/D

 Data arrival time                                                   2.117         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.320       2.294         _N0              
 CLMA_285_366/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.352       1.942                          
 clock uncertainty                                       0.000       1.942                          

 Hold time                                               0.027       1.969                          

 Data required time                                                  1.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.969                          
 Data arrival time                                                   2.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[13]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  1.954
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=13)       0.284       1.954         _N1              
 CLMA_285_301/CLK                                                          r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK

 CLMA_285_301/Q3                   tco                   0.103       2.057 r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.056       2.113         genblk1.clk_counter [12]
 CLMA_285_301/COUT                 td                    0.132       2.245 f       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.245         _N660            
 CLMA_285_307/CIN                                                          f       genblk1.clk_counter[13]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.245         Logic Levels: 1  
                                                                                   Logic: 0.235ns(80.756%), Route: 0.056ns(19.244%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.331       2.305         _N0              
 CLMA_285_307/CLK                                                          r       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.203       2.102                          
 clock uncertainty                                       0.000       2.102                          

 Hold time                                              -0.007       2.095                          

 Data required time                                                  2.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.095                          
 Data arrival time                                                   2.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : enable[1]/opit_0_inv_srl/CLK
Endpoint    : enable[0]/opit_0_inv_L5Q_perm/I4
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  1.941
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.271       1.941         _N0              
 CLMA_285_366/CLK                                                          r       enable[1]/opit_0_inv_srl/CLK

 CLMA_285_366/Q1                   tco                   0.103       2.044 r       enable[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.057       2.101         enable[1]        
 CLMA_285_366/A4                                                           r       enable[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   2.101         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.320       2.294         _N0              
 CLMA_285_366/CLK                                                          r       enable[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       1.942                          
 clock uncertainty                                       0.000       1.942                          

 Hold time                                              -0.015       1.927                          

 Data required time                                                  1.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.927                          
 Data arrival time                                                   2.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.320       2.294         _N0              
 CLMA_285_366/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_285_366/Q0                   tco                   0.125       2.419 f       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.323       2.742         enable[7]        
 CLMA_285_342/Y3                   td                    0.122       2.864 f       N52_30[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.164       3.028         _N856            
 CLMS_279_349/Y0                   td                    0.066       3.094 f       N52_31[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236       3.330         _N860            
 CLMA_285_342/Y0                   td                    0.066       3.396 f       N52_33[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.242       3.638         _N868            
 CLMA_285_360/Y1                   td                    0.070       3.708 f       N52_35[0]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.756       4.464         N52[0]           
 CLMA_285_463/CR1                  td                    0.169       4.633 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.422       5.055         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       5.543 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.543         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       7.393 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       7.450         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   7.450         Logic Levels: 7  
                                                                                   Logic: 2.956ns(57.331%), Route: 2.200ns(42.669%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[11] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.320       2.294         _N0              
 CLMA_285_366/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_285_366/Q0                   tco                   0.125       2.419 f       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.323       2.742         enable[7]        
 CLMA_285_342/Y3                   td                    0.122       2.864 f       N52_30[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.164       3.028         _N856            
 CLMS_279_349/Y0                   td                    0.066       3.094 f       N52_31[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236       3.330         _N860            
 CLMA_285_342/Y0                   td                    0.066       3.396 f       N52_33[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.242       3.638         _N868            
 CLMA_285_360/Y1                   td                    0.070       3.708 f       N52_35[0]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.756       4.464         N52[0]           
 CLMA_285_463/Y1                   td                    0.104       4.568 r       N108[10]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.335       4.903         nt_SevenSegCatHL[11]
 IOLHR_292_504/DO_P                td                    0.488       5.391 r       SevenSegCatHL_obuf[11]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.391         SevenSegCatHL_obuf[11]/ntO
 IOBD_300_504/PAD                  td                    1.850       7.241 r       SevenSegCatHL_obuf[11]/opit_0/O
                                   net (fanout=1)        0.057       7.298         SevenSegCatHL[11]
 B1                                                                        r       SevenSegCatHL[11] (port)

 Data arrival time                                                   7.298         Logic Levels: 7  
                                                                                   Logic: 2.891ns(57.774%), Route: 2.113ns(42.226%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.320       2.294         _N0              
 CLMA_285_366/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_285_366/CR3                  tco                   0.139       2.433 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.325       2.758         enable[6]        
 CLMA_285_342/Y1                   td                    0.122       2.880 f       N52_30[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236       3.116         _N858            
 CLMS_279_349/Y1                   td                    0.100       3.216 f       N52_31[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.227       3.443         _N862            
 CLMA_285_348/Y2                   td                    0.039       3.482 f       N52_33[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.242       3.724         _N870            
 CLMS_279_361/Y1                   td                    0.066       3.790 f       N52_35[2]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.573       4.363         N52[2]           
 CLMA_285_445/CR1                  td                    0.186       4.549 r       N108[13]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.323       4.872         nt_SevenSegCatHL[0]
 IOLHR_292_474/DO_P                td                    0.488       5.360 r       SevenSegCatHL_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.360         SevenSegCatHL_obuf[0]/ntO
 IOBS_300_474/PAD                  td                    1.860       7.220 r       SevenSegCatHL_obuf[0]/opit_0/O
                                   net (fanout=1)        0.066       7.286         SevenSegCatHL[0] 
 D4                                                                        r       SevenSegCatHL[0] (port)

 Data arrival time                                                   7.286         Logic Levels: 7  
                                                                                   Logic: 3.000ns(60.096%), Route: 1.992ns(39.904%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.440       0.471 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.471         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.544 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=66)       0.211       0.755         nt_RESET_n       
 CLMA_285_288/RS                                                           f       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.755         Logic Levels: 2  
                                                                                   Logic: 0.513ns(67.947%), Route: 0.242ns(32.053%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.440       0.471 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.471         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.544 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=66)       0.211       0.755         nt_RESET_n       
 CLMA_285_289/RS                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   0.755         Logic Levels: 2  
                                                                                   Logic: 0.513ns(67.947%), Route: 0.242ns(32.053%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.440       0.474 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.474         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.073       0.547 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.213       0.760         nt_PAUSE_n       
 CLMA_285_288/CE                                                           f       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   0.760         Logic Levels: 2  
                                                                                   Logic: 0.513ns(67.500%), Route: 0.247ns(32.500%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_285_367/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_285_367/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_285_373/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                         
+---------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/place_route/TOP_pnr.adf       
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP_rtp.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP.rtr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/rtr.db          
+---------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 822 MB
Total CPU  time to report_timing completion : 0h:0m:9s
Process Total CPU  time to report_timing completion : 0h:0m:9s
Total real time to report_timing completion : 0h:0m:16s
