# vsim -f hds_args.tmp -no_autoacc -foreign "hdsInit C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll" -pli ""C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll"" 
# Start time: 14:39:53 on May 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading riscvio_lib.riscvio_tb(struct)
# Loading riscvio_lib.clk_res_gen_var(behav)
# ** Error: (vsim-3174) Package 'Z:/media/surfer/Volume/Dateien/vhdl/RiscViOmain/riscvio_lib/modelsim/work.isa' requires a body.
# Load interrupted
# Error loading design
# End time: 14:39:54 on May 09,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# hds_restart
vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest +typdelays -voptargs=\"+acc\" riscvio_lib.riscvio_tb(struct)
# vsim -L riscvio_lib -L altera_mf -l ../transcript.txt -i -t ns -multisource_delay latest "+typdelays" -voptargs=""+acc"" riscvio_lib.riscvio_tb(struct) -foreign "hdsInit C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll" -pli ""C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll"" 
# Start time: 14:40:32 on May 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading riscvio_lib.riscvio_tb(struct)
# Loading riscvio_lib.clk_res_gen_var(behav)
# Loading riscvio_lib.isa(body)
# Loading ieee.numeric_std(body)
# Loading riscvio_lib.riscvio(struct)
# Loading riscvio_lib.alu(behav)
# Loading riscvio_lib.at_reg(generatedinstance)
# Loading riscvio_lib.dc_reg(behav)
# Loading riscvio_lib.decoder(behav)
# Loading riscvio_lib.ex_reg(generatedinstance)
# Loading riscvio_lib.if_reg(behav)
# Loading riscvio_lib.imm_mux(behav)
# Loading riscvio_lib.instruction_memory(mixed)
# Loading altera_mf.altera_mf_components
# Loading riscvio_lib.fpga_compatible_block_ram(cyclonevbehav)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading riscvio_lib.me_reg(generatedinstance)
# Loading riscvio_lib.next_pc_mux(behav)
# Loading riscvio_lib.pc_incrementer(behav)
# Loading riscvio_lib.pc_reg(behav)
# Loading riscvio_lib.register_file(behav)
# Loading C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/alu_out_me(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/ctrl_me.alu_mode has no driver.
# This port will contribute value (alu_add) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/ctrl_me.mnemonic has no driver.
# This port will contribute value (nop) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/ctrl_me.sel_imm has no driver.
# This port will contribute value (FALSE) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/alu_out_at(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/ctrl_at.alu_mode has no driver.
# This port will contribute value (alu_add) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/ctrl_at.mnemonic has no driver.
# This port will contribute value (nop) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/ctrl_at.sel_imm has no driver.
# This port will contribute value (FALSE) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-7) Failed to open VHDL file "riscViOTest.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i/bram/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "riscViOTest.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /riscvio_tb/U_1/instruction_memory_i/bram/altsyncram_component/MEMORY File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# 0
# Fatal error in Process MEMORY at C:/intelFPGA/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at C:/intelFPGA/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  C:/intelFPGA/20.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41911 Process MEMORY
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/alu_out_me(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/ctrl_me.alu_mode has no driver.
# This port will contribute value (alu_add) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/ctrl_me.mnemonic has no driver.
# This port will contribute value (nop) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/ctrl_me.sel_imm has no driver.
# This port will contribute value (FALSE) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/alu_out_at(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/ctrl_at.alu_mode has no driver.
# This port will contribute value (alu_add) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/ctrl_at.mnemonic has no driver.
# This port will contribute value (nop) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/ctrl_at.sel_imm has no driver.
# This port will contribute value (FALSE) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
add wave -position end  sim:/riscvio_tb/clk
add wave -position end  sim:/riscvio_tb/res_n
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/at_reg_i/reg_rd_wb.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/alu_out_me(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/ctrl_me.alu_mode has no driver.
# This port will contribute value (alu_add) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/ctrl_me.mnemonic has no driver.
# This port will contribute value (nop) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/ctrl_me.sel_imm has no driver.
# This port will contribute value (FALSE) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rd_me.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs1_me.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/ex_reg_i/reg_rs2_me.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/alu_out_at(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/ctrl_at.alu_mode has no driver.
# This port will contribute value (alu_add) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/ctrl_at.mnemonic has no driver.
# This port will contribute value (nop) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/ctrl_at.sel_imm has no driver.
# This port will contribute value (FALSE) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rd_at.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs1_at.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.reg_alias has no driver.
# This port will contribute value (zero) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.reg_index has no driver.
# This port will contribute value (0) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.tag has no driver.
# This port will contribute value (DATA) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.data(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.pi(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/me_reg_i/reg_rs2_at.mem.delta(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
ls
# _info        _lib1_8.qpg  hds_args.tmp      riscViOTest.mif    
# _lib.qdb     _lib1_8.qtl  instructions.mif  vsim.wlf           
# _lib1_8.qdb  _vmake       modelsim.ini                         
# End time: 15:00:53 on May 09,2024, Elapsed time: 0:20:21
# Errors: 0, Warnings: 68
