Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct  5 17:21:59 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 uut/p_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/p_reg[10][28]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 3.018ns (41.940%)  route 4.178ns (58.060%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1705, routed)        1.638     5.146    uut/clk_100mhz_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  uut/p_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uut/p_reg[9][9]/Q
                         net (fo=4, routed)           2.262     7.926    uut/p_reg[9]_38[9]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.050 r  uut/dividend_reg[30][20]_srl21_i_27/O
                         net (fo=1, routed)           0.000     8.050    uut/dividend_reg[30][20]_srl21_i_27_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.600 r  uut/dividend_reg[30][20]_srl21_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.600    uut/dividend_reg[30][20]_srl21_i_11_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.714 r  uut/dividend_reg[30][20]_srl21_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.714    uut/dividend_reg[30][20]_srl21_i_2_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.828 r  uut/dividend_reg[30][20]_srl21_i_1/CO[3]
                         net (fo=33, routed)          1.915    10.743    uut/dividend_reg[30][20]_srl21_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.323 r  uut/p_reg[10][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.323    uut/p_reg[10][2]_i_1_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  uut/p_reg[10][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.437    uut/p_reg[10][6]_i_1_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  uut/p_reg[10][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.551    uut/p_reg[10][10]_i_1_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  uut/p_reg[10][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.665    uut/p_reg[10][14]_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  uut/p_reg[10][18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.779    uut/p_reg[10][18]_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  uut/p_reg[10][22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    uut/p_reg[10][22]_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  uut/p_reg[10][26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.008    uut/p_reg[10][26]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.342 r  uut/p_reg[10][30]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.342    uut/p_reg[10][30]_i_1_n_6
    SLICE_X57Y50         FDRE                                         r  uut/p_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1705, routed)        1.444    14.773    uut/clk_100mhz_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  uut/p_reg[10][28]/C
                         clock pessimism              0.179    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)        0.062    14.978    uut/p_reg[10][28]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  2.636    




