

================================================================
== Vitis HLS Report for 'mult_hw'
================================================================
* Date:           Fri Nov 22 18:58:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12324|    12324|  0.123 ms|  0.123 ms|  12325|  12325|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mult_hw_Pipeline_readA_fu_239                   |mult_hw_Pipeline_readA                   |     4106|     4106|  41.060 us|  41.060 us|  4106|  4106|       no|
        |grp_mult_hw_Pipeline_readB_fu_263                   |mult_hw_Pipeline_readB                   |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
        |grp_mult_hw_Pipeline_mult_outer_mult_middle_fu_286  |mult_hw_Pipeline_mult_outer_mult_middle  |     4101|     4101|  41.010 us|  41.010 us|  4101|  4101|       no|
        |grp_mult_hw_Pipeline_writeC_fu_323                  |mult_hw_Pipeline_writeC                  |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    32|     3155|     6098|    0|
|Memory               |        0|     -|      256|     1056|    1|
|Multiplexer          |        -|     -|        -|     2487|    -|
|Register             |        -|     -|      215|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    32|     3626|     9643|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        2|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|   240|   424|    0|
    |gmem0_m_axi_U                                       |gmem0_m_axi                              |        0|   0|   764|  1118|    0|
    |gmem_m_axi_U                                        |gmem_m_axi                               |        0|   0|   652|   896|    0|
    |grp_mult_hw_Pipeline_mult_outer_mult_middle_fu_286  |mult_hw_Pipeline_mult_outer_mult_middle  |        0|  32|  1150|  3005|    0|
    |grp_mult_hw_Pipeline_readA_fu_239                   |mult_hw_Pipeline_readA                   |        0|   0|   258|   493|    0|
    |grp_mult_hw_Pipeline_readB_fu_263                   |mult_hw_Pipeline_readB                   |        0|   0|    50|    81|    0|
    |grp_mult_hw_Pipeline_writeC_fu_323                  |mult_hw_Pipeline_writeC                  |        0|   0|    41|    81|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        0|  32|  3155|  6098|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_V_U     |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_1_U   |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_2_U   |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_3_U   |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_4_U   |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_5_U   |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_6_U   |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_7_U   |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_8_U   |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_9_U   |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_10_U  |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_11_U  |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_12_U  |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_13_U  |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_14_U  |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |A_V_15_U  |A_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_U     |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_1_U   |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_2_U   |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_3_U   |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_4_U   |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_5_U   |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_6_U   |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_7_U   |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_8_U   |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_9_U   |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_10_U  |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_11_U  |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_12_U  |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_13_U  |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_14_U  |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |B_V_15_U  |B_V_RAM_1WNR_AUTO_1R1W  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |C_V_U     |C_V_RAM_AUTO_1R1W       |        0|  0|   0|    1|  4096|   22|     1|        90112|
    +----------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                        |        0|256|1056|    1| 12288|  278|    33|       155648|
    +----------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |A_V_10_address0  |  14|          3|    8|         24|
    |A_V_10_ce0       |  14|          3|    1|          3|
    |A_V_10_ce1       |   9|          2|    1|          2|
    |A_V_10_ce2       |   9|          2|    1|          2|
    |A_V_10_ce3       |   9|          2|    1|          2|
    |A_V_10_we0       |   9|          2|    1|          2|
    |A_V_11_address0  |  14|          3|    8|         24|
    |A_V_11_ce0       |  14|          3|    1|          3|
    |A_V_11_ce1       |   9|          2|    1|          2|
    |A_V_11_ce2       |   9|          2|    1|          2|
    |A_V_11_ce3       |   9|          2|    1|          2|
    |A_V_11_we0       |   9|          2|    1|          2|
    |A_V_12_address0  |  14|          3|    8|         24|
    |A_V_12_ce0       |  14|          3|    1|          3|
    |A_V_12_ce1       |   9|          2|    1|          2|
    |A_V_12_ce2       |   9|          2|    1|          2|
    |A_V_12_ce3       |   9|          2|    1|          2|
    |A_V_12_we0       |   9|          2|    1|          2|
    |A_V_13_address0  |  14|          3|    8|         24|
    |A_V_13_ce0       |  14|          3|    1|          3|
    |A_V_13_ce1       |   9|          2|    1|          2|
    |A_V_13_ce2       |   9|          2|    1|          2|
    |A_V_13_ce3       |   9|          2|    1|          2|
    |A_V_13_we0       |   9|          2|    1|          2|
    |A_V_14_address0  |  14|          3|    8|         24|
    |A_V_14_ce0       |  14|          3|    1|          3|
    |A_V_14_ce1       |   9|          2|    1|          2|
    |A_V_14_ce2       |   9|          2|    1|          2|
    |A_V_14_ce3       |   9|          2|    1|          2|
    |A_V_14_we0       |   9|          2|    1|          2|
    |A_V_15_address0  |  14|          3|    8|         24|
    |A_V_15_ce0       |  14|          3|    1|          3|
    |A_V_15_ce1       |   9|          2|    1|          2|
    |A_V_15_ce2       |   9|          2|    1|          2|
    |A_V_15_ce3       |   9|          2|    1|          2|
    |A_V_15_we0       |   9|          2|    1|          2|
    |A_V_1_address0   |  14|          3|    8|         24|
    |A_V_1_ce0        |  14|          3|    1|          3|
    |A_V_1_ce1        |   9|          2|    1|          2|
    |A_V_1_ce2        |   9|          2|    1|          2|
    |A_V_1_ce3        |   9|          2|    1|          2|
    |A_V_1_we0        |   9|          2|    1|          2|
    |A_V_2_address0   |  14|          3|    8|         24|
    |A_V_2_ce0        |  14|          3|    1|          3|
    |A_V_2_ce1        |   9|          2|    1|          2|
    |A_V_2_ce2        |   9|          2|    1|          2|
    |A_V_2_ce3        |   9|          2|    1|          2|
    |A_V_2_we0        |   9|          2|    1|          2|
    |A_V_3_address0   |  14|          3|    8|         24|
    |A_V_3_ce0        |  14|          3|    1|          3|
    |A_V_3_ce1        |   9|          2|    1|          2|
    |A_V_3_ce2        |   9|          2|    1|          2|
    |A_V_3_ce3        |   9|          2|    1|          2|
    |A_V_3_we0        |   9|          2|    1|          2|
    |A_V_4_address0   |  14|          3|    8|         24|
    |A_V_4_ce0        |  14|          3|    1|          3|
    |A_V_4_ce1        |   9|          2|    1|          2|
    |A_V_4_ce2        |   9|          2|    1|          2|
    |A_V_4_ce3        |   9|          2|    1|          2|
    |A_V_4_we0        |   9|          2|    1|          2|
    |A_V_5_address0   |  14|          3|    8|         24|
    |A_V_5_ce0        |  14|          3|    1|          3|
    |A_V_5_ce1        |   9|          2|    1|          2|
    |A_V_5_ce2        |   9|          2|    1|          2|
    |A_V_5_ce3        |   9|          2|    1|          2|
    |A_V_5_we0        |   9|          2|    1|          2|
    |A_V_6_address0   |  14|          3|    8|         24|
    |A_V_6_ce0        |  14|          3|    1|          3|
    |A_V_6_ce1        |   9|          2|    1|          2|
    |A_V_6_ce2        |   9|          2|    1|          2|
    |A_V_6_ce3        |   9|          2|    1|          2|
    |A_V_6_we0        |   9|          2|    1|          2|
    |A_V_7_address0   |  14|          3|    8|         24|
    |A_V_7_ce0        |  14|          3|    1|          3|
    |A_V_7_ce1        |   9|          2|    1|          2|
    |A_V_7_ce2        |   9|          2|    1|          2|
    |A_V_7_ce3        |   9|          2|    1|          2|
    |A_V_7_we0        |   9|          2|    1|          2|
    |A_V_8_address0   |  14|          3|    8|         24|
    |A_V_8_ce0        |  14|          3|    1|          3|
    |A_V_8_ce1        |   9|          2|    1|          2|
    |A_V_8_ce2        |   9|          2|    1|          2|
    |A_V_8_ce3        |   9|          2|    1|          2|
    |A_V_8_we0        |   9|          2|    1|          2|
    |A_V_9_address0   |  14|          3|    8|         24|
    |A_V_9_ce0        |  14|          3|    1|          3|
    |A_V_9_ce1        |   9|          2|    1|          2|
    |A_V_9_ce2        |   9|          2|    1|          2|
    |A_V_9_ce3        |   9|          2|    1|          2|
    |A_V_9_we0        |   9|          2|    1|          2|
    |A_V_address0     |  14|          3|    8|         24|
    |A_V_ce0          |  14|          3|    1|          3|
    |A_V_ce1          |   9|          2|    1|          2|
    |A_V_ce2          |   9|          2|    1|          2|
    |A_V_ce3          |   9|          2|    1|          2|
    |A_V_we0          |   9|          2|    1|          2|
    |B_V_10_address0  |  14|          3|    8|         24|
    |B_V_10_ce0       |  14|          3|    1|          3|
    |B_V_10_ce1       |   9|          2|    1|          2|
    |B_V_10_ce2       |   9|          2|    1|          2|
    |B_V_10_ce3       |   9|          2|    1|          2|
    |B_V_10_ce4       |   9|          2|    1|          2|
    |B_V_10_we0       |   9|          2|    1|          2|
    |B_V_11_address0  |  14|          3|    8|         24|
    |B_V_11_ce0       |  14|          3|    1|          3|
    |B_V_11_ce1       |   9|          2|    1|          2|
    |B_V_11_ce2       |   9|          2|    1|          2|
    |B_V_11_ce3       |   9|          2|    1|          2|
    |B_V_11_ce4       |   9|          2|    1|          2|
    |B_V_11_we0       |   9|          2|    1|          2|
    |B_V_12_address0  |  14|          3|    8|         24|
    |B_V_12_ce0       |  14|          3|    1|          3|
    |B_V_12_ce1       |   9|          2|    1|          2|
    |B_V_12_ce2       |   9|          2|    1|          2|
    |B_V_12_ce3       |   9|          2|    1|          2|
    |B_V_12_ce4       |   9|          2|    1|          2|
    |B_V_12_we0       |   9|          2|    1|          2|
    |B_V_13_address0  |  14|          3|    8|         24|
    |B_V_13_ce0       |  14|          3|    1|          3|
    |B_V_13_ce1       |   9|          2|    1|          2|
    |B_V_13_ce2       |   9|          2|    1|          2|
    |B_V_13_ce3       |   9|          2|    1|          2|
    |B_V_13_ce4       |   9|          2|    1|          2|
    |B_V_13_we0       |   9|          2|    1|          2|
    |B_V_14_address0  |  14|          3|    8|         24|
    |B_V_14_ce0       |  14|          3|    1|          3|
    |B_V_14_ce1       |   9|          2|    1|          2|
    |B_V_14_ce2       |   9|          2|    1|          2|
    |B_V_14_ce3       |   9|          2|    1|          2|
    |B_V_14_ce4       |   9|          2|    1|          2|
    |B_V_14_we0       |   9|          2|    1|          2|
    |B_V_15_address0  |  14|          3|    8|         24|
    |B_V_15_ce0       |  14|          3|    1|          3|
    |B_V_15_ce1       |   9|          2|    1|          2|
    |B_V_15_ce2       |   9|          2|    1|          2|
    |B_V_15_ce3       |   9|          2|    1|          2|
    |B_V_15_ce4       |   9|          2|    1|          2|
    |B_V_15_we0       |   9|          2|    1|          2|
    |B_V_1_address0   |  14|          3|    8|         24|
    |B_V_1_ce0        |  14|          3|    1|          3|
    |B_V_1_ce1        |   9|          2|    1|          2|
    |B_V_1_ce2        |   9|          2|    1|          2|
    |B_V_1_ce3        |   9|          2|    1|          2|
    |B_V_1_ce4        |   9|          2|    1|          2|
    |B_V_1_we0        |   9|          2|    1|          2|
    |B_V_2_address0   |  14|          3|    8|         24|
    |B_V_2_ce0        |  14|          3|    1|          3|
    |B_V_2_ce1        |   9|          2|    1|          2|
    |B_V_2_ce2        |   9|          2|    1|          2|
    |B_V_2_ce3        |   9|          2|    1|          2|
    |B_V_2_ce4        |   9|          2|    1|          2|
    |B_V_2_we0        |   9|          2|    1|          2|
    |B_V_3_address0   |  14|          3|    8|         24|
    |B_V_3_ce0        |  14|          3|    1|          3|
    |B_V_3_ce1        |   9|          2|    1|          2|
    |B_V_3_ce2        |   9|          2|    1|          2|
    |B_V_3_ce3        |   9|          2|    1|          2|
    |B_V_3_ce4        |   9|          2|    1|          2|
    |B_V_3_we0        |   9|          2|    1|          2|
    |B_V_4_address0   |  14|          3|    8|         24|
    |B_V_4_ce0        |  14|          3|    1|          3|
    |B_V_4_ce1        |   9|          2|    1|          2|
    |B_V_4_ce2        |   9|          2|    1|          2|
    |B_V_4_ce3        |   9|          2|    1|          2|
    |B_V_4_ce4        |   9|          2|    1|          2|
    |B_V_4_we0        |   9|          2|    1|          2|
    |B_V_5_address0   |  14|          3|    8|         24|
    |B_V_5_ce0        |  14|          3|    1|          3|
    |B_V_5_ce1        |   9|          2|    1|          2|
    |B_V_5_ce2        |   9|          2|    1|          2|
    |B_V_5_ce3        |   9|          2|    1|          2|
    |B_V_5_ce4        |   9|          2|    1|          2|
    |B_V_5_we0        |   9|          2|    1|          2|
    |B_V_6_address0   |  14|          3|    8|         24|
    |B_V_6_ce0        |  14|          3|    1|          3|
    |B_V_6_ce1        |   9|          2|    1|          2|
    |B_V_6_ce2        |   9|          2|    1|          2|
    |B_V_6_ce3        |   9|          2|    1|          2|
    |B_V_6_ce4        |   9|          2|    1|          2|
    |B_V_6_we0        |   9|          2|    1|          2|
    |B_V_7_address0   |  14|          3|    8|         24|
    |B_V_7_ce0        |  14|          3|    1|          3|
    |B_V_7_ce1        |   9|          2|    1|          2|
    |B_V_7_ce2        |   9|          2|    1|          2|
    |B_V_7_ce3        |   9|          2|    1|          2|
    |B_V_7_ce4        |   9|          2|    1|          2|
    |B_V_7_we0        |   9|          2|    1|          2|
    |B_V_8_address0   |  14|          3|    8|         24|
    |B_V_8_ce0        |  14|          3|    1|          3|
    |B_V_8_ce1        |   9|          2|    1|          2|
    |B_V_8_ce2        |   9|          2|    1|          2|
    |B_V_8_ce3        |   9|          2|    1|          2|
    |B_V_8_ce4        |   9|          2|    1|          2|
    |B_V_8_we0        |   9|          2|    1|          2|
    |B_V_9_address0   |  14|          3|    8|         24|
    |B_V_9_ce0        |  14|          3|    1|          3|
    |B_V_9_ce1        |   9|          2|    1|          2|
    |B_V_9_ce2        |   9|          2|    1|          2|
    |B_V_9_ce3        |   9|          2|    1|          2|
    |B_V_9_ce4        |   9|          2|    1|          2|
    |B_V_9_we0        |   9|          2|    1|          2|
    |B_V_address0     |  14|          3|    8|         24|
    |B_V_ce0          |  14|          3|    1|          3|
    |B_V_ce1          |   9|          2|    1|          2|
    |B_V_ce2          |   9|          2|    1|          2|
    |B_V_ce3          |   9|          2|    1|          2|
    |B_V_ce4          |   9|          2|    1|          2|
    |B_V_we0          |   9|          2|    1|          2|
    |C_V_address0     |  14|          3|   12|         36|
    |C_V_ce0          |  14|          3|    1|          3|
    |C_V_we0          |   9|          2|    1|          2|
    |ap_NS_fsm        |  97|         20|    1|         20|
    |gmem0_ARVALID    |   9|          2|    1|          2|
    |gmem0_AWADDR     |  14|          3|   64|        192|
    |gmem0_AWLEN      |  14|          3|   32|         96|
    |gmem0_AWVALID    |  14|          3|    1|          3|
    |gmem0_BREADY     |  14|          3|    1|          3|
    |gmem0_RREADY     |   9|          2|    1|          2|
    |gmem0_WVALID     |   9|          2|    1|          2|
    |gmem0_blk_n_AW   |   9|          2|    1|          2|
    |gmem0_blk_n_B    |   9|          2|    1|          2|
    |gmem_ARADDR      |  14|          3|   64|        192|
    |gmem_ARLEN       |  14|          3|   32|         96|
    |gmem_ARVALID     |  14|          3|    1|          3|
    |gmem_RREADY      |   9|          2|    1|          2|
    |gmem_blk_n_AR    |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |2487|        543|  649|       1812|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  19|   0|   19|          0|
    |grp_mult_hw_Pipeline_mult_outer_mult_middle_fu_286_ap_start_reg  |   1|   0|    1|          0|
    |grp_mult_hw_Pipeline_readA_fu_239_ap_start_reg                   |   1|   0|    1|          0|
    |grp_mult_hw_Pipeline_readB_fu_263_ap_start_reg                   |   1|   0|    1|          0|
    |grp_mult_hw_Pipeline_writeC_fu_323_ap_start_reg                  |   1|   0|    1|          0|
    |in1_read_reg_367                                                 |  64|   0|   64|          0|
    |in2_read_reg_361                                                 |  64|   0|   64|          0|
    |trunc_ln31_reg_372                                               |   2|   0|    2|          0|
    |trunc_ln3_reg_377                                                |  62|   0|   62|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 215|   0|  215|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       mult_hw|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

