D = AB+C’  E = C’

![圖片](https://github.com/chingyen06/Digital-Design-Verilog/blob/main/and_or_prop_delay/img.png)
