

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0001       REFCLK              port                   33         CORERMII_0.U_RMII_RX.rxdata_en      
@K:CKID0002       FCCC_0.GL0_INST     CLKINT                 12         M2S010_Ethernet_MSS_0.MSS_ADLIB_INST
@K:CKID0003       FCCC_0.GL1_INST     CLKINT                 1          M2S010_Ethernet_MSS_0.MSS_ADLIB_INST
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

