//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Enum Values
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace XCore {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    ADD_2rus	= 14,
    ADD_3r	= 15,
    ADJCALLSTACKDOWN	= 16,
    ADJCALLSTACKUP	= 17,
    ANDNOT_2r	= 18,
    AND_3r	= 19,
    ASHR_l2rus	= 20,
    ASHR_l3r	= 21,
    BAU_1r	= 22,
    BITREV_l2r	= 23,
    BLA_1r	= 24,
    BL_lu10	= 25,
    BL_u10	= 26,
    BRBF_lru6	= 27,
    BRBF_ru6	= 28,
    BRBT_lru6	= 29,
    BRBT_ru6	= 30,
    BRBU_lu6	= 31,
    BRBU_u6	= 32,
    BRFF_lru6	= 33,
    BRFF_ru6	= 34,
    BRFT_lru6	= 35,
    BRFT_ru6	= 36,
    BRFU_lu6	= 37,
    BRFU_u6	= 38,
    BR_JT	= 39,
    BR_JT32	= 40,
    BYTEREV_l2r	= 41,
    CHKCT_2r	= 42,
    CHKCT_rus	= 43,
    CLRE_0R	= 44,
    CLRSR_branch_lu6	= 45,
    CLRSR_branch_u6	= 46,
    CLRSR_lu6	= 47,
    CLRSR_u6	= 48,
    CLZ_l2r	= 49,
    CRC8_l4r	= 50,
    CRC_l3r	= 51,
    DIVS_l3r	= 52,
    DIVU_l3r	= 53,
    ECALLF_1r	= 54,
    ECALLT_1r	= 55,
    EEU_1r	= 56,
    ENDIN_l2r	= 57,
    ENTSP_lu6	= 58,
    ENTSP_u6	= 59,
    EQ_2rus	= 60,
    EQ_3r	= 61,
    EXTSP_lu6	= 62,
    EXTSP_u6	= 63,
    FREER_1r	= 64,
    GETID_0R	= 65,
    GETPS_l2r	= 66,
    GETR_rus	= 67,
    GETST_2r	= 68,
    GETTS_2r	= 69,
    INCT_2r	= 70,
    INITCP_2r	= 71,
    INITDP_2r	= 72,
    INITLR_l2r	= 73,
    INITPC_2r	= 74,
    INITSP_2r	= 75,
    INSHR_2r	= 76,
    INT_2r	= 77,
    IN_2r	= 78,
    LADD_l5r	= 79,
    LD16S_3r	= 80,
    LD8U_3r	= 81,
    LDA16B_l3r	= 82,
    LDA16F_l3r	= 83,
    LDAP_lu10	= 84,
    LDAP_lu10_ba	= 85,
    LDAP_u10	= 86,
    LDAWB_l2rus	= 87,
    LDAWB_l3r	= 88,
    LDAWCP_lu6	= 89,
    LDAWCP_u6	= 90,
    LDAWDP_lru6	= 91,
    LDAWDP_ru6	= 92,
    LDAWFI	= 93,
    LDAWF_l2rus	= 94,
    LDAWF_l3r	= 95,
    LDAWSP_lru6	= 96,
    LDAWSP_lru6_RRegs	= 97,
    LDAWSP_ru6	= 98,
    LDAWSP_ru6_RRegs	= 99,
    LDC_lru6	= 100,
    LDC_ru6	= 101,
    LDIV_l5r	= 102,
    LDWCP_lru6	= 103,
    LDWCP_ru6	= 104,
    LDWDP_lru6	= 105,
    LDWDP_ru6	= 106,
    LDWFI	= 107,
    LDWSP_lru6	= 108,
    LDWSP_ru6	= 109,
    LDW_2rus	= 110,
    LDW_3r	= 111,
    LMUL_l6r	= 112,
    LSS_3r	= 113,
    LSUB_l5r	= 114,
    LSU_3r	= 115,
    MACCS_l4r	= 116,
    MACCU_l4r	= 117,
    MJOIN_1r	= 118,
    MKMSK_2r	= 119,
    MKMSK_rus	= 120,
    MSYNC_1r	= 121,
    MUL_l3r	= 122,
    NEG	= 123,
    NOT	= 124,
    OR_3r	= 125,
    OUTCT_2r	= 126,
    OUTCT_rus	= 127,
    OUTSHR_2r	= 128,
    OUTT_2r	= 129,
    OUT_2r	= 130,
    PEEK_l2r	= 131,
    REMS_l3r	= 132,
    REMU_l3r	= 133,
    RETSP_lu6	= 134,
    RETSP_u6	= 135,
    SELECT_CC	= 136,
    SETCLK_l2r	= 137,
    SETC_l2r	= 138,
    SETC_lru6	= 139,
    SETC_ru6	= 140,
    SETD_2r	= 141,
    SETPSC_l2r	= 142,
    SETPS_l2r	= 143,
    SETPT_2r	= 144,
    SETRDY_l2r	= 145,
    SETSP_1r	= 146,
    SETSR_branch_lu6	= 147,
    SETSR_branch_u6	= 148,
    SETSR_lu6	= 149,
    SETSR_u6	= 150,
    SETTW_l2r	= 151,
    SETV_1r	= 152,
    SEXT_2r	= 153,
    SEXT_rus	= 154,
    SHL_2rus	= 155,
    SHL_3r	= 156,
    SHR_2rus	= 157,
    SHR_3r	= 158,
    SSYNC_0r	= 159,
    ST16_l3r	= 160,
    ST8_l3r	= 161,
    STWDP_lru6	= 162,
    STWDP_ru6	= 163,
    STWFI	= 164,
    STWSP_lru6	= 165,
    STWSP_ru6	= 166,
    STW_2rus	= 167,
    STW_3r	= 168,
    SUB_2rus	= 169,
    SUB_3r	= 170,
    SYNCR_1r	= 171,
    TESTCT_2r	= 172,
    TESTWCT_2r	= 173,
    WAITEU_0R	= 174,
    XOR_l3r	= 175,
    ZEXT_2r	= 176,
    ZEXT_rus	= 177,
    INSTRUCTION_LIST_END = 178
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const unsigned ImplicitList1[] = { XCore::SP, 0 };
static const unsigned ImplicitList2[] = { XCore::R0, XCore::R1, XCore::R2, XCore::R3, XCore::R11, XCore::LR, 0 };
static const unsigned ImplicitList3[] = { XCore::R11, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo8[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo9[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo10[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo11[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo12[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo13[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo14[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo15[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo16[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo17[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo18[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo19[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo20[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo21[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo22[] = { { XCore::RRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo23[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo24[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo25[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo26[] = { { XCore::GRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { XCore::GRRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };

MCInstrDesc XCoreInsts[] = {
  { 0,	0,	0,	0,	0,	"PHI", 0|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	"INLINEASM", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	"PROLOG_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	0,	"EH_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	"GC_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	"KILL", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	"EXTRACT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	"INSERT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	"IMPLICIT_DEF", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	"SUBREG_TO_REG", 0, 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	"COPY_TO_REGCLASS", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	"DBG_VALUE", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	"REG_SEQUENCE", 0|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	"COPY", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	3,	1,	0,	0,	"ADD_2rus", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #14 = ADD_2rus
  { 15,	3,	1,	0,	0,	"ADD_3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #15 = ADD_3r
  { 16,	1,	0,	0,	0,	"ADJCALLSTACKDOWN", 0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #16 = ADJCALLSTACKDOWN
  { 17,	2,	0,	0,	0,	"ADJCALLSTACKUP", 0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo10 },  // Inst #17 = ADJCALLSTACKUP
  { 18,	3,	1,	0,	0,	"ANDNOT_2r", 0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #18 = ANDNOT_2r
  { 19,	3,	1,	0,	0,	"AND_3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #19 = AND_3r
  { 20,	3,	1,	0,	0,	"ASHR_l2rus", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #20 = ASHR_l2rus
  { 21,	3,	1,	0,	0,	"ASHR_l3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #21 = ASHR_l3r
  { 22,	1,	0,	0,	0,	"BAU_1r", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #22 = BAU_1r
  { 23,	2,	1,	0,	0,	"BITREV_l2r", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #23 = BITREV_l2r
  { 24,	1,	0,	0,	0,	"BLA_1r", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList2, OperandInfo12 },  // Inst #24 = BLA_1r
  { 25,	1,	0,	0,	0,	"BL_lu10", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList2, OperandInfo5 },  // Inst #25 = BL_lu10
  { 26,	1,	0,	0,	0,	"BL_u10", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList2, OperandInfo5 },  // Inst #26 = BL_u10
  { 27,	2,	0,	0,	0,	"BRBF_lru6", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #27 = BRBF_lru6
  { 28,	2,	0,	0,	0,	"BRBF_ru6", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #28 = BRBF_ru6
  { 29,	2,	0,	0,	0,	"BRBT_lru6", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #29 = BRBT_lru6
  { 30,	2,	0,	0,	0,	"BRBT_ru6", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #30 = BRBT_ru6
  { 31,	1,	0,	0,	0,	"BRBU_lu6", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #31 = BRBU_lu6
  { 32,	1,	0,	0,	0,	"BRBU_u6", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #32 = BRBU_u6
  { 33,	2,	0,	0,	0,	"BRFF_lru6", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #33 = BRFF_lru6
  { 34,	2,	0,	0,	0,	"BRFF_ru6", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #34 = BRFF_ru6
  { 35,	2,	0,	0,	0,	"BRFT_lru6", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #35 = BRFT_lru6
  { 36,	2,	0,	0,	0,	"BRFT_ru6", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #36 = BRFT_ru6
  { 37,	1,	0,	0,	0,	"BRFU_lu6", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #37 = BRFU_lu6
  { 38,	1,	0,	0,	0,	"BRFU_u6", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #38 = BRFU_u6
  { 39,	2,	0,	0,	0,	"BR_JT", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #39 = BR_JT
  { 40,	2,	0,	0,	0,	"BR_JT32", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #40 = BR_JT32
  { 41,	2,	1,	0,	0,	"BYTEREV_l2r", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #41 = BYTEREV_l2r
  { 42,	2,	0,	0,	0,	"CHKCT_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #42 = CHKCT_2r
  { 43,	2,	0,	0,	0,	"CHKCT_rus", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #43 = CHKCT_rus
  { 44,	0,	0,	0,	0,	"CLRE_0R", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #44 = CLRE_0R
  { 45,	1,	0,	0,	0,	"CLRSR_branch_lu6", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #45 = CLRSR_branch_lu6
  { 46,	1,	0,	0,	0,	"CLRSR_branch_u6", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #46 = CLRSR_branch_u6
  { 47,	1,	0,	0,	0,	"CLRSR_lu6", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #47 = CLRSR_lu6
  { 48,	1,	0,	0,	0,	"CLRSR_u6", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #48 = CLRSR_u6
  { 49,	2,	1,	0,	0,	"CLZ_l2r", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #49 = CLZ_l2r
  { 50,	5,	2,	0,	0,	"CRC8_l4r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #50 = CRC8_l4r
  { 51,	4,	1,	0,	0,	"CRC_l3r", 0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #51 = CRC_l3r
  { 52,	3,	1,	0,	0,	"DIVS_l3r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #52 = DIVS_l3r
  { 53,	3,	1,	0,	0,	"DIVU_l3r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #53 = DIVU_l3r
  { 54,	1,	0,	0,	0,	"ECALLF_1r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #54 = ECALLF_1r
  { 55,	1,	0,	0,	0,	"ECALLT_1r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #55 = ECALLT_1r
  { 56,	1,	0,	0,	0,	"EEU_1r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #56 = EEU_1r
  { 57,	2,	1,	0,	0,	"ENDIN_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #57 = ENDIN_l2r
  { 58,	1,	0,	0,	0,	"ENTSP_lu6", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #58 = ENTSP_lu6
  { 59,	1,	0,	0,	0,	"ENTSP_u6", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #59 = ENTSP_u6
  { 60,	3,	1,	0,	0,	"EQ_2rus", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #60 = EQ_2rus
  { 61,	3,	1,	0,	0,	"EQ_3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #61 = EQ_3r
  { 62,	1,	0,	0,	0,	"EXTSP_lu6", 0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #62 = EXTSP_lu6
  { 63,	1,	0,	0,	0,	"EXTSP_u6", 0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #63 = EXTSP_u6
  { 64,	1,	0,	0,	0,	"FREER_1r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #64 = FREER_1r
  { 65,	0,	0,	0,	0,	"GETID_0R", 0, 0x0ULL, NULL, ImplicitList3, 0 },  // Inst #65 = GETID_0R
  { 66,	2,	1,	0,	0,	"GETPS_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #66 = GETPS_l2r
  { 67,	2,	1,	0,	0,	"GETR_rus", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #67 = GETR_rus
  { 68,	2,	1,	0,	0,	"GETST_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #68 = GETST_2r
  { 69,	2,	1,	0,	0,	"GETTS_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #69 = GETTS_2r
  { 70,	2,	1,	0,	0,	"INCT_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #70 = INCT_2r
  { 71,	2,	0,	0,	0,	"INITCP_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #71 = INITCP_2r
  { 72,	2,	0,	0,	0,	"INITDP_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #72 = INITDP_2r
  { 73,	2,	0,	0,	0,	"INITLR_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #73 = INITLR_l2r
  { 74,	2,	0,	0,	0,	"INITPC_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #74 = INITPC_2r
  { 75,	2,	0,	0,	0,	"INITSP_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #75 = INITSP_2r
  { 76,	3,	1,	0,	0,	"INSHR_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #76 = INSHR_2r
  { 77,	2,	1,	0,	0,	"INT_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #77 = INT_2r
  { 78,	2,	1,	0,	0,	"IN_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #78 = IN_2r
  { 79,	5,	2,	0,	0,	"LADD_l5r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #79 = LADD_l5r
  { 80,	3,	1,	0,	0,	"LD16S_3r", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #80 = LD16S_3r
  { 81,	3,	1,	0,	0,	"LD8U_3r", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #81 = LD8U_3r
  { 82,	3,	1,	0,	0,	"LDA16B_l3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #82 = LDA16B_l3r
  { 83,	3,	1,	0,	0,	"LDA16F_l3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #83 = LDA16F_l3r
  { 84,	1,	0,	0,	0,	"LDAP_lu10", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, ImplicitList3, OperandInfo2 },  // Inst #84 = LDAP_lu10
  { 85,	1,	0,	0,	0,	"LDAP_lu10_ba", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, ImplicitList3, OperandInfo2 },  // Inst #85 = LDAP_lu10_ba
  { 86,	1,	0,	0,	0,	"LDAP_u10", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, ImplicitList3, OperandInfo2 },  // Inst #86 = LDAP_u10
  { 87,	3,	1,	0,	0,	"LDAWB_l2rus", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #87 = LDAWB_l2rus
  { 88,	3,	1,	0,	0,	"LDAWB_l3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #88 = LDAWB_l3r
  { 89,	2,	0,	0,	0,	"LDAWCP_lu6", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, ImplicitList3, OperandInfo7 },  // Inst #89 = LDAWCP_lu6
  { 90,	2,	0,	0,	0,	"LDAWCP_u6", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, ImplicitList3, OperandInfo7 },  // Inst #90 = LDAWCP_u6
  { 91,	3,	1,	0,	0,	"LDAWDP_lru6", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #91 = LDAWDP_lru6
  { 92,	3,	1,	0,	0,	"LDAWDP_ru6", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #92 = LDAWDP_ru6
  { 93,	3,	1,	0,	0,	"LDAWFI", 0, 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #93 = LDAWFI
  { 94,	3,	1,	0,	0,	"LDAWF_l2rus", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #94 = LDAWF_l2rus
  { 95,	3,	1,	0,	0,	"LDAWF_l3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #95 = LDAWF_l3r
  { 96,	2,	1,	0,	0,	"LDAWSP_lru6", 0, 0x0ULL, ImplicitList1, NULL, OperandInfo16 },  // Inst #96 = LDAWSP_lru6
  { 97,	2,	1,	0,	0,	"LDAWSP_lru6_RRegs", 0, 0x0ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #97 = LDAWSP_lru6_RRegs
  { 98,	2,	1,	0,	0,	"LDAWSP_ru6", 0, 0x0ULL, ImplicitList1, NULL, OperandInfo16 },  // Inst #98 = LDAWSP_ru6
  { 99,	2,	1,	0,	0,	"LDAWSP_ru6_RRegs", 0, 0x0ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #99 = LDAWSP_ru6_RRegs
  { 100,	2,	1,	0,	0,	"LDC_lru6", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #100 = LDC_lru6
  { 101,	2,	1,	0,	0,	"LDC_ru6", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #101 = LDC_ru6
  { 102,	5,	2,	0,	0,	"LDIV_l5r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #102 = LDIV_l5r
  { 103,	2,	1,	0,	0,	"LDWCP_lru6", 0|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #103 = LDWCP_lru6
  { 104,	2,	1,	0,	0,	"LDWCP_ru6", 0|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #104 = LDWCP_ru6
  { 105,	3,	1,	0,	0,	"LDWDP_lru6", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #105 = LDWDP_lru6
  { 106,	3,	1,	0,	0,	"LDWDP_ru6", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #106 = LDWDP_ru6
  { 107,	3,	1,	0,	0,	"LDWFI", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #107 = LDWFI
  { 108,	2,	1,	0,	0,	"LDWSP_lru6", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, NULL, OperandInfo16 },  // Inst #108 = LDWSP_lru6
  { 109,	2,	1,	0,	0,	"LDWSP_ru6", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, NULL, OperandInfo16 },  // Inst #109 = LDWSP_ru6
  { 110,	3,	1,	0,	0,	"LDW_2rus", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #110 = LDW_2rus
  { 111,	3,	1,	0,	0,	"LDW_3r", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #111 = LDW_3r
  { 112,	6,	2,	0,	0,	"LMUL_l6r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #112 = LMUL_l6r
  { 113,	3,	1,	0,	0,	"LSS_3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #113 = LSS_3r
  { 114,	5,	2,	0,	0,	"LSUB_l5r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #114 = LSUB_l5r
  { 115,	3,	1,	0,	0,	"LSU_3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #115 = LSU_3r
  { 116,	6,	2,	0,	0,	"MACCS_l4r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #116 = MACCS_l4r
  { 117,	6,	2,	0,	0,	"MACCU_l4r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #117 = MACCU_l4r
  { 118,	1,	0,	0,	0,	"MJOIN_1r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #118 = MJOIN_1r
  { 119,	2,	1,	0,	0,	"MKMSK_2r", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #119 = MKMSK_2r
  { 120,	2,	1,	0,	0,	"MKMSK_rus", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #120 = MKMSK_rus
  { 121,	1,	0,	0,	0,	"MSYNC_1r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #121 = MSYNC_1r
  { 122,	3,	1,	0,	0,	"MUL_l3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #122 = MUL_l3r
  { 123,	2,	1,	0,	0,	"NEG", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #123 = NEG
  { 124,	2,	1,	0,	0,	"NOT", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #124 = NOT
  { 125,	3,	1,	0,	0,	"OR_3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #125 = OR_3r
  { 126,	2,	0,	0,	0,	"OUTCT_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #126 = OUTCT_2r
  { 127,	2,	0,	0,	0,	"OUTCT_rus", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #127 = OUTCT_rus
  { 128,	3,	1,	0,	0,	"OUTSHR_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #128 = OUTSHR_2r
  { 129,	2,	0,	0,	0,	"OUTT_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #129 = OUTT_2r
  { 130,	2,	0,	0,	0,	"OUT_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #130 = OUT_2r
  { 131,	2,	1,	0,	0,	"PEEK_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #131 = PEEK_l2r
  { 132,	3,	1,	0,	0,	"REMS_l3r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #132 = REMS_l3r
  { 133,	3,	1,	0,	0,	"REMU_l3r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #133 = REMU_l3r
  { 134,	1,	0,	0,	0,	"RETSP_lu6", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #134 = RETSP_lu6
  { 135,	1,	0,	0,	0,	"RETSP_u6", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #135 = RETSP_u6
  { 136,	4,	1,	0,	0,	"SELECT_CC", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #136 = SELECT_CC
  { 137,	2,	0,	0,	0,	"SETCLK_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #137 = SETCLK_l2r
  { 138,	2,	0,	0,	0,	"SETC_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #138 = SETC_l2r
  { 139,	2,	0,	0,	0,	"SETC_lru6", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #139 = SETC_lru6
  { 140,	2,	0,	0,	0,	"SETC_ru6", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #140 = SETC_ru6
  { 141,	2,	0,	0,	0,	"SETD_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #141 = SETD_2r
  { 142,	2,	0,	0,	0,	"SETPSC_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #142 = SETPSC_l2r
  { 143,	2,	0,	0,	0,	"SETPS_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #143 = SETPS_l2r
  { 144,	2,	0,	0,	0,	"SETPT_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #144 = SETPT_2r
  { 145,	2,	0,	0,	0,	"SETRDY_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #145 = SETRDY_l2r
  { 146,	1,	0,	0,	0,	"SETSP_1r", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #146 = SETSP_1r
  { 147,	1,	0,	0,	0,	"SETSR_branch_lu6", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #147 = SETSR_branch_lu6
  { 148,	1,	0,	0,	0,	"SETSR_branch_u6", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #148 = SETSR_branch_u6
  { 149,	1,	0,	0,	0,	"SETSR_lu6", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #149 = SETSR_lu6
  { 150,	1,	0,	0,	0,	"SETSR_u6", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #150 = SETSR_u6
  { 151,	2,	0,	0,	0,	"SETTW_l2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #151 = SETTW_l2r
  { 152,	1,	0,	0,	0,	"SETV_1r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList3, NULL, OperandInfo12 },  // Inst #152 = SETV_1r
  { 153,	3,	1,	0,	0,	"SEXT_2r", 0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #153 = SEXT_2r
  { 154,	3,	1,	0,	0,	"SEXT_rus", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #154 = SEXT_rus
  { 155,	3,	1,	0,	0,	"SHL_2rus", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #155 = SHL_2rus
  { 156,	3,	1,	0,	0,	"SHL_3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #156 = SHL_3r
  { 157,	3,	1,	0,	0,	"SHR_2rus", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #157 = SHR_2rus
  { 158,	3,	1,	0,	0,	"SHR_3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #158 = SHR_3r
  { 159,	0,	0,	0,	0,	"SSYNC_0r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #159 = SSYNC_0r
  { 160,	3,	0,	0,	0,	"ST16_l3r", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #160 = ST16_l3r
  { 161,	3,	0,	0,	0,	"ST8_l3r", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #161 = ST8_l3r
  { 162,	3,	0,	0,	0,	"STWDP_lru6", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #162 = STWDP_lru6
  { 163,	3,	0,	0,	0,	"STWDP_ru6", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #163 = STWDP_ru6
  { 164,	3,	0,	0,	0,	"STWFI", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo21 },  // Inst #164 = STWFI
  { 165,	2,	0,	0,	0,	"STWSP_lru6", 0|(1<<MCID::MayStore), 0x0ULL, ImplicitList1, NULL, OperandInfo16 },  // Inst #165 = STWSP_lru6
  { 166,	2,	0,	0,	0,	"STWSP_ru6", 0|(1<<MCID::MayStore), 0x0ULL, ImplicitList1, NULL, OperandInfo16 },  // Inst #166 = STWSP_ru6
  { 167,	3,	0,	0,	0,	"STW_2rus", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #167 = STW_2rus
  { 168,	3,	0,	0,	0,	"STW_3r", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #168 = STW_3r
  { 169,	3,	1,	0,	0,	"SUB_2rus", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #169 = SUB_2rus
  { 170,	3,	1,	0,	0,	"SUB_3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #170 = SUB_3r
  { 171,	1,	0,	0,	0,	"SYNCR_1r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #171 = SYNCR_1r
  { 172,	2,	1,	0,	0,	"TESTCT_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #172 = TESTCT_2r
  { 173,	2,	1,	0,	0,	"TESTWCT_2r", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #173 = TESTWCT_2r
  { 174,	0,	0,	0,	0,	"WAITEU_0R", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #174 = WAITEU_0R
  { 175,	3,	1,	0,	0,	"XOR_l3r", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #175 = XOR_l3r
  { 176,	3,	1,	0,	0,	"ZEXT_2r", 0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #176 = ZEXT_2r
  { 177,	3,	1,	0,	0,	"ZEXT_rus", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #177 = ZEXT_rus
};

static inline void InitXCoreMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(XCoreInsts, 178);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct XCoreGenInstrInfo : public TargetInstrInfoImpl {
  explicit XCoreGenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern MCInstrDesc XCoreInsts[];
XCoreGenInstrInfo::XCoreGenInstrInfo(int SO, int DO)
  : TargetInstrInfoImpl(SO, DO) {
  InitMCInstrInfo(XCoreInsts, 178);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

