 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct  2 21:07:32 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: reg_file_unit/RegFile_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[0][7]/CK (DFFRHQX2M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[0][7]/Q (DFFRHQX2M)           0.24       0.24 f
  reg_file_unit/REG0[7] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.24 f
  alu_unit/A[7] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.24 f
  alu_unit/U146/Y (BUFX2M)                                0.18       0.41 f
  alu_unit/U169/Y (AOI22XLM)                              0.15       0.56 r
  alu_unit/U163/Y (AOI31X2M)                              0.10       0.66 f
  alu_unit/ALU_OUT_reg[6]/D (DFFRQX2M)                    0.00       0.66 f
  data arrival time                                                  0.66

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu_unit/ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: sys_ctrl_unit/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[1]/Q (DFFRQX2M)         0.42       0.42 r
  sys_ctrl_unit/U54/Y (INVX2M)                            0.08       0.51 f
  sys_ctrl_unit/U52/Y (NAND3X2M)                          0.11       0.61 r
  sys_ctrl_unit/U22/Y (INVX2M)                            0.08       0.69 f
  sys_ctrl_unit/ALU_EN (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.69 f
  alu_unit/ENABLE (ALU_16_D_WIDTH8_FUN_WIDTH4)            0.00       0.69 f
  alu_unit/OUT_VALID_reg/D (DFFRQX2M)                     0.00       0.69 f
  data arrival time                                                  0.69

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu_unit/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: reg_file_unit/RegFile_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[0][7]/CK (DFFRHQX2M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[0][7]/Q (DFFRHQX2M)           0.24       0.24 f
  reg_file_unit/REG0[7] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.24 f
  alu_unit/A[7] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.24 f
  alu_unit/U146/Y (BUFX2M)                                0.18       0.41 f
  alu_unit/U171/Y (AOI221XLM)                             0.29       0.71 r
  alu_unit/U164/Y (AOI31X2M)                              0.12       0.83 f
  alu_unit/ALU_OUT_reg[7]/D (DFFRQX2M)                    0.00       0.83 f
  data arrival time                                                  0.83

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu_unit/ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: reg_file_unit/RegFile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[1][7]/CK (DFFRHQX8M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[1][7]/Q (DFFRHQX8M)           0.38       0.38 r
  reg_file_unit/REG1[7] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.38 r
  alu_unit/B[7] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.38 r
  alu_unit/div_62/b[7] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       0.38 r
  alu_unit/div_62/U2/Y (INVX10M)                          0.07       0.45 f
  alu_unit/div_62/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.26       0.71 f
  alu_unit/div_62/quotient[0] (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                                          0.00       0.71 f
  alu_unit/U29/Y (NOR2X3M)                                0.09       0.80 r
  alu_unit/U34/Y (AOI211X2M)                              0.08       0.87 f
  alu_unit/ALU_OUT_reg[0]/D (DFFRQX1M)                    0.00       0.87 f
  data arrival time                                                  0.87

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu_unit/ALU_OUT_reg[0]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: reg_file_unit/RegFile_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  reg_file_unit/RegFile_reg[0][1]/Q (DFFRQX2M)            0.37       0.37 r
  reg_file_unit/REG0[1] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.37 r
  alu_unit/A[1] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.37 r
  alu_unit/U125/Y (BUFX2M)                                0.25       0.63 r
  alu_unit/U71/Y (MX2X2M)                                 0.17       0.80 r
  alu_unit/U69/Y (AOI31X2M)                               0.08       0.89 f
  alu_unit/ALU_OUT_reg[1]/D (DFFRQX2M)                    0.00       0.89 f
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu_unit/ALU_OUT_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: reg_file_unit/RegFile_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[1][5]/CK (DFFRHQX2M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[1][5]/Q (DFFRHQX2M)           0.34       0.34 f
  reg_file_unit/REG1[5] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.34 f
  alu_unit/B[5] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.34 f
  alu_unit/U134/Y (INVXLM)                                0.10       0.44 r
  alu_unit/U133/Y (OAI222XLM)                             0.18       0.62 f
  alu_unit/U92/Y (AOI211X2M)                              0.18       0.80 r
  alu_unit/U91/Y (AOI31X2M)                               0.11       0.91 f
  alu_unit/ALU_OUT_reg[5]/D (DFFRQX2M)                    0.00       0.91 f
  data arrival time                                                  0.91

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu_unit/ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: reg_file_unit/RegFile_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[1][4]/CK (DFFRHQX1M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[1][4]/Q (DFFRHQX1M)           0.30       0.30 r
  reg_file_unit/U3/Y (BUFX8M)                             0.15       0.44 r
  reg_file_unit/REG1[4] (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                                          0.00       0.44 r
  alu_unit/B[4] (ALU_16_D_WIDTH8_FUN_WIDTH4)              0.00       0.44 r
  alu_unit/U150/Y (OAI222XLM)                             0.19       0.63 f
  alu_unit/U83/Y (AOI211X2M)                              0.18       0.81 r
  alu_unit/U81/Y (AOI31X2M)                               0.11       0.93 f
  alu_unit/ALU_OUT_reg[4]/D (DFFRQX2M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu_unit/ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: sys_ctrl_unit/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[1]/Q (DFFRQX2M)         0.42       0.42 r
  sys_ctrl_unit/U54/Y (INVX2M)                            0.08       0.51 f
  sys_ctrl_unit/U52/Y (NAND3X2M)                          0.11       0.61 r
  sys_ctrl_unit/U22/Y (INVX2M)                            0.08       0.69 f
  sys_ctrl_unit/ALU_EN (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.69 f
  alu_unit/ENABLE (ALU_16_D_WIDTH8_FUN_WIDTH4)            0.00       0.69 f
  alu_unit/U68/Y (INVX2M)                                 0.18       0.87 r
  alu_unit/U77/Y (AOI31X2M)                               0.06       0.93 f
  alu_unit/ALU_OUT_reg[3]/D (DFFRQX2M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu_unit/ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: sys_ctrl_unit/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_unit/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_unit/current_state_reg[1]/Q (DFFRQX2M)         0.42       0.42 r
  sys_ctrl_unit/U54/Y (INVX2M)                            0.08       0.51 f
  sys_ctrl_unit/U52/Y (NAND3X2M)                          0.11       0.61 r
  sys_ctrl_unit/U22/Y (INVX2M)                            0.08       0.69 f
  sys_ctrl_unit/ALU_EN (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.69 f
  alu_unit/ENABLE (ALU_16_D_WIDTH8_FUN_WIDTH4)            0.00       0.69 f
  alu_unit/U68/Y (INVX2M)                                 0.18       0.87 r
  alu_unit/U73/Y (AOI31X2M)                               0.06       0.93 f
  alu_unit/ALU_OUT_reg[2]/D (DFFRQX2M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  alu_unit/ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: alu_unit/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_ctrl_unit/ALU_OUT_reg_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_unit/ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00       0.00 r
  alu_unit/ALU_OUT_reg[7]/Q (DFFRQX2M)                    0.35       0.35 r
  alu_unit/ALU_OUT[7] (ALU_16_D_WIDTH8_FUN_WIDTH4)        0.00       0.35 r
  sys_ctrl_unit/ALU_OUT[7] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.35 r
  sys_ctrl_unit/ALU_OUT_reg_reg[7]/D (DFFQX2M)            0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/ALU_OUT_reg_reg[7]/CK (DFFQX2M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: alu_unit/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_ctrl_unit/ALU_OUT_reg_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_unit/ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  alu_unit/ALU_OUT_reg[6]/Q (DFFRQX2M)                    0.35       0.35 r
  alu_unit/ALU_OUT[6] (ALU_16_D_WIDTH8_FUN_WIDTH4)        0.00       0.35 r
  sys_ctrl_unit/ALU_OUT[6] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.35 r
  sys_ctrl_unit/ALU_OUT_reg_reg[6]/D (DFFQX2M)            0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/ALU_OUT_reg_reg[6]/CK (DFFQX2M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: alu_unit/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_ctrl_unit/ALU_OUT_reg_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_unit/ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00       0.00 r
  alu_unit/ALU_OUT_reg[5]/Q (DFFRQX2M)                    0.35       0.35 r
  alu_unit/ALU_OUT[5] (ALU_16_D_WIDTH8_FUN_WIDTH4)        0.00       0.35 r
  sys_ctrl_unit/ALU_OUT[5] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.35 r
  sys_ctrl_unit/ALU_OUT_reg_reg[5]/D (DFFQX2M)            0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/ALU_OUT_reg_reg[5]/CK (DFFQX2M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: alu_unit/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_ctrl_unit/ALU_OUT_reg_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_unit/ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00       0.00 r
  alu_unit/ALU_OUT_reg[4]/Q (DFFRQX2M)                    0.35       0.35 r
  alu_unit/ALU_OUT[4] (ALU_16_D_WIDTH8_FUN_WIDTH4)        0.00       0.35 r
  sys_ctrl_unit/ALU_OUT[4] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.35 r
  sys_ctrl_unit/ALU_OUT_reg_reg[4]/D (DFFQX2M)            0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/ALU_OUT_reg_reg[4]/CK (DFFQX2M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: alu_unit/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_ctrl_unit/ALU_OUT_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_unit/ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  alu_unit/ALU_OUT_reg[3]/Q (DFFRQX2M)                    0.35       0.35 r
  alu_unit/ALU_OUT[3] (ALU_16_D_WIDTH8_FUN_WIDTH4)        0.00       0.35 r
  sys_ctrl_unit/ALU_OUT[3] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.35 r
  sys_ctrl_unit/ALU_OUT_reg_reg[3]/D (DFFQX2M)            0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/ALU_OUT_reg_reg[3]/CK (DFFQX2M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: alu_unit/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_ctrl_unit/ALU_OUT_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_unit/ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  alu_unit/ALU_OUT_reg[2]/Q (DFFRQX2M)                    0.35       0.35 r
  alu_unit/ALU_OUT[2] (ALU_16_D_WIDTH8_FUN_WIDTH4)        0.00       0.35 r
  sys_ctrl_unit/ALU_OUT[2] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.35 r
  sys_ctrl_unit/ALU_OUT_reg_reg[2]/D (DFFQX2M)            0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/ALU_OUT_reg_reg[2]/CK (DFFQX2M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: alu_unit/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_ctrl_unit/ALU_OUT_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_unit/ALU_OUT_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  alu_unit/ALU_OUT_reg[1]/Q (DFFRQX2M)                    0.35       0.35 r
  alu_unit/ALU_OUT[1] (ALU_16_D_WIDTH8_FUN_WIDTH4)        0.00       0.35 r
  sys_ctrl_unit/ALU_OUT[1] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.35 r
  sys_ctrl_unit/ALU_OUT_reg_reg[1]/D (DFFQX2M)            0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/ALU_OUT_reg_reg[1]/CK (DFFQX2M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: alu_unit/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_ctrl_unit/ALU_OUT_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_unit/ALU_OUT_reg[0]/CK (DFFRQX1M)                   0.00       0.00 r
  alu_unit/ALU_OUT_reg[0]/Q (DFFRQX1M)                    0.40       0.40 r
  alu_unit/ALU_OUT[0] (ALU_16_D_WIDTH8_FUN_WIDTH4)        0.00       0.40 r
  sys_ctrl_unit/ALU_OUT[0] (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                                          0.00       0.40 r
  sys_ctrl_unit/ALU_OUT_reg_reg[0]/D (DFFQX2M)            0.00       0.40 r
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/ALU_OUT_reg_reg[0]/CK (DFFQX2M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: RST_SYNC_1/FF_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC_1/FF_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  RST_SYNC_1/FF_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  RST_SYNC_1/FF_reg[0]/Q (DFFRQX2M)        0.45       0.45 f
  RST_SYNC_1/FF_reg[1]/D (DFFRQX2M)        0.00       0.45 f
  data arrival time                                   0.45

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RST_SYNC_1/FF_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: asynch_fifo/bit_sync_1/Sync_FFs_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: asynch_fifo/bit_sync_1/Sync_FFs_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/bit_sync_1/Sync_FFs_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/bit_sync_1/Sync_FFs_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  asynch_fifo/bit_sync_1/Sync_FFs_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/bit_sync_1/Sync_FFs_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: asynch_fifo/bit_sync_1/Sync_FFs_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: asynch_fifo/bit_sync_1/Sync_FFs_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/bit_sync_1/Sync_FFs_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/bit_sync_1/Sync_FFs_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  asynch_fifo/bit_sync_1/Sync_FFs_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/bit_sync_1/Sync_FFs_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: asynch_fifo/bit_sync_1/Sync_FFs_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: asynch_fifo/bit_sync_1/Sync_FFs_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/bit_sync_1/Sync_FFs_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/bit_sync_1/Sync_FFs_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  asynch_fifo/bit_sync_1/Sync_FFs_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/bit_sync_1/Sync_FFs_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: asynch_fifo/bit_sync_1/Sync_FFs_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: asynch_fifo/bit_sync_1/Sync_FFs_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/bit_sync_1/Sync_FFs_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/bit_sync_1/Sync_FFs_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  asynch_fifo/bit_sync_1/Sync_FFs_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/bit_sync_1/Sync_FFs_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: data_sync_unit/Sync_FFs_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: data_sync_unit/Sync_FFs_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync_unit/Sync_FFs_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  data_sync_unit/Sync_FFs_reg[0]/Q (DFFRQX2M)             0.45       0.45 f
  data_sync_unit/Sync_FFs_reg[1]/D (DFFRQX2M)             0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync_unit/Sync_FFs_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: data_sync_unit/Sync_FFs_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: data_sync_unit/Pulse_Gen_FF_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync_unit/Sync_FFs_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  data_sync_unit/Sync_FFs_reg[1]/Q (DFFRQX2M)             0.46       0.46 f
  data_sync_unit/Pulse_Gen_FF_reg/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync_unit/Pulse_Gen_FF_reg/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: reg_file_unit/RegFile_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: reg_file_unit/RegFile_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file_unit/RegFile_reg[0][7]/CK (DFFRHQX2M)          0.00       0.00 r
  reg_file_unit/RegFile_reg[0][7]/Q (DFFRHQX2M)           0.26       0.26 r
  reg_file_unit/U142/Y (MX2XLM)                           0.19       0.46 r
  reg_file_unit/RegFile_reg[0][7]/D (DFFRHQX2M)           0.00       0.46 r
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  reg_file_unit/RegFile_reg[0][7]/CK (DFFRHQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: asynch_fifo/full_unit/binary_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: asynch_fifo/full_unit/binary_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/full_unit/binary_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/full_unit/binary_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  asynch_fifo/full_unit/U16/Y (XNOR2X2M)                  0.12       0.49 f
  asynch_fifo/full_unit/binary_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/full_unit/binary_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: asynch_fifo/full_unit/binary_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: asynch_fifo/full_unit/W_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/full_unit/binary_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/full_unit/binary_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  asynch_fifo/full_unit/U16/Y (XNOR2X2M)                  0.12       0.49 f
  asynch_fifo/full_unit/W_PTR_reg[3]/D (DFFRQX2M)         0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/full_unit/W_PTR_reg[3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: sys_ctrl_unit/ALU_FUNC_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: sys_ctrl_unit/ALU_FUNC_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/ALU_FUNC_reg_reg[3]/CK (DFFQX2M)          0.00       0.00 r
  sys_ctrl_unit/ALU_FUNC_reg_reg[3]/Q (DFFQX2M)           0.30       0.30 r
  sys_ctrl_unit/U50/Y (OAI2BB2X1M)                        0.16       0.46 r
  sys_ctrl_unit/ALU_FUNC_reg_reg[3]/D (DFFQX2M)           0.00       0.46 r
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/ALU_FUNC_reg_reg[3]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: sys_ctrl_unit/Address_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: sys_ctrl_unit/Address_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_unit/Address_reg_reg[3]/CK (DFFQX2M)           0.00       0.00 r
  sys_ctrl_unit/Address_reg_reg[3]/Q (DFFQX2M)            0.30       0.30 r
  sys_ctrl_unit/U59/Y (OAI2BB2X1M)                        0.17       0.47 r
  sys_ctrl_unit/Address_reg_reg[3]/D (DFFQX2M)            0.00       0.47 r
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl_unit/Address_reg_reg[3]/CK (DFFQX2M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: tx_clk_div/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  tx_clk_div/div_clk_reg/Q (DFFRQX2M)                     0.38       0.38 r
  tx_clk_div/U13/Y (XNOR2X2M)                             0.05       0.43 f
  tx_clk_div/div_clk_reg/D (DFFRQX2M)                     0.00       0.43 f
  data arrival time                                                  0.43

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  tx_clk_div/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: rx_clk_div/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  rx_clk_div/div_clk_reg/Q (DFFRQX2M)                     0.38       0.38 r
  rx_clk_div/U14/Y (XNOR2X2M)                             0.05       0.43 f
  rx_clk_div/div_clk_reg/D (DFFRQX2M)                     0.00       0.43 f
  data arrival time                                                  0.43

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rx_clk_div/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: RST_SYNC_2/FF_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/FF_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  RST_SYNC_2/FF_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  RST_SYNC_2/FF_reg[0]/Q (DFFRQX2M)        0.45       0.45 f
  RST_SYNC_2/FF_reg[1]/D (DFFRQX2M)        0.00       0.45 f
  data arrival time                                   0.45

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RST_SYNC_2/FF_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: tx_clk_div/toggle_low_flg_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/toggle_low_flg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/toggle_low_flg_reg/CK (DFFRQX2M)             0.00       0.00 r
  tx_clk_div/toggle_low_flg_reg/Q (DFFRQX2M)              0.38       0.38 r
  tx_clk_div/U7/Y (NOR3X2M)                               0.06       0.45 f
  tx_clk_div/U11/Y (NAND2BX2M)                            0.14       0.59 f
  tx_clk_div/toggle_low_flg_reg/D (DFFRQX2M)              0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  tx_clk_div/toggle_low_flg_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: rx_clk_div/toggle_low_flg_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/toggle_low_flg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/toggle_low_flg_reg/CK (DFFRQX2M)             0.00       0.00 r
  rx_clk_div/toggle_low_flg_reg/Q (DFFRQX2M)              0.38       0.38 r
  rx_clk_div/U8/Y (NOR3X2M)                               0.06       0.45 f
  rx_clk_div/U12/Y (NAND2BX2M)                            0.14       0.59 f
  rx_clk_div/toggle_low_flg_reg/D (DFFRQX2M)              0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rx_clk_div/toggle_low_flg_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: tx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.45       0.45 r
  tx_clk_div/U9/Y (AOI22X1M)                              0.12       0.57 f
  tx_clk_div/U8/Y (NAND2X2M)                              0.06       0.63 r
  tx_clk_div/Counter_reg[0]/D (DFFSQX2M)                  0.00       0.63 r
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  tx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: rx_clk_div/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[0]/Q (DFFSQX2M)                  0.45       0.45 r
  rx_clk_div/U10/Y (AOI22X1M)                             0.12       0.57 f
  rx_clk_div/U9/Y (NAND2X2M)                              0.06       0.63 r
  rx_clk_div/Counter_reg[0]/D (DFFSQX2M)                  0.00       0.63 r
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rx_clk_div/Counter_reg[0]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: tx_clk_div/Counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[6]/Q (DFFRQX2M)                  0.38       0.38 r
  tx_clk_div/U20/Y (AO22X1M)                              0.14       0.52 r
  tx_clk_div/Counter_reg[6]/D (DFFRQX2M)                  0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  tx_clk_div/Counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: rx_clk_div/Counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[6]/Q (DFFRQX2M)                  0.38       0.38 r
  rx_clk_div/U21/Y (AO22X1M)                              0.14       0.52 r
  rx_clk_div/Counter_reg[6]/D (DFFRQX2M)                  0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rx_clk_div/Counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: tx_clk_div/Counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[3]/Q (DFFRQX2M)                  0.39       0.39 r
  tx_clk_div/U17/Y (AO22X1M)                              0.14       0.53 r
  tx_clk_div/Counter_reg[3]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  tx_clk_div/Counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: tx_clk_div/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[2]/Q (DFFRQX2M)                  0.39       0.39 r
  tx_clk_div/U16/Y (AO22X1M)                              0.14       0.53 r
  tx_clk_div/Counter_reg[2]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  tx_clk_div/Counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: rx_clk_div/Counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[3]/Q (DFFRQX2M)                  0.39       0.39 r
  rx_clk_div/U18/Y (AO22X1M)                              0.14       0.53 r
  rx_clk_div/Counter_reg[3]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rx_clk_div/Counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: rx_clk_div/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[2]/Q (DFFRQX2M)                  0.39       0.39 r
  rx_clk_div/U17/Y (AO22X1M)                              0.14       0.53 r
  rx_clk_div/Counter_reg[2]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rx_clk_div/Counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: tx_clk_div/Counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[5]/Q (DFFRQX2M)                  0.39       0.39 r
  tx_clk_div/U19/Y (AO22X1M)                              0.14       0.53 r
  tx_clk_div/Counter_reg[5]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  tx_clk_div/Counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: tx_clk_div/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[4]/Q (DFFRQX2M)                  0.39       0.39 r
  tx_clk_div/U18/Y (AO22X1M)                              0.14       0.53 r
  tx_clk_div/Counter_reg[4]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  tx_clk_div/Counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: rx_clk_div/Counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[5]/Q (DFFRQX2M)                  0.39       0.39 r
  rx_clk_div/U20/Y (AO22X1M)                              0.14       0.53 r
  rx_clk_div/Counter_reg[5]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rx_clk_div/Counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: rx_clk_div/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[4]/Q (DFFRQX2M)                  0.39       0.39 r
  rx_clk_div/U19/Y (AO22X1M)                              0.14       0.53 r
  rx_clk_div/Counter_reg[4]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rx_clk_div/Counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: tx_clk_div/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_clk_div/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_clk_div/Counter_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  tx_clk_div/Counter_reg[1]/Q (DFFRQX2M)                  0.40       0.40 r
  tx_clk_div/U15/Y (AO22X1M)                              0.15       0.55 r
  tx_clk_div/Counter_reg[1]/D (DFFRQX2M)                  0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  tx_clk_div/Counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: rx_clk_div/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_clk_div/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_clk_div/Counter_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  rx_clk_div/Counter_reg[1]/Q (DFFRQX2M)                  0.40       0.40 r
  rx_clk_div/U16/Y (AO22X1M)                              0.15       0.55 r
  rx_clk_div/Counter_reg[1]/D (DFFRQX2M)                  0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rx_clk_div/Counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: uart_unit/uart_rx_unit/PAR_CHK/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/PAR_CHK/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/PAR_CHK/par_err_reg/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart_unit/uart_rx_unit/PAR_CHK/par_err (Parity_check)
                                                          0.00       0.36 r
  uart_unit/uart_rx_unit/parity_error (UART_RX_D_WIDTH8)
                                                          0.00       0.36 r
  uart_unit/parity_error (UART_TOP_D_WIDTH8)              0.00       0.36 r
  parity_error (out)                                      0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                       54.52


  Startpoint: uart_unit/uart_rx_unit/stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/fsm_Unit/data_valid_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/stp_chk/stp_err_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  uart_unit/uart_rx_unit/stp_chk/stp_err (stop_check)     0.00       0.37 r
  uart_unit/uart_rx_unit/fsm_Unit/stp_err (FSM_RX)        0.00       0.37 r
  uart_unit/uart_rx_unit/fsm_Unit/U70/Y (AOI211X1M)       0.06       0.42 f
  uart_unit/uart_rx_unit/fsm_Unit/data_valid_reg/D (DFFRQX2M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/fsm_Unit/data_valid_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  uart_unit/uart_rx_unit/fsm_Unit/U72/Y (NOR4X1M)         0.09       0.46 f
  uart_unit/uart_rx_unit/fsm_Unit/U71/Y (CLKNAND2X2M)     0.08       0.54 r
  uart_unit/uart_rx_unit/fsm_Unit/U35/Y (CLKINVX1M)       0.05       0.59 f
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[3]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart_unit/uart_rx_unit/deser_Unit/U18/Y (INVX2M)        0.07       0.55 r
  uart_unit/uart_rx_unit/deser_Unit/U7/Y (OAI22X1M)       0.06       0.61 f
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart_unit/uart_rx_unit/deser_Unit/U17/Y (INVX2M)        0.07       0.55 r
  uart_unit/uart_rx_unit/deser_Unit/U6/Y (OAI22X1M)       0.06       0.61 f
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart_unit/uart_rx_unit/deser_Unit/U14/Y (INVX2M)        0.07       0.55 r
  uart_unit/uart_rx_unit/deser_Unit/U9/Y (OAI22X1M)       0.06       0.61 f
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart_unit/uart_rx_unit/deser_Unit/U15/Y (INVX2M)        0.07       0.55 r
  uart_unit/uart_rx_unit/deser_Unit/U5/Y (OAI22X1M)       0.06       0.61 f
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart_unit/uart_rx_unit/deser_Unit/U13/Y (INVX2M)        0.07       0.55 r
  uart_unit/uart_rx_unit/deser_Unit/U8/Y (OAI22X1M)       0.06       0.61 f
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart_unit/uart_rx_unit/deser_Unit/U12/Y (INVX2M)        0.07       0.55 r
  uart_unit/uart_rx_unit/deser_Unit/U4/Y (OAI22X1M)       0.06       0.61 f
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart_unit/uart_rx_unit/deser_Unit/U16/Y (INVX2M)        0.07       0.55 r
  uart_unit/uart_rx_unit/deser_Unit/U11/Y (OAI2BB2X1M)
                                                          0.07       0.62 f
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[0]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: uart_unit/uart_rx_unit/strt_CHK_Unit/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/strt_CHK_Unit/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/strt_CHK_Unit/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/strt_CHK_Unit/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart_unit/uart_rx_unit/strt_CHK_Unit/U2/Y (AO2B2X2M)
                                                          0.13       0.49 r
  uart_unit/uart_rx_unit/strt_CHK_Unit/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/strt_CHK_Unit/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: uart_unit/uart_rx_unit/PAR_CHK/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/PAR_CHK/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/PAR_CHK/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/PAR_CHK/par_err_reg/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart_unit/uart_rx_unit/PAR_CHK/U2/Y (AO2B2X2M)          0.13       0.49 r
  uart_unit/uart_rx_unit/PAR_CHK/par_err_reg/D (DFFRQX2M)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/PAR_CHK/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: uart_unit/uart_rx_unit/sampler/sample2_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/sampler/sample2_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/sampler/sample2_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/sampler/sample2_reg/Q (DFFRQX2M)
                                                          0.47       0.47 f
  uart_unit/uart_rx_unit/sampler/U9/Y (INVX2M)            0.07       0.55 r
  uart_unit/uart_rx_unit/sampler/U4/Y (OAI2BB2X1M)        0.09       0.64 f
  uart_unit/uart_rx_unit/sampler/sample2_reg/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/sampler/sample2_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart_unit/uart_rx_unit/deser_Unit/U14/Y (INVX2M)        0.07       0.55 r
  uart_unit/uart_rx_unit/deser_Unit/U10/Y (OAI2BB2X1M)
                                                          0.09       0.64 f
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[7]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/deser_Unit/P_Data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: uart_unit/uart_rx_unit/sampler/sample1_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/sampler/sample1_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/sampler/sample1_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/sampler/sample1_reg/Q (DFFRQX2M)
                                                          0.47       0.47 f
  uart_unit/uart_rx_unit/sampler/U10/Y (INVX2M)           0.07       0.55 r
  uart_unit/uart_rx_unit/sampler/U5/Y (OAI2BB2X1M)        0.09       0.64 f
  uart_unit/uart_rx_unit/sampler/sample1_reg/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/sampler/sample1_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: uart_unit/uart_rx_unit/sampler/sample3_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/sampler/sample3_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/sampler/sample3_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/sampler/sample3_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  uart_unit/uart_rx_unit/sampler/U6/Y (AO2B2X2M)          0.13       0.50 r
  uart_unit/uart_rx_unit/sampler/sample3_reg/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/sampler/sample3_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: uart_unit/uart_rx_unit/stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/stp_chk/stp_err_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  uart_unit/uart_rx_unit/stp_chk/U2/Y (OAI2BB2X1M)        0.15       0.51 r
  uart_unit/uart_rx_unit/stp_chk/stp_err_reg/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  uart_unit/uart_rx_unit/fsm_Unit/U72/Y (NOR4X1M)         0.09       0.46 f
  uart_unit/uart_rx_unit/fsm_Unit/U42/Y (CLKINVX1M)       0.10       0.57 r
  uart_unit/uart_rx_unit/fsm_Unit/U37/Y (OAI221X1M)       0.10       0.66 f
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/fsm_Unit/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[1]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  uart_unit/uart_rx_unit/counter_Unit/U19/Y (AOI22X4M)
                                                          0.13       0.63 r
  uart_unit/uart_rx_unit/counter_Unit/U22/Y (NOR2X2M)     0.06       0.68 f
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  uart_unit/uart_rx_unit/counter_Unit/U16/Y (AOI22X4M)
                                                          0.13       0.63 r
  uart_unit/uart_rx_unit/counter_Unit/U20/Y (NOR2X2M)     0.06       0.69 f
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[3]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  uart_unit/uart_rx_unit/counter_Unit/U14/Y (AOI22X4M)
                                                          0.13       0.63 r
  uart_unit/uart_rx_unit/counter_Unit/U18/Y (NOR2X2M)     0.06       0.69 f
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[3]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_rx_unit/counter_Unit/bit_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: asynch_fifo/bit_sync_2/Sync_FFs_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: asynch_fifo/bit_sync_2/Sync_FFs_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/bit_sync_2/Sync_FFs_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/bit_sync_2/Sync_FFs_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  asynch_fifo/bit_sync_2/Sync_FFs_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/bit_sync_2/Sync_FFs_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: asynch_fifo/bit_sync_2/Sync_FFs_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: asynch_fifo/bit_sync_2/Sync_FFs_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/bit_sync_2/Sync_FFs_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/bit_sync_2/Sync_FFs_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  asynch_fifo/bit_sync_2/Sync_FFs_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/bit_sync_2/Sync_FFs_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: asynch_fifo/bit_sync_2/Sync_FFs_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: asynch_fifo/bit_sync_2/Sync_FFs_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/bit_sync_2/Sync_FFs_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/bit_sync_2/Sync_FFs_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  asynch_fifo/bit_sync_2/Sync_FFs_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/bit_sync_2/Sync_FFs_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: asynch_fifo/bit_sync_2/Sync_FFs_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: asynch_fifo/bit_sync_2/Sync_FFs_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/bit_sync_2/Sync_FFs_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/bit_sync_2/Sync_FFs_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  asynch_fifo/bit_sync_2/Sync_FFs_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/bit_sync_2/Sync_FFs_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: pulse_gen_block/in_reg_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: pulse_gen_block/out_reg_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen_block/in_reg_reg/CK (DFFRQX2M)                0.00       0.00 r
  pulse_gen_block/in_reg_reg/Q (DFFRQX2M)                 0.46       0.46 f
  pulse_gen_block/out_reg_reg/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  pulse_gen_block/out_reg_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: uart_unit/uart_tx_unit/fsm_unit/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/fsm_unit/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  uart_unit/uart_tx_unit/fsm_unit/U15/Y (OAI21X2M)        0.07       0.47 f
  uart_unit/uart_tx_unit/fsm_unit/busy_reg/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/fsm_unit/busy_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: uart_unit/uart_tx_unit/serial_unit/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/serial_unit/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/serial_unit/counter_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  uart_unit/uart_tx_unit/serial_unit/U10/Y (NOR2X2M)      0.06       0.48 f
  uart_unit/uart_tx_unit/serial_unit/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/serial_unit/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: uart_unit/uart_tx_unit/fsm_unit/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/fsm_unit/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  uart_unit/uart_tx_unit/fsm_unit/U14/Y (OAI21X2M)        0.07       0.49 f
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: uart_unit/uart_tx_unit/fsm_unit/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/fsm_unit/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  uart_unit/uart_tx_unit/fsm_unit/U10/Y (OAI22X1M)        0.09       0.49 f
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: uart_unit/uart_tx_unit/fsm_unit/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: pulse_gen_block/in_reg_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/fsm_unit/busy_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/fsm_unit/busy_reg/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart_unit/uart_tx_unit/fsm_unit/busy (FSM_TX)           0.00       0.48 f
  uart_unit/uart_tx_unit/busy (UART_TX_D_WIDTH8)          0.00       0.48 f
  uart_unit/TX_OUT_V (UART_TOP_D_WIDTH8)                  0.00       0.48 f
  pulse_gen_block/LVL_SIG (PULSE_GEN_BLOCK)               0.00       0.48 f
  pulse_gen_block/in_reg_reg/D (DFFRQX2M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  pulse_gen_block/in_reg_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: asynch_fifo/empty_unit/binary_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  asynch_fifo/empty_unit/U6/Y (XNOR2X2M)                  0.12       0.49 f
  asynch_fifo/empty_unit/binary_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/empty_unit/binary_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: asynch_fifo/empty_unit/binary_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: asynch_fifo/empty_unit/R_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  asynch_fifo/empty_unit/binary_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  asynch_fifo/empty_unit/binary_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  asynch_fifo/empty_unit/U6/Y (XNOR2X2M)                  0.12       0.49 f
  asynch_fifo/empty_unit/R_PTR_reg[3]/D (DFFRQX2M)        0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  asynch_fifo/empty_unit/R_PTR_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/mux_unit/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/serial_unit/temp_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/serial_unit/temp_reg[0]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  uart_unit/uart_tx_unit/serial_unit/ser_data (Serializer)
                                                          0.00       0.37 r
  uart_unit/uart_tx_unit/mux_unit/ser_data (MUX)          0.00       0.37 r
  uart_unit/uart_tx_unit/mux_unit/U7/Y (AOI22X1M)         0.08       0.44 f
  uart_unit/uart_tx_unit/mux_unit/U5/Y (OAI2B2X1M)        0.10       0.55 r
  uart_unit/uart_tx_unit/mux_unit/TX_OUT_reg/D (DFFSQX2M)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/mux_unit/TX_OUT_reg/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: uart_unit/uart_tx_unit/fsm_unit/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/fsm_unit/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  uart_unit/uart_tx_unit/fsm_unit/U16/Y (INVX2M)          0.06       0.46 f
  uart_unit/uart_tx_unit/fsm_unit/U13/Y (AOI2B1X1M)       0.09       0.55 r
  uart_unit/uart_tx_unit/fsm_unit/U12/Y (NOR2BX2M)        0.05       0.60 f
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/fsm_unit/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_tx_unit/serial_unit/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/serial_unit/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/serial_unit/counter_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  uart_unit/uart_tx_unit/serial_unit/U28/Y (OAI21X2M)     0.06       0.54 r
  uart_unit/uart_tx_unit/serial_unit/U27/Y (AOI2B1X1M)
                                                          0.07       0.61 f
  uart_unit/uart_tx_unit/serial_unit/counter_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/serial_unit/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/serial_unit/temp_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/serial_unit/temp_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart_unit/uart_tx_unit/serial_unit/U24/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/serial_unit/temp_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/serial_unit/temp_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/serial_unit/temp_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart_unit/uart_tx_unit/serial_unit/U22/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/serial_unit/temp_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/serial_unit/temp_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/serial_unit/temp_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart_unit/uart_tx_unit/serial_unit/U20/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/serial_unit/temp_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/serial_unit/temp_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/serial_unit/temp_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart_unit/uart_tx_unit/serial_unit/U18/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/serial_unit/temp_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: uart_unit/uart_tx_unit/serial_unit/temp_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_unit/uart_tx_unit/serial_unit/temp_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_unit/uart_tx_unit/serial_unit/temp_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart_unit/uart_tx_unit/serial_unit/U16/Y (OAI2BB1X2M)
                                                          0.15       0.61 f
  uart_unit/uart_tx_unit/serial_unit/temp_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_unit/uart_tx_unit/serial_unit/temp_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


1
