{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1549837658103 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1549837658105 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1549837659999 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1549837660020 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1549837660020 ""}
{ "Info" "" "" "2019.02.10.16:28:16 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.02.10.16:28:16 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1549837696738 ""}
{ "Info" "" "" "2019.02.10.16:28:16 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.02.10.16:28:16 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1549837696760 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.02.10.16:28:55 Info: Saving generation log to C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system" {  } {  } 0 0 "2019.02.10.16:28:55 Info: Saving generation log to C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system" 0 0 "Shell" 0 -1 1549837735632 ""}
{ "Info" "" "" "2019.02.10.16:28:55 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.02.10.16:28:55 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1549837735633 ""}
{ "Info" "" "" "2019.02.10.16:28:55 Info: qsys-generate C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.02.10.16:28:55 Info: qsys-generate C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1549837735643 ""}
{ "Info" "soc_system.qsys" "" "2019.02.10.16:28:55 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2019.02.10.16:28:55 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1549837735721 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Reading input file" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Reading input file" 0 0 "Shell" 0 -1 1549837736659 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1549837736668 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1549837736670 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1549837736671 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1549837736673 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1549837736674 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1549837736676 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1549837736678 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1549837736684 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1549837736699 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1549837736700 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1549837736701 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1549837736702 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1549837736704 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1549837736705 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding master_non_sec \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding master_non_sec \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1549837736706 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1549837736707 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding master_secure \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding master_secure \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1549837736708 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module master_secure" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1549837736708 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1549837736709 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1549837736710 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1549837736712 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1549837736713 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Building connections" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Building connections" 0 0 "Shell" 0 -1 1549837736714 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Parameterizing connections" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1549837736752 ""}
{ "Info" "" "" "2019.02.10.16:28:56 Info: Validating" {  } {  } 0 0 "2019.02.10.16:28:56 Info: Validating" 0 0 "Shell" 0 -1 1549837736756 ""}
{ "Info" "" "" "2019.02.10.16:29:12 Info: Done reading input file" {  } {  } 0 0 "2019.02.10.16:29:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1549837752676 ""}
{ "Info" "" "" "2019.02.10.16:29:18 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.02.10.16:29:18 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1549837758484 ""}
{ "Info" "" "" "2019.02.10.16:29:18 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.02.10.16:29:18 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1549837758485 ""}
{ "Info" "" "" "2019.02.10.16:29:18 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.02.10.16:29:18 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1549837758485 ""}
{ "Info" "" "" "2019.02.10.16:29:18 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.02.10.16:29:18 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1549837758486 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.02.10.16:29:18 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.02.10.16:29:18 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1549837758486 ""}
{ "Warning" "" "" "2019.02.10.16:29:18 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.02.10.16:29:18 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1549837758487 ""}
{ "Warning" "" "" "2019.02.10.16:29:18 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.02.10.16:29:18 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1549837758487 ""}
{ "Info" "" "" "2019.02.10.16:29:18 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.02.10.16:29:18 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1549837758495 ""}
{ "Info" "" "" "2019.02.10.16:29:18 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.02.10.16:29:18 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1549837758501 ""}
{ "Info" "" "" "2019.02.10.16:29:18 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.02.10.16:29:18 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1549837758503 ""}
{ "Info" "" "" "2019.02.10.16:29:21 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2019.02.10.16:29:21 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1549837761064 ""}
{ "Info" "" "" "2019.02.10.16:29:37 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.02.10.16:29:37 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1549837777854 ""}
{ "Warning" "" "" "2019.02.10.16:29:39 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.02.10.16:29:39 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1549837779373 ""}
{ "Warning" "" "" "2019.02.10.16:29:39 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.02.10.16:29:39 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1549837779374 ""}
{ "Warning" "" "" "2019.02.10.16:29:39 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.02.10.16:29:39 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1549837779376 ""}
{ "Warning" "" "" "2019.02.10.16:29:39 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.02.10.16:29:39 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1549837779376 ""}
{ "Info" "" "" "2019.02.10.16:29:52 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.02.10.16:29:52 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1549837792639 ""}
{ "Info" "  ]" "" "2019.02.10.16:29:52 Info: button_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0002_button_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0002_button_pio_gen" {  } {  } 0 0 "2019.02.10.16:29:52 Info: button_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0002_button_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0002_button_pio_gen" 0 0 "Shell" 0 -1 1549837792640 ""}
{ "Info" "" "" "2019.02.10.16:29:54 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.02.10.16:29:54 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1549837794378 ""}
{ "Info" "" "" "2019.02.10.16:29:54 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.02.10.16:29:54 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1549837794383 ""}
{ "Info" "" "" "2019.02.10.16:29:54 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.02.10.16:29:54 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1549837794416 ""}
{ "Info" "  ]" "" "2019.02.10.16:29:54 Info: dipsw_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0003_dipsw_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0003_dipsw_pio_gen" {  } {  } 0 0 "2019.02.10.16:29:54 Info: dipsw_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0003_dipsw_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0003_dipsw_pio_gen" 0 0 "Shell" 0 -1 1549837794416 ""}
{ "Info" "" "" "2019.02.10.16:29:55 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.02.10.16:29:55 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1549837795020 ""}
{ "Info" "" "" "2019.02.10.16:29:55 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.02.10.16:29:55 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1549837795027 ""}
{ "Info" "" "" "2019.02.10.16:29:55 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.02.10.16:29:55 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1549837795035 ""}
{ "Info" "" "" "2019.02.10.16:29:56 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.02.10.16:29:56 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1549837796344 ""}
{ "Info" "" "" "2019.02.10.16:29:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.02.10.16:29:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1549837797386 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.02.10.16:29:57 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.02.10.16:29:57 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1549837797393 ""}
{ "Warning" "" "" "2019.02.10.16:29:57 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.02.10.16:29:57 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1549837797395 ""}
{ "Warning" "" "" "2019.02.10.16:29:57 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.02.10.16:29:57 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1549837797397 ""}
{ "Info" "" "" "2019.02.10.16:30:03 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.02.10.16:30:03 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1549837803276 ""}
{ "Info" "" "" "2019.02.10.16:30:03 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2019.02.10.16:30:03 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1549837803306 ""}
{ "Info" "" "" "2019.02.10.16:30:03 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.02.10.16:30:03 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1549837803324 ""}
{ "Info" "  ]" "" "2019.02.10.16:30:03 Info: jtag_uart:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2019.02.10.16:30:03 Info: jtag_uart:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1549837803325 ""}
{ "Info" "" "" "2019.02.10.16:30:04 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.02.10.16:30:04 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1549837804055 ""}
{ "Info" "" "" "2019.02.10.16:30:04 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.02.10.16:30:04 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1549837804061 ""}
{ "Info" "" "" "2019.02.10.16:30:04 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.02.10.16:30:04 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1549837804095 ""}
{ "Info" "  ]" "" "2019.02.10.16:30:04 Info: led_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0006_led_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0006_led_pio_gen" {  } {  } 0 0 "2019.02.10.16:30:04 Info: led_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0006_led_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1549837804096 ""}
{ "Info" "" "" "2019.02.10.16:30:04 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.02.10.16:30:04 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1549837804539 ""}
{ "Info" "" "" "2019.02.10.16:30:04 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.02.10.16:30:04 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1549837804541 ""}
{ "Info" "" "" "2019.02.10.16:30:06 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" {  } {  } 0 0 "2019.02.10.16:30:06 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" 0 0 "Shell" 0 -1 1549837806647 ""}
{ "Info" "" "" "2019.02.10.16:30:06 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.02.10.16:30:06 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1549837806692 ""}
{ "Info" "  ]" "" "2019.02.10.16:30:06 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0007_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0007_onchip_memory2_0_gen" {  } {  } 0 0 "2019.02.10.16:30:06 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0007_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0007_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1549837806692 ""}
{ "Info" "" "" "2019.02.10.16:30:07 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.02.10.16:30:07 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1549837807648 ""}
{ "Info" "" "" "2019.02.10.16:30:07 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.02.10.16:30:07 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1549837807659 ""}
{ "Info" "" "" "2019.02.10.16:30:07 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.02.10.16:30:07 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1549837807715 ""}
{ "Info" "" "" "2019.02.10.16:30:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:30:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837818047 ""}
{ "Info" "" "" "2019.02.10.16:30:19 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:30:19 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837819092 ""}
{ "Info" "" "" "2019.02.10.16:30:20 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:30:20 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837820074 ""}
{ "Info" "" "" "2019.02.10.16:30:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:30:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837821080 ""}
{ "Info" "" "" "2019.02.10.16:30:22 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:30:22 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837822088 ""}
{ "Info" "" "" "2019.02.10.16:30:23 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:30:23 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837823064 ""}
{ "Info" "" "" "2019.02.10.16:30:24 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:30:24 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837824073 ""}
{ "Info" "" "" "2019.02.10.16:30:32 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.02.10.16:30:32 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1549837832488 ""}
{ "Info" "" "" "2019.02.10.16:30:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.02.10.16:30:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1549837835258 ""}
{ "Info" "" "" "2019.02.10.16:30:35 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.02.10.16:30:35 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1549837835327 ""}
{ "Info" "" "" "2019.02.10.16:30:35 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.02.10.16:30:35 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1549837835349 ""}
{ "Info" "" "" "2019.02.10.16:30:35 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.02.10.16:30:35 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1549837835409 ""}
{ "Info" "" "" "2019.02.10.16:30:35 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.02.10.16:30:35 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1549837835856 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1549837838078 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1549837838255 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1549837838340 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1549837838384 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1549837838416 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1549837838448 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1549837838489 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1549837838541 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1549837838566 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" 0 0 "Shell" 0 -1 1549837838600 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1549837838640 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1549837838699 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" 0 0 "Shell" 0 -1 1549837838770 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1549837838840 ""}
{ "Info" "" "" "2019.02.10.16:30:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.02.10.16:30:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1549837838957 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1549837839001 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1549837839055 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1549837839121 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1549837839166 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1549837839221 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" 0 0 "Shell" 0 -1 1549837839274 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837839313 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837839314 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1549837839481 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837839589 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837839590 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837839591 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1549837839614 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1549837839638 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1549837839661 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1549837839773 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1549837839860 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837839890 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1549837839918 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:39 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837839937 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1549837839946 ""}
{ "Info" "" "" "2019.02.10.16:30:39 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.02.10.16:30:39 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1549837839967 ""}
{ "Info" "" "" "2019.02.10.16:30:40 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.02.10.16:30:40 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1549837840002 ""}
{ "Info" "" "" "2019.02.10.16:30:40 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.02.10.16:30:40 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1549837840043 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837840060 ""}
{ "Info" "" "" "2019.02.10.16:30:40 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.02.10.16:30:40 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1549837840087 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837840104 ""}
{ "Info" "" "" "2019.02.10.16:30:40 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.02.10.16:30:40 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1549837840154 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837840170 ""}
{ "Info" "" "" "2019.02.10.16:30:40 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.02.10.16:30:40 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1549837840200 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837840226 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:40 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837840229 ""}
{ "Info" "" "" "2019.02.10.16:30:42 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.02.10.16:30:42 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1549837842114 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1549837844067 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1549837844120 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844142 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844143 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844143 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1549837844183 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1549837844243 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1549837844250 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1549837844283 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844299 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1549837844308 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1549837844346 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844363 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1549837844549 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844549 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844550 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844550 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844551 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844552 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844553 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1549837844554 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1549837844642 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.02.10.16:30:44 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1549837844668 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" {  } {  } 0 0 "2019.02.10.16:30:44 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" 0 0 "Shell" 0 -1 1549837844684 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.02.10.16:30:44 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1549837844778 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1549837844779 ""}
{ "Info" "" "" "2019.02.10.16:30:44 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.02.10.16:30:44 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1549837844779 ""}
{ "Info" " --use-relative-paths=true" "" "2019.02.10.16:30:44 Info: sim-script-gen --spd=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.02.10.16:30:44 Info: sim-script-gen --spd=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1549837844779 ""}
{ "Info" " --use-relative-paths=true" "" "2019.02.10.16:30:44 Info: Doing: ip-make-simscript --spd=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.02.10.16:30:44 Info: Doing: ip-make-simscript --spd=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1549837844789 ""}
{ "Info" " directory:" "" "2019.02.10.16:30:46 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.02.10.16:30:46 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1549837846789 ""}
{ "Info" "msim_setup.tcl" "" "2019.02.10.16:30:46 Info:     mentor" {  } {  } 0 0 "2019.02.10.16:30:46 Info:     mentor" 0 0 "Shell" 0 -1 1549837846810 ""}
{ "Info" " directory:" "" "2019.02.10.16:30:46 Info: Generating the following file(s) for VCS simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.02.10.16:30:46 Info: Generating the following file(s) for VCS simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1549837846825 ""}
{ "Info" "vcs_setup.sh" "" "2019.02.10.16:30:46 Info:     synopsys/vcs" {  } {  } 0 0 "2019.02.10.16:30:46 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1549837846841 ""}
{ "Info" " directory:" "" "2019.02.10.16:30:46 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.02.10.16:30:46 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1549837846856 ""}
{ "Info" "synopsys_sim.setup" "" "2019.02.10.16:30:46 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.02.10.16:30:46 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1549837846867 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.02.10.16:30:46 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.02.10.16:30:46 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1549837846878 ""}
{ "Info" " directory:" "" "2019.02.10.16:30:46 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.02.10.16:30:46 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1549837846956 ""}
{ "Info" "cds.lib" "" "2019.02.10.16:30:46 Info:     cadence" {  } {  } 0 0 "2019.02.10.16:30:46 Info:     cadence" 0 0 "Shell" 0 -1 1549837846965 ""}
{ "Info" "hdl.var" "" "2019.02.10.16:30:47 Info:     cadence" {  } {  } 0 0 "2019.02.10.16:30:47 Info:     cadence" 0 0 "Shell" 0 -1 1549837847514 ""}
{ "Info" "ncsim_setup.sh" "" "2019.02.10.16:30:47 Info:     cadence" {  } {  } 0 0 "2019.02.10.16:30:47 Info:     cadence" 0 0 "Shell" 0 -1 1549837847528 ""}
{ "Info" " directory" "" "2019.02.10.16:30:47 Info:     57 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.02.10.16:30:47 Info:     57 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1549837847529 ""}
{ "Info" " directory:" "" "2019.02.10.16:30:47 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.02.10.16:30:47 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1549837847544 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.02.10.16:30:47 Info:     aldec" {  } {  } 0 0 "2019.02.10.16:30:47 Info:     aldec" 0 0 "Shell" 0 -1 1549837847566 ""}
{ "Info" "." "" "2019.02.10.16:30:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.02.10.16:30:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1549837847567 ""}
{ "Info" "" "" "2019.02.10.16:30:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.02.10.16:30:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1549837847567 ""}
{ "Info" "" "" "2019.02.10.16:30:47 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.02.10.16:30:47 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1549837847567 ""}
{ "Info" "" "" "2019.02.10.16:30:47 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.02.10.16:30:47 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1549837847568 ""}
{ "Info" "" "" "2019.02.10.16:30:47 Info: qsys-generate C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.02.10.16:30:47 Info: qsys-generate C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1549837847569 ""}
{ "Info" "soc_system.qsys" "" "2019.02.10.16:30:47 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2019.02.10.16:30:47 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1549837847578 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Reading input file" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Reading input file" 0 0 "Shell" 0 -1 1549837848568 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1549837848572 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1549837848573 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1549837848574 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1549837848575 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1549837848575 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1549837848576 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1549837848576 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1549837848582 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1549837848590 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1549837848591 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1549837848591 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1549837848591 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1549837848592 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1549837848592 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding master_non_sec \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding master_non_sec \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1549837848592 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1549837848593 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding master_secure \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding master_secure \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1549837848593 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module master_secure" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1549837848593 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1549837848594 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1549837848594 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1549837848594 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1549837848594 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Building connections" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Building connections" 0 0 "Shell" 0 -1 1549837848595 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Parameterizing connections" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1549837848599 ""}
{ "Info" "" "" "2019.02.10.16:30:48 Info: Validating" {  } {  } 0 0 "2019.02.10.16:30:48 Info: Validating" 0 0 "Shell" 0 -1 1549837848600 ""}
{ "Info" "" "" "2019.02.10.16:31:07 Info: Done reading input file" {  } {  } 0 0 "2019.02.10.16:31:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1549837867840 ""}
{ "Info" "" "" "2019.02.10.16:31:16 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.02.10.16:31:16 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1549837876280 ""}
{ "Info" "" "" "2019.02.10.16:31:16 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.02.10.16:31:16 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1549837876280 ""}
{ "Info" "" "" "2019.02.10.16:31:16 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.02.10.16:31:16 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1549837876280 ""}
{ "Info" "" "" "2019.02.10.16:31:16 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.02.10.16:31:16 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1549837876280 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.02.10.16:31:16 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.02.10.16:31:16 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1549837876281 ""}
{ "Warning" "" "" "2019.02.10.16:31:16 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.02.10.16:31:16 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1549837876281 ""}
{ "Warning" "" "" "2019.02.10.16:31:16 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.02.10.16:31:16 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1549837876281 ""}
{ "Info" "" "" "2019.02.10.16:31:16 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.02.10.16:31:16 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1549837876285 ""}
{ "Info" "" "" "2019.02.10.16:31:16 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.02.10.16:31:16 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1549837876287 ""}
{ "Info" "" "" "2019.02.10.16:31:16 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.02.10.16:31:16 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1549837876287 ""}
{ "Info" "" "" "2019.02.10.16:31:17 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.02.10.16:31:17 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1549837877081 ""}
{ "Info" "" "" "2019.02.10.16:31:17 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.02.10.16:31:17 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1549837877081 ""}
{ "Info" "" "" "2019.02.10.16:31:17 Info:" {  } {  } 0 0 "2019.02.10.16:31:17 Info:" 0 0 "Shell" 0 -1 1549837877081 ""}
{ "Info" "" "" "2019.02.10.16:31:17 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.02.10.16:31:17 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1549837877082 ""}
{ "Info" "" "" "2019.02.10.16:31:17 Info: qsys-generate C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.02.10.16:31:17 Info: qsys-generate C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Lang\\Desktop\\de1_soc_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1549837877082 ""}
{ "Info" "soc_system.qsys" "" "2019.02.10.16:31:17 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2019.02.10.16:31:17 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1549837877086 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Reading input file" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Reading input file" 0 0 "Shell" 0 -1 1549837878077 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1549837878081 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1549837878081 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1549837878082 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1549837878082 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1549837878083 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1549837878083 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1549837878083 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1549837878087 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1549837878093 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1549837878094 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1549837878094 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1549837878095 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1549837878096 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1549837878096 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding master_non_sec \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding master_non_sec \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1549837878097 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1549837878098 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding master_secure \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding master_secure \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1549837878099 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module master_secure" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1549837878099 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1549837878100 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1549837878101 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1549837878102 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1549837878102 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Building connections" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Building connections" 0 0 "Shell" 0 -1 1549837878103 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Parameterizing connections" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1549837878107 ""}
{ "Info" "" "" "2019.02.10.16:31:18 Info: Validating" {  } {  } 0 0 "2019.02.10.16:31:18 Info: Validating" 0 0 "Shell" 0 -1 1549837878109 ""}
{ "Info" "" "" "2019.02.10.16:31:36 Info: Done reading input file" {  } {  } 0 0 "2019.02.10.16:31:36 Info: Done reading input file" 0 0 "Shell" 0 -1 1549837896910 ""}
{ "Info" "" "" "2019.02.10.16:31:45 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.02.10.16:31:45 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1549837905325 ""}
{ "Info" "" "" "2019.02.10.16:31:45 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.02.10.16:31:45 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1549837905326 ""}
{ "Info" "" "" "2019.02.10.16:31:45 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.02.10.16:31:45 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1549837905326 ""}
{ "Info" "" "" "2019.02.10.16:31:45 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.02.10.16:31:45 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1549837905326 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.02.10.16:31:45 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.02.10.16:31:45 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1549837905326 ""}
{ "Warning" "" "" "2019.02.10.16:31:45 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.02.10.16:31:45 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1549837905326 ""}
{ "Warning" "" "" "2019.02.10.16:31:45 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.02.10.16:31:45 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1549837905326 ""}
{ "Info" "" "" "2019.02.10.16:31:45 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.02.10.16:31:45 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1549837905329 ""}
{ "Info" "" "" "2019.02.10.16:31:45 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.02.10.16:31:45 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1549837905330 ""}
{ "Info" "" "" "2019.02.10.16:31:45 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.02.10.16:31:45 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1549837905330 ""}
{ "Info" "" "" "2019.02.10.16:31:50 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.02.10.16:31:50 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1549837910075 ""}
{ "Info" "" "" "2019.02.10.16:32:05 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.02.10.16:32:05 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1549837925104 ""}
{ "Warning" "" "" "2019.02.10.16:32:06 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.02.10.16:32:06 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1549837926565 ""}
{ "Warning" "" "" "2019.02.10.16:32:06 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.02.10.16:32:06 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1549837926565 ""}
{ "Warning" "" "" "2019.02.10.16:32:06 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.02.10.16:32:06 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1549837926567 ""}
{ "Warning" "" "" "2019.02.10.16:32:06 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.02.10.16:32:06 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1549837926567 ""}
{ "Info" "" "" "2019.02.10.16:32:20 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.02.10.16:32:20 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1549837940095 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.02.10.16:32:20 Info: button_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0058_button_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0058_button_pio_gen/" {  } {  } 0 0 "2019.02.10.16:32:20 Info: button_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0058_button_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0058_button_pio_gen/" 0 0 "Shell" 0 -1 1549837940096 ""}
{ "Info" "" "" "2019.02.10.16:32:20 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.02.10.16:32:20 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1549837940623 ""}
{ "Info" "" "" "2019.02.10.16:32:20 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.02.10.16:32:20 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1549837940628 ""}
{ "Info" "" "" "2019.02.10.16:32:20 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.02.10.16:32:20 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1549837940651 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.02.10.16:32:20 Info: dipsw_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0059_dipsw_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0059_dipsw_pio_gen/" {  } {  } 0 0 "2019.02.10.16:32:20 Info: dipsw_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0059_dipsw_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0059_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1549837940651 ""}
{ "Info" "" "" "2019.02.10.16:32:21 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.02.10.16:32:21 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1549837941261 ""}
{ "Info" "" "" "2019.02.10.16:32:21 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.02.10.16:32:21 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1549837941265 ""}
{ "Info" "" "" "2019.02.10.16:32:21 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.02.10.16:32:21 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1549837941267 ""}
{ "Info" "" "" "2019.02.10.16:32:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.02.10.16:32:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1549837942625 ""}
{ "Info" "" "" "2019.02.10.16:32:23 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.02.10.16:32:23 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1549837943668 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.02.10.16:32:23 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.02.10.16:32:23 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1549837943674 ""}
{ "Warning" "" "" "2019.02.10.16:32:23 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.02.10.16:32:23 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1549837943676 ""}
{ "Warning" "" "" "2019.02.10.16:32:23 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.02.10.16:32:23 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1549837943678 ""}
{ "Info" "" "" "2019.02.10.16:32:29 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.02.10.16:32:29 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1549837949250 ""}
{ "Info" "" "" "2019.02.10.16:32:29 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2019.02.10.16:32:29 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1549837949266 ""}
{ "Info" "" "" "2019.02.10.16:32:29 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.02.10.16:32:29 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1549837949292 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.02.10.16:32:29 Info: jtag_uart:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0061_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2019.02.10.16:32:29 Info: jtag_uart:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0061_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1549837949292 ""}
{ "Info" "" "" "2019.02.10.16:32:29 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.02.10.16:32:29 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1549837949959 ""}
{ "Info" "" "" "2019.02.10.16:32:29 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.02.10.16:32:29 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1549837949965 ""}
{ "Info" "" "" "2019.02.10.16:32:30 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.02.10.16:32:30 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1549837950010 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.02.10.16:32:30 Info: led_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0062_led_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0062_led_pio_gen/" {  } {  } 0 0 "2019.02.10.16:32:30 Info: led_pio:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0062_led_pio_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1549837950010 ""}
{ "Info" "" "" "2019.02.10.16:32:30 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.02.10.16:32:30 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1549837950431 ""}
{ "Info" "" "" "2019.02.10.16:32:30 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.02.10.16:32:30 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1549837950450 ""}
{ "Info" "" "" "2019.02.10.16:32:32 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" {  } {  } 0 0 "2019.02.10.16:32:32 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" 0 0 "Shell" 0 -1 1549837952492 ""}
{ "Info" "" "" "2019.02.10.16:32:32 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.02.10.16:32:32 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1549837952537 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.02.10.16:32:32 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0063_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0063_onchip_memory2_0_gen/" {  } {  } 0 0 "2019.02.10.16:32:32 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0063_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Lang/AppData/Local/Temp/alt7937_6923908904519794195.dir/0063_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1549837952537 ""}
{ "Info" "" "" "2019.02.10.16:32:33 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.02.10.16:32:33 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1549837953383 ""}
{ "Info" "" "" "2019.02.10.16:32:33 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.02.10.16:32:33 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1549837953398 ""}
{ "Info" "" "" "2019.02.10.16:32:33 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.02.10.16:32:33 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1549837953421 ""}
{ "Info" "" "" "2019.02.10.16:32:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:32:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837963790 ""}
{ "Info" "" "" "2019.02.10.16:32:44 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:32:44 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837964826 ""}
{ "Info" "" "" "2019.02.10.16:32:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:32:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837965760 ""}
{ "Info" "" "" "2019.02.10.16:32:46 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:32:46 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837966772 ""}
{ "Info" "" "" "2019.02.10.16:32:47 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:32:47 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837967776 ""}
{ "Info" "" "" "2019.02.10.16:32:48 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:32:48 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837968827 ""}
{ "Info" "" "" "2019.02.10.16:32:49 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.02.10.16:32:49 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1549837969576 ""}
{ "Info" "" "" "2019.02.10.16:32:54 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.02.10.16:32:54 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1549837974124 ""}
{ "Info" "" "" "2019.02.10.16:32:56 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.02.10.16:32:56 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1549837976045 ""}
{ "Info" "" "" "2019.02.10.16:32:56 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.02.10.16:32:56 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1549837976071 ""}
{ "Info" "" "" "2019.02.10.16:32:56 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.02.10.16:32:56 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1549837976077 ""}
{ "Info" "" "" "2019.02.10.16:32:56 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.02.10.16:32:56 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1549837976082 ""}
{ "Info" "" "" "2019.02.10.16:32:56 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.02.10.16:32:56 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1549837976264 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1549837977512 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1549837977525 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1549837977576 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1549837977580 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1549837977594 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1549837977607 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1549837977619 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1549837977638 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1549837977644 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" 0 0 "Shell" 0 -1 1549837977648 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1549837977662 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1549837977681 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" 0 0 "Shell" 0 -1 1549837977706 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1549837977718 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1549837977754 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1549837977779 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1549837977817 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1549837977851 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1549837977868 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1549837977886 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" 0 0 "Shell" 0 -1 1549837977891 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.02.10.16:32:57 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:57 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837977926 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.02.10.16:32:57 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:57 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837977927 ""}
{ "Info" "" "" "2019.02.10.16:32:57 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.02.10.16:32:57 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1549837977939 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978043 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978043 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978044 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1549837978052 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1549837978061 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1549837978071 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1549837978109 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1549837978165 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978184 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1549837978210 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978213 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1549837978224 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1549837978235 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1549837978248 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1549837978273 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978292 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1549837978324 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978342 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1549837978366 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978390 ""}
{ "Info" "" "" "2019.02.10.16:32:58 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.02.10.16:32:58 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1549837978395 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978420 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:32:58 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837978422 ""}
{ "Info" "" "" "2019.02.10.16:32:59 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.02.10.16:32:59 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1549837979589 ""}
{ "Info" "" "" "2019.02.10.16:33:01 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.02.10.16:33:01 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1549837981418 ""}
{ "Info" "" "" "2019.02.10.16:33:01 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.02.10.16:33:01 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1549837981425 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837981446 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837981447 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837981447 ""}
{ "Info" "" "" "2019.02.10.16:33:01 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.02.10.16:33:01 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1549837981485 ""}
{ "Info" "" "" "2019.02.10.16:33:01 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.02.10.16:33:01 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1549837981542 ""}
{ "Info" "" "" "2019.02.10.16:33:01 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.02.10.16:33:01 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1549837981552 ""}
{ "Info" "" "" "2019.02.10.16:33:01 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.02.10.16:33:01 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1549837981585 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837981588 ""}
{ "Info" "" "" "2019.02.10.16:33:01 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.02.10.16:33:01 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1549837981611 ""}
{ "Info" "" "" "2019.02.10.16:33:01 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.02.10.16:33:01 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1549837981659 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.02.10.16:33:01 Info: Reusing file C:/Users/Lang/Desktop/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1549837981676 ""}
{ "Info" "" "" "2019.02.10.16:33:50 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.02.10.16:33:50 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1549838030050 ""}
{ "Info" "" "" "2019.02.10.16:33:50 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.02.10.16:33:50 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1549838030421 ""}
{ "Info" "" "" "2019.02.10.16:33:50 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.02.10.16:33:50 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1549838030446 ""}
{ "Info" "" "" "2019.02.10.16:33:50 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" {  } {  } 0 0 "2019.02.10.16:33:50 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" 0 0 "Shell" 0 -1 1549838030450 ""}
{ "Info" "" "" "2019.02.10.16:33:52 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.02.10.16:33:52 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1549838032108 ""}
{ "Info" "" "" "2019.02.10.16:33:52 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.02.10.16:33:52 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1549838032108 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1549838050187 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1549838050188 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1549838068331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 23 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549838068331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 10 16:34:28 2019 " "Processing ended: Sun Feb 10 16:34:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549838068331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:19 " "Elapsed time: 00:07:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549838068331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:24 " "Total CPU time (on all processors): 00:09:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549838068331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1549838068331 ""}
