

Implementation tool: Xilinx Vivado v.2022.1
Project:             AAHLS_Final_Project_deploy
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Thu Jan 05 05:36:56 +0800 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          28376
FF:           35085
DSP:              2
BRAM:            40
URAM:             0
LATCH:            0
SRL:              9
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.104
Timing met
