

================================================================
== Vitis HLS Report for 'Pointwise_conv_9_10_15_16_1'
================================================================
* Date:           Mon Oct 16 16:29:34 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      648|      648|  9.720 us|  9.720 us|  648|  648|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Output_Channel  |      636|      636|        62|         25|          1|    24|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 62


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 25, D = 62, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 70 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 8 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.9>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%out_ch = alloca i32 1"   --->   Operation 75 'alloca' 'out_ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r" [Pointwise_conv.cpp:25]   --->   Operation 76 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln30_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_read, i32 2, i32 63" [Pointwise_conv.cpp:30]   --->   Operation 77 'partselect' 'trunc_ln30_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln30_s" [Pointwise_conv.cpp:30]   --->   Operation 78 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln30" [Pointwise_conv.cpp:30]   --->   Operation 79 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [7/7] (10.9ns)   --->   "%gmem3_addr_26_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 24" [Pointwise_conv.cpp:30]   --->   Operation 80 'readreq' 'gmem3_addr_26_rd_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln25 = store i5 0, i5 %out_ch" [Pointwise_conv.cpp:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 82 [6/7] (10.9ns)   --->   "%gmem3_addr_26_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 24" [Pointwise_conv.cpp:30]   --->   Operation 82 'readreq' 'gmem3_addr_26_rd_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 83 [1/1] (10.9ns)   --->   "%gmem3_addr_26_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem3_addr, i32 24" [Pointwise_conv.cpp:33]   --->   Operation 83 'writereq' 'gmem3_addr_26_wr_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 84 [5/7] (10.9ns)   --->   "%gmem3_addr_26_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 24" [Pointwise_conv.cpp:30]   --->   Operation 84 'readreq' 'gmem3_addr_26_rd_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 85 [4/7] (10.9ns)   --->   "%gmem3_addr_26_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 24" [Pointwise_conv.cpp:30]   --->   Operation 85 'readreq' 'gmem3_addr_26_rd_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 86 [3/7] (10.9ns)   --->   "%gmem3_addr_26_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 24" [Pointwise_conv.cpp:30]   --->   Operation 86 'readreq' 'gmem3_addr_26_rd_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 87 [2/7] (10.9ns)   --->   "%gmem3_addr_26_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 24" [Pointwise_conv.cpp:30]   --->   Operation 87 'readreq' 'gmem3_addr_26_rd_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_49, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 648, void @empty_48, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%buffer_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %buffer_bias" [Pointwise_conv.cpp:25]   --->   Operation 91 'read' 'buffer_bias_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%buffer_kernel_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %buffer_kernel" [Pointwise_conv.cpp:25]   --->   Operation 92 'read' 'buffer_kernel_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%buffer_DataIn_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %buffer_DataIn_1" [Pointwise_conv.cpp:25]   --->   Operation 93 'read' 'buffer_DataIn_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %buffer_kernel_read, i32 2, i32 63" [Pointwise_conv.cpp:25]   --->   Operation 94 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln" [Pointwise_conv.cpp:25]   --->   Operation 95 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %buffer_bias_read, i32 2, i32 63" [Pointwise_conv.cpp:25]   --->   Operation 96 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i62 %trunc_ln25_1" [Pointwise_conv.cpp:28]   --->   Operation 97 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %buffer_DataIn_1_read, i32 2, i32 63" [Pointwise_conv.cpp:28]   --->   Operation 98 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln6" [Pointwise_conv.cpp:28]   --->   Operation 99 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln28" [Pointwise_conv.cpp:28]   --->   Operation 100 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/7] (10.9ns)   --->   "%gmem3_addr_26_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 24" [Pointwise_conv.cpp:30]   --->   Operation 101 'readreq' 'gmem3_addr_26_rd_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln25 = br void %In_Channel" [Pointwise_conv.cpp:25]   --->   Operation 102 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.84>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%out_ch_1 = load i5 %out_ch" [Pointwise_conv.cpp:25]   --->   Operation 103 'load' 'out_ch_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.63ns)   --->   "%icmp_ln25 = icmp_eq  i5 %out_ch_1, i5 24" [Pointwise_conv.cpp:25]   --->   Operation 105 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 106 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.70ns)   --->   "%add_ln25 = add i5 %out_ch_1, i5 1" [Pointwise_conv.cpp:25]   --->   Operation 107 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %In_Channel.split, void %for.inc58" [Pointwise_conv.cpp:25]   --->   Operation 108 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %out_ch_1, i5 0" [Pointwise_conv.cpp:25]   --->   Operation 109 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl" [Pointwise_conv.cpp:25]   --->   Operation 110 'zext' 'p_shl_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %out_ch_1, i3 0" [Pointwise_conv.cpp:25]   --->   Operation 111 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1" [Pointwise_conv.cpp:25]   --->   Operation 112 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.72ns)   --->   "%empty_162 = sub i11 %p_shl_cast, i11 %p_shl1_cast" [Pointwise_conv.cpp:25]   --->   Operation 113 'sub' 'empty_162' <Predicate = (!icmp_ln25)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%p_cast = sext i11 %empty_162" [Pointwise_conv.cpp:25]   --->   Operation 114 'sext' 'p_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.12ns)   --->   "%add_ln30 = add i63 %p_cast, i63 %sext_ln25" [Pointwise_conv.cpp:30]   --->   Operation 115 'add' 'add_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln25 = store i5 %add_ln25, i5 %out_ch" [Pointwise_conv.cpp:25]   --->   Operation 116 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 10.9>
ST_9 : Operation 117 [1/1] (10.9ns)   --->   "%gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr" [Pointwise_conv.cpp:30]   --->   Operation 117 'read' 'gmem3_addr_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 118 [7/7] (10.9ns)   --->   "%empty_163 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [Pointwise_conv.cpp:28]   --->   Operation 118 'readreq' 'empty_163' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i63 %add_ln30" [Pointwise_conv.cpp:30]   --->   Operation 119 'sext' 'sext_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln30_1" [Pointwise_conv.cpp:30]   --->   Operation 120 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 121 [7/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 121 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 122 [1/1] (1.13ns)   --->   "%add_ln30_2 = add i63 %add_ln30, i63 1" [Pointwise_conv.cpp:30]   --->   Operation 122 'add' 'add_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i63 %add_ln30_2" [Pointwise_conv.cpp:30]   --->   Operation 123 'sext' 'sext_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln30_2" [Pointwise_conv.cpp:30]   --->   Operation 124 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 125 [6/7] (10.9ns)   --->   "%empty_163 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [Pointwise_conv.cpp:28]   --->   Operation 125 'readreq' 'empty_163' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [6/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 126 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 127 [7/7] (10.9ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 127 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [1/1] (1.13ns)   --->   "%add_ln30_3 = add i63 %add_ln30, i63 2" [Pointwise_conv.cpp:30]   --->   Operation 128 'add' 'add_ln30_3' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i63 %add_ln30_3" [Pointwise_conv.cpp:30]   --->   Operation 129 'sext' 'sext_ln30_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln30_3" [Pointwise_conv.cpp:30]   --->   Operation 130 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 10.9>
ST_11 : Operation 131 [5/7] (10.9ns)   --->   "%empty_163 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [Pointwise_conv.cpp:28]   --->   Operation 131 'readreq' 'empty_163' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 132 [5/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 132 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 133 [6/7] (10.9ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 133 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 134 [7/7] (10.9ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 134 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 135 [1/1] (1.13ns)   --->   "%add_ln30_4 = add i63 %add_ln30, i63 3" [Pointwise_conv.cpp:30]   --->   Operation 135 'add' 'add_ln30_4' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i63 %add_ln30_4" [Pointwise_conv.cpp:30]   --->   Operation 136 'sext' 'sext_ln30_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln30_4" [Pointwise_conv.cpp:30]   --->   Operation 137 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 10.9>
ST_12 : Operation 138 [4/7] (10.9ns)   --->   "%empty_163 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [Pointwise_conv.cpp:28]   --->   Operation 138 'readreq' 'empty_163' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 139 [4/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 139 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 140 [5/7] (10.9ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 140 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 141 [6/7] (10.9ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 141 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 142 [7/7] (10.9ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 142 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 143 [1/1] (1.13ns)   --->   "%add_ln30_5 = add i63 %add_ln30, i63 4" [Pointwise_conv.cpp:30]   --->   Operation 143 'add' 'add_ln30_5' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i63 %add_ln30_5" [Pointwise_conv.cpp:30]   --->   Operation 144 'sext' 'sext_ln30_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln30_5" [Pointwise_conv.cpp:30]   --->   Operation 145 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 10.9>
ST_13 : Operation 146 [3/7] (10.9ns)   --->   "%empty_163 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [Pointwise_conv.cpp:28]   --->   Operation 146 'readreq' 'empty_163' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 147 [3/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 148 [4/7] (10.9ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 148 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [5/7] (10.9ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 149 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 150 [6/7] (10.9ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 150 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 151 [7/7] (10.9ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 151 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 152 [1/1] (1.13ns)   --->   "%add_ln30_6 = add i63 %add_ln30, i63 5" [Pointwise_conv.cpp:30]   --->   Operation 152 'add' 'add_ln30_6' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i63 %add_ln30_6" [Pointwise_conv.cpp:30]   --->   Operation 153 'sext' 'sext_ln30_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln30_6" [Pointwise_conv.cpp:30]   --->   Operation 154 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 10.9>
ST_14 : Operation 155 [2/7] (10.9ns)   --->   "%empty_163 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [Pointwise_conv.cpp:28]   --->   Operation 155 'readreq' 'empty_163' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 156 [2/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 157 [3/7] (10.9ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 157 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 158 [4/7] (10.9ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 158 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 159 [5/7] (10.9ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 159 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 160 [6/7] (10.9ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 160 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 161 [7/7] (10.9ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 161 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 162 [1/1] (1.13ns)   --->   "%add_ln30_7 = add i63 %add_ln30, i63 6" [Pointwise_conv.cpp:30]   --->   Operation 162 'add' 'add_ln30_7' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln30_7 = sext i63 %add_ln30_7" [Pointwise_conv.cpp:30]   --->   Operation 163 'sext' 'sext_ln30_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln30_7" [Pointwise_conv.cpp:30]   --->   Operation 164 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 10.9>
ST_15 : Operation 165 [1/7] (10.9ns)   --->   "%empty_163 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i32 24" [Pointwise_conv.cpp:28]   --->   Operation 165 'readreq' 'empty_163' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 166 [1/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 166 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 167 [2/7] (10.9ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 167 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 168 [3/7] (10.9ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 168 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 169 [4/7] (10.9ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 169 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 170 [5/7] (10.9ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 170 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 171 [6/7] (10.9ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 171 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 172 [7/7] (10.9ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 172 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 173 [1/1] (1.13ns)   --->   "%add_ln30_8 = add i63 %add_ln30, i63 7" [Pointwise_conv.cpp:30]   --->   Operation 173 'add' 'add_ln30_8' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln30_8 = sext i63 %add_ln30_8" [Pointwise_conv.cpp:30]   --->   Operation 174 'sext' 'sext_ln30_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln30_8" [Pointwise_conv.cpp:30]   --->   Operation 175 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 10.9>
ST_16 : Operation 176 [1/1] (10.9ns)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 176 'read' 'gmem2_addr_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 177 [1/1] (10.9ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [Pointwise_conv.cpp:30]   --->   Operation 177 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 178 [1/7] (10.9ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 178 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 179 [2/7] (10.9ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 179 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 180 [3/7] (10.9ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 180 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 181 [4/7] (10.9ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 181 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 182 [5/7] (10.9ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 182 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 183 [6/7] (10.9ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 183 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 184 [7/7] (10.9ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 184 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 185 [1/1] (1.13ns)   --->   "%add_ln30_9 = add i63 %add_ln30, i63 8" [Pointwise_conv.cpp:30]   --->   Operation 185 'add' 'add_ln30_9' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln30_9 = sext i63 %add_ln30_9" [Pointwise_conv.cpp:30]   --->   Operation 186 'sext' 'sext_ln30_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln30_9" [Pointwise_conv.cpp:30]   --->   Operation 187 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 10.9>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln30_50 = bitcast i32 %gmem2_addr_read" [Pointwise_conv.cpp:30]   --->   Operation 188 'bitcast' 'bitcast_ln30_50' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln30_51 = bitcast i32 %gmem_addr_1_read" [Pointwise_conv.cpp:30]   --->   Operation 189 'bitcast' 'bitcast_ln30_51' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 190 [2/2] (4.90ns)   --->   "%mul = fmul i32 %bitcast_ln30_50, i32 %bitcast_ln30_51" [Pointwise_conv.cpp:30]   --->   Operation 190 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (10.9ns)   --->   "%gmem2_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 191 'read' 'gmem2_addr_read_1' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 192 [1/1] (10.9ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [Pointwise_conv.cpp:30]   --->   Operation 192 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 193 [1/7] (10.9ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 193 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 194 [2/7] (10.9ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 194 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 195 [3/7] (10.9ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 195 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 196 [4/7] (10.9ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 196 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 197 [5/7] (10.9ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 197 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 198 [6/7] (10.9ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 198 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 199 [7/7] (10.9ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 199 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 200 [1/1] (1.13ns)   --->   "%add_ln30_10 = add i63 %add_ln30, i63 9" [Pointwise_conv.cpp:30]   --->   Operation 200 'add' 'add_ln30_10' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln30_10 = sext i63 %add_ln30_10" [Pointwise_conv.cpp:30]   --->   Operation 201 'sext' 'sext_ln30_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln30_10" [Pointwise_conv.cpp:30]   --->   Operation 202 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 10.9>
ST_18 : Operation 203 [1/2] (4.90ns)   --->   "%mul = fmul i32 %bitcast_ln30_50, i32 %bitcast_ln30_51" [Pointwise_conv.cpp:30]   --->   Operation 203 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln30_52 = bitcast i32 %gmem2_addr_read_1" [Pointwise_conv.cpp:30]   --->   Operation 204 'bitcast' 'bitcast_ln30_52' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln30_53 = bitcast i32 %gmem_addr_2_read" [Pointwise_conv.cpp:30]   --->   Operation 205 'bitcast' 'bitcast_ln30_53' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 206 [2/2] (4.90ns)   --->   "%mul_1 = fmul i32 %bitcast_ln30_52, i32 %bitcast_ln30_53" [Pointwise_conv.cpp:30]   --->   Operation 206 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (10.9ns)   --->   "%gmem2_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 207 'read' 'gmem2_addr_read_2' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 208 [1/1] (10.9ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [Pointwise_conv.cpp:30]   --->   Operation 208 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 209 [1/7] (10.9ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 209 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 210 [2/7] (10.9ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 210 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 211 [3/7] (10.9ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 211 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 212 [4/7] (10.9ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 212 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 213 [5/7] (10.9ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 213 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 214 [6/7] (10.9ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 214 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 215 [7/7] (10.9ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 215 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 216 [1/1] (1.13ns)   --->   "%add_ln30_11 = add i63 %add_ln30, i63 10" [Pointwise_conv.cpp:30]   --->   Operation 216 'add' 'add_ln30_11' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln30_11 = sext i63 %add_ln30_11" [Pointwise_conv.cpp:30]   --->   Operation 217 'sext' 'sext_ln30_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln30_11" [Pointwise_conv.cpp:30]   --->   Operation 218 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 10.9>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %gmem3_addr_read" [Pointwise_conv.cpp:30]   --->   Operation 219 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 220 [2/2] (7.37ns)   --->   "%add1 = fadd i32 %bitcast_ln30, i32 %mul" [Pointwise_conv.cpp:30]   --->   Operation 220 'fadd' 'add1' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 221 [1/2] (4.90ns)   --->   "%mul_1 = fmul i32 %bitcast_ln30_52, i32 %bitcast_ln30_53" [Pointwise_conv.cpp:30]   --->   Operation 221 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln30_54 = bitcast i32 %gmem2_addr_read_2" [Pointwise_conv.cpp:30]   --->   Operation 222 'bitcast' 'bitcast_ln30_54' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln30_55 = bitcast i32 %gmem_addr_3_read" [Pointwise_conv.cpp:30]   --->   Operation 223 'bitcast' 'bitcast_ln30_55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 224 [2/2] (4.90ns)   --->   "%mul_2 = fmul i32 %bitcast_ln30_54, i32 %bitcast_ln30_55" [Pointwise_conv.cpp:30]   --->   Operation 224 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (10.9ns)   --->   "%gmem2_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 225 'read' 'gmem2_addr_read_3' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 226 [1/1] (10.9ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [Pointwise_conv.cpp:30]   --->   Operation 226 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 227 [1/7] (10.9ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 227 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 228 [2/7] (10.9ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 228 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 229 [3/7] (10.9ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 229 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 230 [4/7] (10.9ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 230 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 231 [5/7] (10.9ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 231 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 232 [6/7] (10.9ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 232 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 233 [7/7] (10.9ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 233 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 234 [1/1] (1.13ns)   --->   "%add_ln30_12 = add i63 %add_ln30, i63 11" [Pointwise_conv.cpp:30]   --->   Operation 234 'add' 'add_ln30_12' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln30_12 = sext i63 %add_ln30_12" [Pointwise_conv.cpp:30]   --->   Operation 235 'sext' 'sext_ln30_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln30_12" [Pointwise_conv.cpp:30]   --->   Operation 236 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 10.9>
ST_20 : Operation 237 [1/2] (7.37ns)   --->   "%add1 = fadd i32 %bitcast_ln30, i32 %mul" [Pointwise_conv.cpp:30]   --->   Operation 237 'fadd' 'add1' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 238 [1/2] (4.90ns)   --->   "%mul_2 = fmul i32 %bitcast_ln30_54, i32 %bitcast_ln30_55" [Pointwise_conv.cpp:30]   --->   Operation 238 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln30_56 = bitcast i32 %gmem2_addr_read_3" [Pointwise_conv.cpp:30]   --->   Operation 239 'bitcast' 'bitcast_ln30_56' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln30_57 = bitcast i32 %gmem_addr_4_read" [Pointwise_conv.cpp:30]   --->   Operation 240 'bitcast' 'bitcast_ln30_57' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 241 [2/2] (4.90ns)   --->   "%mul_3 = fmul i32 %bitcast_ln30_56, i32 %bitcast_ln30_57" [Pointwise_conv.cpp:30]   --->   Operation 241 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [1/1] (10.9ns)   --->   "%gmem2_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 242 'read' 'gmem2_addr_read_4' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 243 [1/1] (10.9ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [Pointwise_conv.cpp:30]   --->   Operation 243 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 244 [1/7] (10.9ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 244 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 245 [2/7] (10.9ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 245 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 246 [3/7] (10.9ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 246 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 247 [4/7] (10.9ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 247 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 248 [5/7] (10.9ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 248 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 249 [6/7] (10.9ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 249 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 250 [7/7] (10.9ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 250 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 251 [1/1] (1.13ns)   --->   "%add_ln30_13 = add i63 %add_ln30, i63 12" [Pointwise_conv.cpp:30]   --->   Operation 251 'add' 'add_ln30_13' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln30_13 = sext i63 %add_ln30_13" [Pointwise_conv.cpp:30]   --->   Operation 252 'sext' 'sext_ln30_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln30_13" [Pointwise_conv.cpp:30]   --->   Operation 253 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 10.9>
ST_21 : Operation 254 [2/2] (7.37ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul_1" [Pointwise_conv.cpp:30]   --->   Operation 254 'fadd' 'add1_1' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 255 [1/2] (4.90ns)   --->   "%mul_3 = fmul i32 %bitcast_ln30_56, i32 %bitcast_ln30_57" [Pointwise_conv.cpp:30]   --->   Operation 255 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln30_58 = bitcast i32 %gmem2_addr_read_4" [Pointwise_conv.cpp:30]   --->   Operation 256 'bitcast' 'bitcast_ln30_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln30_59 = bitcast i32 %gmem_addr_5_read" [Pointwise_conv.cpp:30]   --->   Operation 257 'bitcast' 'bitcast_ln30_59' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 258 [2/2] (4.90ns)   --->   "%mul_4 = fmul i32 %bitcast_ln30_58, i32 %bitcast_ln30_59" [Pointwise_conv.cpp:30]   --->   Operation 258 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [1/1] (10.9ns)   --->   "%gmem2_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 259 'read' 'gmem2_addr_read_5' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 260 [1/1] (10.9ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [Pointwise_conv.cpp:30]   --->   Operation 260 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 261 [1/7] (10.9ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 261 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 262 [2/7] (10.9ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 262 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 263 [3/7] (10.9ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 263 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 264 [4/7] (10.9ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 264 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 265 [5/7] (10.9ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 265 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 266 [6/7] (10.9ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 266 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 267 [7/7] (10.9ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 267 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 268 [1/1] (1.13ns)   --->   "%add_ln30_14 = add i63 %add_ln30, i63 13" [Pointwise_conv.cpp:30]   --->   Operation 268 'add' 'add_ln30_14' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln30_14 = sext i63 %add_ln30_14" [Pointwise_conv.cpp:30]   --->   Operation 269 'sext' 'sext_ln30_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln30_14" [Pointwise_conv.cpp:30]   --->   Operation 270 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 10.9>
ST_22 : Operation 271 [1/2] (7.37ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul_1" [Pointwise_conv.cpp:30]   --->   Operation 271 'fadd' 'add1_1' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 272 [1/2] (4.90ns)   --->   "%mul_4 = fmul i32 %bitcast_ln30_58, i32 %bitcast_ln30_59" [Pointwise_conv.cpp:30]   --->   Operation 272 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln30_60 = bitcast i32 %gmem2_addr_read_5" [Pointwise_conv.cpp:30]   --->   Operation 273 'bitcast' 'bitcast_ln30_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln30_61 = bitcast i32 %gmem_addr_6_read" [Pointwise_conv.cpp:30]   --->   Operation 274 'bitcast' 'bitcast_ln30_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 275 [2/2] (4.90ns)   --->   "%mul_5 = fmul i32 %bitcast_ln30_60, i32 %bitcast_ln30_61" [Pointwise_conv.cpp:30]   --->   Operation 275 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 276 [1/1] (10.9ns)   --->   "%gmem2_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 276 'read' 'gmem2_addr_read_6' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 277 [1/1] (10.9ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [Pointwise_conv.cpp:30]   --->   Operation 277 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 278 [1/7] (10.9ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 278 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 279 [2/7] (10.9ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 279 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 280 [3/7] (10.9ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 280 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 281 [4/7] (10.9ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 281 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 282 [5/7] (10.9ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 282 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 283 [6/7] (10.9ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 283 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 284 [7/7] (10.9ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 284 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 285 [1/1] (1.13ns)   --->   "%add_ln30_15 = add i63 %add_ln30, i63 14" [Pointwise_conv.cpp:30]   --->   Operation 285 'add' 'add_ln30_15' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln30_15 = sext i63 %add_ln30_15" [Pointwise_conv.cpp:30]   --->   Operation 286 'sext' 'sext_ln30_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln30_15" [Pointwise_conv.cpp:30]   --->   Operation 287 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 10.9>
ST_23 : Operation 288 [2/2] (7.37ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul_2" [Pointwise_conv.cpp:30]   --->   Operation 288 'fadd' 'add1_2' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 289 [1/2] (4.90ns)   --->   "%mul_5 = fmul i32 %bitcast_ln30_60, i32 %bitcast_ln30_61" [Pointwise_conv.cpp:30]   --->   Operation 289 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln30_62 = bitcast i32 %gmem2_addr_read_6" [Pointwise_conv.cpp:30]   --->   Operation 290 'bitcast' 'bitcast_ln30_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%bitcast_ln30_63 = bitcast i32 %gmem_addr_7_read" [Pointwise_conv.cpp:30]   --->   Operation 291 'bitcast' 'bitcast_ln30_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 292 [2/2] (4.90ns)   --->   "%mul_6 = fmul i32 %bitcast_ln30_62, i32 %bitcast_ln30_63" [Pointwise_conv.cpp:30]   --->   Operation 292 'fmul' 'mul_6' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [1/1] (10.9ns)   --->   "%gmem2_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 293 'read' 'gmem2_addr_read_7' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 294 [1/1] (10.9ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [Pointwise_conv.cpp:30]   --->   Operation 294 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 295 [1/7] (10.9ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 295 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 296 [2/7] (10.9ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 296 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 297 [3/7] (10.9ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 297 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 298 [4/7] (10.9ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 298 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 299 [5/7] (10.9ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 299 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 300 [6/7] (10.9ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 300 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 301 [7/7] (10.9ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 301 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 302 [1/1] (1.13ns)   --->   "%add_ln30_16 = add i63 %add_ln30, i63 15" [Pointwise_conv.cpp:30]   --->   Operation 302 'add' 'add_ln30_16' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln30_16 = sext i63 %add_ln30_16" [Pointwise_conv.cpp:30]   --->   Operation 303 'sext' 'sext_ln30_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln30_16" [Pointwise_conv.cpp:30]   --->   Operation 304 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 10.9>
ST_24 : Operation 305 [1/2] (7.37ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul_2" [Pointwise_conv.cpp:30]   --->   Operation 305 'fadd' 'add1_2' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/2] (4.90ns)   --->   "%mul_6 = fmul i32 %bitcast_ln30_62, i32 %bitcast_ln30_63" [Pointwise_conv.cpp:30]   --->   Operation 306 'fmul' 'mul_6' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%bitcast_ln30_64 = bitcast i32 %gmem2_addr_read_7" [Pointwise_conv.cpp:30]   --->   Operation 307 'bitcast' 'bitcast_ln30_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln30_65 = bitcast i32 %gmem_addr_8_read" [Pointwise_conv.cpp:30]   --->   Operation 308 'bitcast' 'bitcast_ln30_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 309 [2/2] (4.90ns)   --->   "%mul_7 = fmul i32 %bitcast_ln30_64, i32 %bitcast_ln30_65" [Pointwise_conv.cpp:30]   --->   Operation 309 'fmul' 'mul_7' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (10.9ns)   --->   "%gmem2_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 310 'read' 'gmem2_addr_read_8' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 311 [1/1] (10.9ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [Pointwise_conv.cpp:30]   --->   Operation 311 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 312 [1/7] (10.9ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 312 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 313 [2/7] (10.9ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 313 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 314 [3/7] (10.9ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 314 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 315 [4/7] (10.9ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 315 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 316 [5/7] (10.9ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 316 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 317 [6/7] (10.9ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 317 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 318 [7/7] (10.9ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 318 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 319 [1/1] (1.13ns)   --->   "%add_ln30_17 = add i63 %add_ln30, i63 16" [Pointwise_conv.cpp:30]   --->   Operation 319 'add' 'add_ln30_17' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln30_17 = sext i63 %add_ln30_17" [Pointwise_conv.cpp:30]   --->   Operation 320 'sext' 'sext_ln30_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln30_17" [Pointwise_conv.cpp:30]   --->   Operation 321 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 10.9>
ST_25 : Operation 322 [2/2] (7.37ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul_3" [Pointwise_conv.cpp:30]   --->   Operation 322 'fadd' 'add1_3' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 323 [1/2] (4.90ns)   --->   "%mul_7 = fmul i32 %bitcast_ln30_64, i32 %bitcast_ln30_65" [Pointwise_conv.cpp:30]   --->   Operation 323 'fmul' 'mul_7' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln30_66 = bitcast i32 %gmem2_addr_read_8" [Pointwise_conv.cpp:30]   --->   Operation 324 'bitcast' 'bitcast_ln30_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln30_67 = bitcast i32 %gmem_addr_9_read" [Pointwise_conv.cpp:30]   --->   Operation 325 'bitcast' 'bitcast_ln30_67' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 326 [2/2] (4.90ns)   --->   "%mul_8 = fmul i32 %bitcast_ln30_66, i32 %bitcast_ln30_67" [Pointwise_conv.cpp:30]   --->   Operation 326 'fmul' 'mul_8' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 327 [1/1] (10.9ns)   --->   "%gmem2_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 327 'read' 'gmem2_addr_read_9' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 328 [1/1] (10.9ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [Pointwise_conv.cpp:30]   --->   Operation 328 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 329 [1/7] (10.9ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 329 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 330 [2/7] (10.9ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 330 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 331 [3/7] (10.9ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 331 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 332 [4/7] (10.9ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 332 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 333 [5/7] (10.9ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 333 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 334 [6/7] (10.9ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 334 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 335 [7/7] (10.9ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 335 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 336 [1/1] (1.13ns)   --->   "%add_ln30_18 = add i63 %add_ln30, i63 17" [Pointwise_conv.cpp:30]   --->   Operation 336 'add' 'add_ln30_18' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln30_18 = sext i63 %add_ln30_18" [Pointwise_conv.cpp:30]   --->   Operation 337 'sext' 'sext_ln30_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 338 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln30_18" [Pointwise_conv.cpp:30]   --->   Operation 338 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 10.9>
ST_26 : Operation 339 [1/2] (7.37ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul_3" [Pointwise_conv.cpp:30]   --->   Operation 339 'fadd' 'add1_3' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 340 [1/2] (4.90ns)   --->   "%mul_8 = fmul i32 %bitcast_ln30_66, i32 %bitcast_ln30_67" [Pointwise_conv.cpp:30]   --->   Operation 340 'fmul' 'mul_8' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln30_68 = bitcast i32 %gmem2_addr_read_9" [Pointwise_conv.cpp:30]   --->   Operation 341 'bitcast' 'bitcast_ln30_68' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln30_69 = bitcast i32 %gmem_addr_10_read" [Pointwise_conv.cpp:30]   --->   Operation 342 'bitcast' 'bitcast_ln30_69' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 343 [2/2] (4.90ns)   --->   "%mul_9 = fmul i32 %bitcast_ln30_68, i32 %bitcast_ln30_69" [Pointwise_conv.cpp:30]   --->   Operation 343 'fmul' 'mul_9' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 344 [1/1] (10.9ns)   --->   "%gmem2_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 344 'read' 'gmem2_addr_read_10' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 345 [1/1] (10.9ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [Pointwise_conv.cpp:30]   --->   Operation 345 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 346 [1/7] (10.9ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 346 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 347 [2/7] (10.9ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 347 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 348 [3/7] (10.9ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 348 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 349 [4/7] (10.9ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 349 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 350 [5/7] (10.9ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 350 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 351 [6/7] (10.9ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 351 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 352 [7/7] (10.9ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 352 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 353 [1/1] (1.13ns)   --->   "%add_ln30_19 = add i63 %add_ln30, i63 18" [Pointwise_conv.cpp:30]   --->   Operation 353 'add' 'add_ln30_19' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln30_19 = sext i63 %add_ln30_19" [Pointwise_conv.cpp:30]   --->   Operation 354 'sext' 'sext_ln30_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln30_19" [Pointwise_conv.cpp:30]   --->   Operation 355 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 10.9>
ST_27 : Operation 356 [2/2] (7.37ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul_4" [Pointwise_conv.cpp:30]   --->   Operation 356 'fadd' 'add1_4' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 357 [1/2] (4.90ns)   --->   "%mul_9 = fmul i32 %bitcast_ln30_68, i32 %bitcast_ln30_69" [Pointwise_conv.cpp:30]   --->   Operation 357 'fmul' 'mul_9' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln30_70 = bitcast i32 %gmem2_addr_read_10" [Pointwise_conv.cpp:30]   --->   Operation 358 'bitcast' 'bitcast_ln30_70' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln30_71 = bitcast i32 %gmem_addr_11_read" [Pointwise_conv.cpp:30]   --->   Operation 359 'bitcast' 'bitcast_ln30_71' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 360 [2/2] (4.90ns)   --->   "%mul_s = fmul i32 %bitcast_ln30_70, i32 %bitcast_ln30_71" [Pointwise_conv.cpp:30]   --->   Operation 360 'fmul' 'mul_s' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 361 [1/1] (10.9ns)   --->   "%gmem2_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 361 'read' 'gmem2_addr_read_11' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 362 [1/1] (10.9ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [Pointwise_conv.cpp:30]   --->   Operation 362 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 363 [1/7] (10.9ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 363 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 364 [2/7] (10.9ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 364 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 365 [3/7] (10.9ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 365 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 366 [4/7] (10.9ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 366 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 367 [5/7] (10.9ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 367 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 368 [6/7] (10.9ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 368 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 369 [7/7] (10.9ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 369 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 370 [1/1] (1.13ns)   --->   "%add_ln30_20 = add i63 %add_ln30, i63 19" [Pointwise_conv.cpp:30]   --->   Operation 370 'add' 'add_ln30_20' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln30_20 = sext i63 %add_ln30_20" [Pointwise_conv.cpp:30]   --->   Operation 371 'sext' 'sext_ln30_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln30_20" [Pointwise_conv.cpp:30]   --->   Operation 372 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 10.9>
ST_28 : Operation 373 [1/2] (7.37ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul_4" [Pointwise_conv.cpp:30]   --->   Operation 373 'fadd' 'add1_4' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 374 [1/2] (4.90ns)   --->   "%mul_s = fmul i32 %bitcast_ln30_70, i32 %bitcast_ln30_71" [Pointwise_conv.cpp:30]   --->   Operation 374 'fmul' 'mul_s' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 375 [1/1] (0.00ns)   --->   "%bitcast_ln30_72 = bitcast i32 %gmem2_addr_read_11" [Pointwise_conv.cpp:30]   --->   Operation 375 'bitcast' 'bitcast_ln30_72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln30_73 = bitcast i32 %gmem_addr_12_read" [Pointwise_conv.cpp:30]   --->   Operation 376 'bitcast' 'bitcast_ln30_73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 377 [2/2] (4.90ns)   --->   "%mul_10 = fmul i32 %bitcast_ln30_72, i32 %bitcast_ln30_73" [Pointwise_conv.cpp:30]   --->   Operation 377 'fmul' 'mul_10' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 378 [1/1] (10.9ns)   --->   "%gmem2_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 378 'read' 'gmem2_addr_read_12' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 379 [1/1] (10.9ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [Pointwise_conv.cpp:30]   --->   Operation 379 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 380 [1/7] (10.9ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 380 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 381 [2/7] (10.9ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 381 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 382 [3/7] (10.9ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 382 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 383 [4/7] (10.9ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 383 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 384 [5/7] (10.9ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 384 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 385 [6/7] (10.9ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 385 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 386 [7/7] (10.9ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 386 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 387 [1/1] (1.13ns)   --->   "%add_ln30_21 = add i63 %add_ln30, i63 20" [Pointwise_conv.cpp:30]   --->   Operation 387 'add' 'add_ln30_21' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln30_21 = sext i63 %add_ln30_21" [Pointwise_conv.cpp:30]   --->   Operation 388 'sext' 'sext_ln30_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln30_21" [Pointwise_conv.cpp:30]   --->   Operation 389 'getelementptr' 'gmem_addr_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 10.9>
ST_29 : Operation 390 [2/2] (7.37ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul_5" [Pointwise_conv.cpp:30]   --->   Operation 390 'fadd' 'add1_5' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 391 [1/2] (4.90ns)   --->   "%mul_10 = fmul i32 %bitcast_ln30_72, i32 %bitcast_ln30_73" [Pointwise_conv.cpp:30]   --->   Operation 391 'fmul' 'mul_10' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln30_74 = bitcast i32 %gmem2_addr_read_12" [Pointwise_conv.cpp:30]   --->   Operation 392 'bitcast' 'bitcast_ln30_74' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln30_75 = bitcast i32 %gmem_addr_13_read" [Pointwise_conv.cpp:30]   --->   Operation 393 'bitcast' 'bitcast_ln30_75' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 394 [2/2] (4.90ns)   --->   "%mul_11 = fmul i32 %bitcast_ln30_74, i32 %bitcast_ln30_75" [Pointwise_conv.cpp:30]   --->   Operation 394 'fmul' 'mul_11' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [1/1] (10.9ns)   --->   "%gmem2_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 395 'read' 'gmem2_addr_read_13' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 396 [1/1] (10.9ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [Pointwise_conv.cpp:30]   --->   Operation 396 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 397 [1/7] (10.9ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 397 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 398 [2/7] (10.9ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 398 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 399 [3/7] (10.9ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 399 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 400 [4/7] (10.9ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 400 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 401 [5/7] (10.9ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 401 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 402 [6/7] (10.9ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 402 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 403 [7/7] (10.9ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 403 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 404 [1/1] (1.13ns)   --->   "%add_ln30_22 = add i63 %add_ln30, i63 21" [Pointwise_conv.cpp:30]   --->   Operation 404 'add' 'add_ln30_22' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln30_22 = sext i63 %add_ln30_22" [Pointwise_conv.cpp:30]   --->   Operation 405 'sext' 'sext_ln30_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln30_22" [Pointwise_conv.cpp:30]   --->   Operation 406 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 10.9>
ST_30 : Operation 407 [1/2] (7.37ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul_5" [Pointwise_conv.cpp:30]   --->   Operation 407 'fadd' 'add1_5' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 408 [1/2] (4.90ns)   --->   "%mul_11 = fmul i32 %bitcast_ln30_74, i32 %bitcast_ln30_75" [Pointwise_conv.cpp:30]   --->   Operation 408 'fmul' 'mul_11' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln30_76 = bitcast i32 %gmem2_addr_read_13" [Pointwise_conv.cpp:30]   --->   Operation 409 'bitcast' 'bitcast_ln30_76' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln30_77 = bitcast i32 %gmem_addr_14_read" [Pointwise_conv.cpp:30]   --->   Operation 410 'bitcast' 'bitcast_ln30_77' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 411 [2/2] (4.90ns)   --->   "%mul_12 = fmul i32 %bitcast_ln30_76, i32 %bitcast_ln30_77" [Pointwise_conv.cpp:30]   --->   Operation 411 'fmul' 'mul_12' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 412 [1/1] (10.9ns)   --->   "%gmem2_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 412 'read' 'gmem2_addr_read_14' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 413 [1/1] (10.9ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [Pointwise_conv.cpp:30]   --->   Operation 413 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 414 [1/7] (10.9ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 414 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 415 [2/7] (10.9ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 415 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 416 [3/7] (10.9ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 416 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 417 [4/7] (10.9ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 417 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 418 [5/7] (10.9ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 418 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 419 [6/7] (10.9ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 419 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 420 [7/7] (10.9ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 420 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 421 [1/1] (1.13ns)   --->   "%add_ln30_23 = add i63 %add_ln30, i63 22" [Pointwise_conv.cpp:30]   --->   Operation 421 'add' 'add_ln30_23' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln30_23 = sext i63 %add_ln30_23" [Pointwise_conv.cpp:30]   --->   Operation 422 'sext' 'sext_ln30_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 423 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln30_23" [Pointwise_conv.cpp:30]   --->   Operation 423 'getelementptr' 'gmem_addr_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 424 [1/1] (1.13ns)   --->   "%add_ln30_24 = add i63 %add_ln30, i63 23" [Pointwise_conv.cpp:30]   --->   Operation 424 'add' 'add_ln30_24' <Predicate = (!icmp_ln25)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln30_24 = sext i63 %add_ln30_24" [Pointwise_conv.cpp:30]   --->   Operation 425 'sext' 'sext_ln30_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 426 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln30_24" [Pointwise_conv.cpp:30]   --->   Operation 426 'getelementptr' 'gmem_addr_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 10.9>
ST_31 : Operation 427 [2/2] (7.37ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul_6" [Pointwise_conv.cpp:30]   --->   Operation 427 'fadd' 'add1_6' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 428 [1/2] (4.90ns)   --->   "%mul_12 = fmul i32 %bitcast_ln30_76, i32 %bitcast_ln30_77" [Pointwise_conv.cpp:30]   --->   Operation 428 'fmul' 'mul_12' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 429 [1/1] (0.00ns)   --->   "%bitcast_ln30_78 = bitcast i32 %gmem2_addr_read_14" [Pointwise_conv.cpp:30]   --->   Operation 429 'bitcast' 'bitcast_ln30_78' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln30_79 = bitcast i32 %gmem_addr_15_read" [Pointwise_conv.cpp:30]   --->   Operation 430 'bitcast' 'bitcast_ln30_79' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 431 [2/2] (4.90ns)   --->   "%mul_13 = fmul i32 %bitcast_ln30_78, i32 %bitcast_ln30_79" [Pointwise_conv.cpp:30]   --->   Operation 431 'fmul' 'mul_13' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 432 [1/1] (10.9ns)   --->   "%gmem2_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 432 'read' 'gmem2_addr_read_15' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 433 [1/1] (10.9ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [Pointwise_conv.cpp:30]   --->   Operation 433 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 434 [1/7] (10.9ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 434 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 435 [2/7] (10.9ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 435 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 436 [3/7] (10.9ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 436 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 437 [4/7] (10.9ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 437 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 438 [5/7] (10.9ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 438 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 439 [6/7] (10.9ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 439 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 440 [7/7] (10.9ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 440 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 10.9>
ST_32 : Operation 441 [1/1] (0.00ns)   --->   "%out_ch_cast3 = zext i5 %out_ch_1" [Pointwise_conv.cpp:25]   --->   Operation 441 'zext' 'out_ch_cast3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 442 [1/2] (7.37ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul_6" [Pointwise_conv.cpp:30]   --->   Operation 442 'fadd' 'add1_6' <Predicate = (!icmp_ln25)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 443 [1/2] (4.90ns)   --->   "%mul_13 = fmul i32 %bitcast_ln30_78, i32 %bitcast_ln30_79" [Pointwise_conv.cpp:30]   --->   Operation 443 'fmul' 'mul_13' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 444 [1/1] (0.00ns)   --->   "%bitcast_ln30_80 = bitcast i32 %gmem2_addr_read_15" [Pointwise_conv.cpp:30]   --->   Operation 444 'bitcast' 'bitcast_ln30_80' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 445 [1/1] (0.00ns)   --->   "%bitcast_ln30_81 = bitcast i32 %gmem_addr_16_read" [Pointwise_conv.cpp:30]   --->   Operation 445 'bitcast' 'bitcast_ln30_81' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 446 [2/2] (4.90ns)   --->   "%mul_14 = fmul i32 %bitcast_ln30_80, i32 %bitcast_ln30_81" [Pointwise_conv.cpp:30]   --->   Operation 446 'fmul' 'mul_14' <Predicate = (!icmp_ln25)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 447 [1/1] (10.9ns)   --->   "%gmem2_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 447 'read' 'gmem2_addr_read_16' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 448 [1/1] (10.9ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [Pointwise_conv.cpp:30]   --->   Operation 448 'read' 'gmem_addr_17_read' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 449 [1/7] (10.9ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 449 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 450 [2/7] (10.9ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 450 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 451 [3/7] (10.9ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 451 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 452 [4/7] (10.9ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 452 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 453 [5/7] (10.9ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 453 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 454 [6/7] (10.9ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 454 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 455 [7/7] (10.9ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 455 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln25)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 456 [1/1] (1.12ns)   --->   "%add_ln33 = add i63 %out_ch_cast3, i63 %sext_ln28_1" [Pointwise_conv.cpp:33]   --->   Operation 456 'add' 'add_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i63 %add_ln33" [Pointwise_conv.cpp:33]   --->   Operation 457 'sext' 'sext_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln33" [Pointwise_conv.cpp:33]   --->   Operation 458 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 10.9>
ST_33 : Operation 459 [2/2] (7.37ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul_7" [Pointwise_conv.cpp:30]   --->   Operation 459 'fadd' 'add1_7' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 460 [1/2] (4.90ns)   --->   "%mul_14 = fmul i32 %bitcast_ln30_80, i32 %bitcast_ln30_81" [Pointwise_conv.cpp:30]   --->   Operation 460 'fmul' 'mul_14' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln30_82 = bitcast i32 %gmem2_addr_read_16" [Pointwise_conv.cpp:30]   --->   Operation 461 'bitcast' 'bitcast_ln30_82' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln30_83 = bitcast i32 %gmem_addr_17_read" [Pointwise_conv.cpp:30]   --->   Operation 462 'bitcast' 'bitcast_ln30_83' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 463 [2/2] (4.90ns)   --->   "%mul_15 = fmul i32 %bitcast_ln30_82, i32 %bitcast_ln30_83" [Pointwise_conv.cpp:30]   --->   Operation 463 'fmul' 'mul_15' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 464 [1/1] (10.9ns)   --->   "%gmem2_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 464 'read' 'gmem2_addr_read_17' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 465 [1/1] (10.9ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18" [Pointwise_conv.cpp:30]   --->   Operation 465 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 466 [1/7] (10.9ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 466 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 467 [2/7] (10.9ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 467 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 468 [3/7] (10.9ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 468 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 469 [4/7] (10.9ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 469 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 470 [5/7] (10.9ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 470 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 471 [6/7] (10.9ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 471 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 472 [7/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [Pointwise_conv.cpp:33]   --->   Operation 472 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 10.9>
ST_34 : Operation 473 [1/2] (7.37ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul_7" [Pointwise_conv.cpp:30]   --->   Operation 473 'fadd' 'add1_7' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 474 [1/2] (4.90ns)   --->   "%mul_15 = fmul i32 %bitcast_ln30_82, i32 %bitcast_ln30_83" [Pointwise_conv.cpp:30]   --->   Operation 474 'fmul' 'mul_15' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln30_84 = bitcast i32 %gmem2_addr_read_17" [Pointwise_conv.cpp:30]   --->   Operation 475 'bitcast' 'bitcast_ln30_84' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln30_85 = bitcast i32 %gmem_addr_18_read" [Pointwise_conv.cpp:30]   --->   Operation 476 'bitcast' 'bitcast_ln30_85' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 477 [2/2] (4.90ns)   --->   "%mul_16 = fmul i32 %bitcast_ln30_84, i32 %bitcast_ln30_85" [Pointwise_conv.cpp:30]   --->   Operation 477 'fmul' 'mul_16' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 478 [1/1] (10.9ns)   --->   "%gmem2_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 478 'read' 'gmem2_addr_read_18' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 479 [1/1] (10.9ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19" [Pointwise_conv.cpp:30]   --->   Operation 479 'read' 'gmem_addr_19_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 480 [1/7] (10.9ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 480 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 481 [2/7] (10.9ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 481 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 482 [3/7] (10.9ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 482 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 483 [4/7] (10.9ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 483 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 484 [5/7] (10.9ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 484 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 485 [6/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [Pointwise_conv.cpp:33]   --->   Operation 485 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 10.9>
ST_35 : Operation 486 [2/2] (7.37ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul_8" [Pointwise_conv.cpp:30]   --->   Operation 486 'fadd' 'add1_8' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 487 [1/2] (4.90ns)   --->   "%mul_16 = fmul i32 %bitcast_ln30_84, i32 %bitcast_ln30_85" [Pointwise_conv.cpp:30]   --->   Operation 487 'fmul' 'mul_16' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln30_86 = bitcast i32 %gmem2_addr_read_18" [Pointwise_conv.cpp:30]   --->   Operation 488 'bitcast' 'bitcast_ln30_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 489 [1/1] (0.00ns)   --->   "%bitcast_ln30_87 = bitcast i32 %gmem_addr_19_read" [Pointwise_conv.cpp:30]   --->   Operation 489 'bitcast' 'bitcast_ln30_87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 490 [2/2] (4.90ns)   --->   "%mul_17 = fmul i32 %bitcast_ln30_86, i32 %bitcast_ln30_87" [Pointwise_conv.cpp:30]   --->   Operation 490 'fmul' 'mul_17' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 491 [1/1] (10.9ns)   --->   "%gmem2_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 491 'read' 'gmem2_addr_read_19' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 492 [1/1] (10.9ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20" [Pointwise_conv.cpp:30]   --->   Operation 492 'read' 'gmem_addr_20_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 493 [1/7] (10.9ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 493 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 494 [2/7] (10.9ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 494 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 495 [3/7] (10.9ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 495 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 496 [4/7] (10.9ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 496 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 497 [5/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [Pointwise_conv.cpp:33]   --->   Operation 497 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 10.9>
ST_36 : Operation 498 [1/2] (7.37ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul_8" [Pointwise_conv.cpp:30]   --->   Operation 498 'fadd' 'add1_8' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 499 [1/2] (4.90ns)   --->   "%mul_17 = fmul i32 %bitcast_ln30_86, i32 %bitcast_ln30_87" [Pointwise_conv.cpp:30]   --->   Operation 499 'fmul' 'mul_17' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 500 [1/1] (0.00ns)   --->   "%bitcast_ln30_88 = bitcast i32 %gmem2_addr_read_19" [Pointwise_conv.cpp:30]   --->   Operation 500 'bitcast' 'bitcast_ln30_88' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln30_89 = bitcast i32 %gmem_addr_20_read" [Pointwise_conv.cpp:30]   --->   Operation 501 'bitcast' 'bitcast_ln30_89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 502 [2/2] (4.90ns)   --->   "%mul_18 = fmul i32 %bitcast_ln30_88, i32 %bitcast_ln30_89" [Pointwise_conv.cpp:30]   --->   Operation 502 'fmul' 'mul_18' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 503 [1/1] (10.9ns)   --->   "%gmem2_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 503 'read' 'gmem2_addr_read_20' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 504 [1/1] (10.9ns)   --->   "%gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21" [Pointwise_conv.cpp:30]   --->   Operation 504 'read' 'gmem_addr_21_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 505 [1/7] (10.9ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 505 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 506 [2/7] (10.9ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 506 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 507 [3/7] (10.9ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 507 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 508 [4/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [Pointwise_conv.cpp:33]   --->   Operation 508 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 10.9>
ST_37 : Operation 509 [2/2] (7.37ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul_9" [Pointwise_conv.cpp:30]   --->   Operation 509 'fadd' 'add1_9' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 510 [1/2] (4.90ns)   --->   "%mul_18 = fmul i32 %bitcast_ln30_88, i32 %bitcast_ln30_89" [Pointwise_conv.cpp:30]   --->   Operation 510 'fmul' 'mul_18' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 511 [1/1] (0.00ns)   --->   "%bitcast_ln30_90 = bitcast i32 %gmem2_addr_read_20" [Pointwise_conv.cpp:30]   --->   Operation 511 'bitcast' 'bitcast_ln30_90' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln30_91 = bitcast i32 %gmem_addr_21_read" [Pointwise_conv.cpp:30]   --->   Operation 512 'bitcast' 'bitcast_ln30_91' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 513 [2/2] (4.90ns)   --->   "%mul_19 = fmul i32 %bitcast_ln30_90, i32 %bitcast_ln30_91" [Pointwise_conv.cpp:30]   --->   Operation 513 'fmul' 'mul_19' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 514 [1/1] (10.9ns)   --->   "%gmem2_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 514 'read' 'gmem2_addr_read_21' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 515 [1/1] (10.9ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22" [Pointwise_conv.cpp:30]   --->   Operation 515 'read' 'gmem_addr_22_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 516 [1/7] (10.9ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 516 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 517 [2/7] (10.9ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 517 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 518 [3/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [Pointwise_conv.cpp:33]   --->   Operation 518 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 10.9>
ST_38 : Operation 519 [1/2] (7.37ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul_9" [Pointwise_conv.cpp:30]   --->   Operation 519 'fadd' 'add1_9' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 520 [1/2] (4.90ns)   --->   "%mul_19 = fmul i32 %bitcast_ln30_90, i32 %bitcast_ln30_91" [Pointwise_conv.cpp:30]   --->   Operation 520 'fmul' 'mul_19' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 521 [1/1] (0.00ns)   --->   "%bitcast_ln30_92 = bitcast i32 %gmem2_addr_read_21" [Pointwise_conv.cpp:30]   --->   Operation 521 'bitcast' 'bitcast_ln30_92' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 522 [1/1] (0.00ns)   --->   "%bitcast_ln30_93 = bitcast i32 %gmem_addr_22_read" [Pointwise_conv.cpp:30]   --->   Operation 522 'bitcast' 'bitcast_ln30_93' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 523 [2/2] (4.90ns)   --->   "%mul_20 = fmul i32 %bitcast_ln30_92, i32 %bitcast_ln30_93" [Pointwise_conv.cpp:30]   --->   Operation 523 'fmul' 'mul_20' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 524 [1/1] (10.9ns)   --->   "%gmem2_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 524 'read' 'gmem2_addr_read_22' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 525 [1/1] (10.9ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23" [Pointwise_conv.cpp:30]   --->   Operation 525 'read' 'gmem_addr_23_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 526 [1/7] (10.9ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [Pointwise_conv.cpp:30]   --->   Operation 526 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 527 [2/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [Pointwise_conv.cpp:33]   --->   Operation 527 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 10.9>
ST_39 : Operation 528 [2/2] (7.37ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul_s" [Pointwise_conv.cpp:30]   --->   Operation 528 'fadd' 'add1_s' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 529 [1/2] (4.90ns)   --->   "%mul_20 = fmul i32 %bitcast_ln30_92, i32 %bitcast_ln30_93" [Pointwise_conv.cpp:30]   --->   Operation 529 'fmul' 'mul_20' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln30_94 = bitcast i32 %gmem2_addr_read_22" [Pointwise_conv.cpp:30]   --->   Operation 530 'bitcast' 'bitcast_ln30_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 531 [1/1] (0.00ns)   --->   "%bitcast_ln30_95 = bitcast i32 %gmem_addr_23_read" [Pointwise_conv.cpp:30]   --->   Operation 531 'bitcast' 'bitcast_ln30_95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 532 [2/2] (4.90ns)   --->   "%mul_21 = fmul i32 %bitcast_ln30_94, i32 %bitcast_ln30_95" [Pointwise_conv.cpp:30]   --->   Operation 532 'fmul' 'mul_21' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 533 [1/1] (10.9ns)   --->   "%gmem2_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [Pointwise_conv.cpp:30]   --->   Operation 533 'read' 'gmem2_addr_read_23' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 534 [1/1] (10.9ns)   --->   "%gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24" [Pointwise_conv.cpp:30]   --->   Operation 534 'read' 'gmem_addr_24_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 535 [1/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [Pointwise_conv.cpp:33]   --->   Operation 535 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 10.9>
ST_40 : Operation 536 [1/2] (7.37ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul_s" [Pointwise_conv.cpp:30]   --->   Operation 536 'fadd' 'add1_s' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 537 [1/2] (4.90ns)   --->   "%mul_21 = fmul i32 %bitcast_ln30_94, i32 %bitcast_ln30_95" [Pointwise_conv.cpp:30]   --->   Operation 537 'fmul' 'mul_21' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln30_96 = bitcast i32 %gmem2_addr_read_23" [Pointwise_conv.cpp:30]   --->   Operation 538 'bitcast' 'bitcast_ln30_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 539 [1/1] (0.00ns)   --->   "%bitcast_ln30_97 = bitcast i32 %gmem_addr_24_read" [Pointwise_conv.cpp:30]   --->   Operation 539 'bitcast' 'bitcast_ln30_97' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 540 [2/2] (4.90ns)   --->   "%mul_22 = fmul i32 %bitcast_ln30_96, i32 %bitcast_ln30_97" [Pointwise_conv.cpp:30]   --->   Operation 540 'fmul' 'mul_22' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 541 [1/1] (10.9ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [Pointwise_conv.cpp:33]   --->   Operation 541 'read' 'gmem_addr_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.37>
ST_41 : Operation 542 [2/2] (7.37ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul_10" [Pointwise_conv.cpp:30]   --->   Operation 542 'fadd' 'add1_10' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 543 [1/2] (4.90ns)   --->   "%mul_22 = fmul i32 %bitcast_ln30_96, i32 %bitcast_ln30_97" [Pointwise_conv.cpp:30]   --->   Operation 543 'fmul' 'mul_22' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.37>
ST_42 : Operation 544 [1/2] (7.37ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul_10" [Pointwise_conv.cpp:30]   --->   Operation 544 'fadd' 'add1_10' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.37>
ST_43 : Operation 545 [2/2] (7.37ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul_11" [Pointwise_conv.cpp:30]   --->   Operation 545 'fadd' 'add1_11' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.37>
ST_44 : Operation 546 [1/2] (7.37ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul_11" [Pointwise_conv.cpp:30]   --->   Operation 546 'fadd' 'add1_11' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.37>
ST_45 : Operation 547 [2/2] (7.37ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul_12" [Pointwise_conv.cpp:30]   --->   Operation 547 'fadd' 'add1_12' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.37>
ST_46 : Operation 548 [1/2] (7.37ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul_12" [Pointwise_conv.cpp:30]   --->   Operation 548 'fadd' 'add1_12' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.37>
ST_47 : Operation 549 [2/2] (7.37ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul_13" [Pointwise_conv.cpp:30]   --->   Operation 549 'fadd' 'add1_13' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.37>
ST_48 : Operation 550 [1/2] (7.37ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul_13" [Pointwise_conv.cpp:30]   --->   Operation 550 'fadd' 'add1_13' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.37>
ST_49 : Operation 551 [2/2] (7.37ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul_14" [Pointwise_conv.cpp:30]   --->   Operation 551 'fadd' 'add1_14' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.37>
ST_50 : Operation 552 [1/2] (7.37ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul_14" [Pointwise_conv.cpp:30]   --->   Operation 552 'fadd' 'add1_14' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.37>
ST_51 : Operation 553 [2/2] (7.37ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul_15" [Pointwise_conv.cpp:30]   --->   Operation 553 'fadd' 'add1_15' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.37>
ST_52 : Operation 554 [1/2] (7.37ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul_15" [Pointwise_conv.cpp:30]   --->   Operation 554 'fadd' 'add1_15' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.37>
ST_53 : Operation 555 [2/2] (7.37ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul_16" [Pointwise_conv.cpp:30]   --->   Operation 555 'fadd' 'add1_16' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.37>
ST_54 : Operation 556 [1/2] (7.37ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul_16" [Pointwise_conv.cpp:30]   --->   Operation 556 'fadd' 'add1_16' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.37>
ST_55 : Operation 557 [2/2] (7.37ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul_17" [Pointwise_conv.cpp:30]   --->   Operation 557 'fadd' 'add1_17' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.37>
ST_56 : Operation 558 [1/2] (7.37ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul_17" [Pointwise_conv.cpp:30]   --->   Operation 558 'fadd' 'add1_17' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.37>
ST_57 : Operation 559 [2/2] (7.37ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul_18" [Pointwise_conv.cpp:30]   --->   Operation 559 'fadd' 'add1_18' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.37>
ST_58 : Operation 560 [1/2] (7.37ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul_18" [Pointwise_conv.cpp:30]   --->   Operation 560 'fadd' 'add1_18' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.37>
ST_59 : Operation 561 [2/2] (7.37ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul_19" [Pointwise_conv.cpp:30]   --->   Operation 561 'fadd' 'add1_19' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.37>
ST_60 : Operation 562 [1/2] (7.37ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul_19" [Pointwise_conv.cpp:30]   --->   Operation 562 'fadd' 'add1_19' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.37>
ST_61 : Operation 563 [2/2] (7.37ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul_20" [Pointwise_conv.cpp:30]   --->   Operation 563 'fadd' 'add1_20' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.37>
ST_62 : Operation 564 [1/2] (7.37ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul_20" [Pointwise_conv.cpp:30]   --->   Operation 564 'fadd' 'add1_20' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.37>
ST_63 : Operation 565 [2/2] (7.37ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul_21" [Pointwise_conv.cpp:30]   --->   Operation 565 'fadd' 'add1_21' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.37>
ST_64 : Operation 566 [1/2] (7.37ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul_21" [Pointwise_conv.cpp:30]   --->   Operation 566 'fadd' 'add1_21' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.37>
ST_65 : Operation 567 [2/2] (7.37ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul_22" [Pointwise_conv.cpp:30]   --->   Operation 567 'fadd' 'add1_22' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.37>
ST_66 : Operation 568 [1/2] (7.37ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul_22" [Pointwise_conv.cpp:30]   --->   Operation 568 'fadd' 'add1_22' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.37>
ST_67 : Operation 569 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %gmem_addr_read" [Pointwise_conv.cpp:33]   --->   Operation 569 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 570 [2/2] (7.37ns)   --->   "%add = fadd i32 %add1_22, i32 %bitcast_ln33" [Pointwise_conv.cpp:33]   --->   Operation 570 'fadd' 'add' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.37>
ST_68 : Operation 571 [1/2] (7.37ns)   --->   "%add = fadd i32 %add1_22, i32 %bitcast_ln33" [Pointwise_conv.cpp:33]   --->   Operation 571 'fadd' 'add' <Predicate = true> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.9>
ST_69 : Operation 572 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [Pointwise_conv.cpp:25]   --->   Operation 572 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i32 %add" [Pointwise_conv.cpp:33]   --->   Operation 573 'bitcast' 'bitcast_ln33_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 574 [1/1] (10.9ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem3_addr, i32 %bitcast_ln33_1, i4 15" [Pointwise_conv.cpp:33]   --->   Operation 574 'write' 'write_ln33' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln25 = br void %In_Channel" [Pointwise_conv.cpp:25]   --->   Operation 575 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 70 <SV = 8> <Delay = 10.9>
ST_70 : Operation 576 [5/5] (10.9ns)   --->   "%gmem3_addr_26_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr" [Pointwise_conv.cpp:33]   --->   Operation 576 'writeresp' 'gmem3_addr_26_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 9> <Delay = 10.9>
ST_71 : Operation 577 [4/5] (10.9ns)   --->   "%gmem3_addr_26_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr" [Pointwise_conv.cpp:33]   --->   Operation 577 'writeresp' 'gmem3_addr_26_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 10> <Delay = 10.9>
ST_72 : Operation 578 [3/5] (10.9ns)   --->   "%gmem3_addr_26_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr" [Pointwise_conv.cpp:33]   --->   Operation 578 'writeresp' 'gmem3_addr_26_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 11> <Delay = 10.9>
ST_73 : Operation 579 [2/5] (10.9ns)   --->   "%gmem3_addr_26_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr" [Pointwise_conv.cpp:33]   --->   Operation 579 'writeresp' 'gmem3_addr_26_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 12> <Delay = 10.9>
ST_74 : Operation 580 [1/5] (10.9ns)   --->   "%gmem3_addr_26_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem3_addr" [Pointwise_conv.cpp:33]   --->   Operation 580 'writeresp' 'gmem3_addr_26_wr_resp' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 581 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [Pointwise_conv.cpp:40]   --->   Operation 581 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 4.05ns.

 <State 1>: 10.9ns
The critical path consists of the following:
	wire read operation ('out_read', Pointwise_conv.cpp:25) on port 'out_r' (Pointwise_conv.cpp:25) [14]  (0 ns)
	'getelementptr' operation ('gmem3_addr', Pointwise_conv.cpp:30) [25]  (0 ns)
	bus request operation ('gmem3_addr_26_rd_req', Pointwise_conv.cpp:30) on port 'gmem3' (Pointwise_conv.cpp:30) [26]  (10.9 ns)

 <State 2>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem3_addr_26_rd_req', Pointwise_conv.cpp:30) on port 'gmem3' (Pointwise_conv.cpp:30) [26]  (10.9 ns)

 <State 3>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem3_addr_26_rd_req', Pointwise_conv.cpp:30) on port 'gmem3' (Pointwise_conv.cpp:30) [26]  (10.9 ns)

 <State 4>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem3_addr_26_rd_req', Pointwise_conv.cpp:30) on port 'gmem3' (Pointwise_conv.cpp:30) [26]  (10.9 ns)

 <State 5>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem3_addr_26_rd_req', Pointwise_conv.cpp:30) on port 'gmem3' (Pointwise_conv.cpp:30) [26]  (10.9 ns)

 <State 6>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem3_addr_26_rd_req', Pointwise_conv.cpp:30) on port 'gmem3' (Pointwise_conv.cpp:30) [26]  (10.9 ns)

 <State 7>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem3_addr_26_rd_req', Pointwise_conv.cpp:30) on port 'gmem3' (Pointwise_conv.cpp:30) [26]  (10.9 ns)

 <State 8>: 1.85ns
The critical path consists of the following:
	'load' operation ('out_ch', Pointwise_conv.cpp:25) on local variable 'out_ch' [31]  (0 ns)
	'sub' operation ('empty_162', Pointwise_conv.cpp:25) [44]  (0.725 ns)
	'add' operation ('add_ln30', Pointwise_conv.cpp:30) [51]  (1.12 ns)

 <State 9>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem3_addr_read', Pointwise_conv.cpp:30) on port 'gmem3' (Pointwise_conv.cpp:30) [46]  (10.9 ns)

 <State 10>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_163', Pointwise_conv.cpp:28) on port 'gmem2' (Pointwise_conv.cpp:28) [48]  (10.9 ns)

 <State 11>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_163', Pointwise_conv.cpp:28) on port 'gmem2' (Pointwise_conv.cpp:28) [48]  (10.9 ns)

 <State 12>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_163', Pointwise_conv.cpp:28) on port 'gmem2' (Pointwise_conv.cpp:28) [48]  (10.9 ns)

 <State 13>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_163', Pointwise_conv.cpp:28) on port 'gmem2' (Pointwise_conv.cpp:28) [48]  (10.9 ns)

 <State 14>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_163', Pointwise_conv.cpp:28) on port 'gmem2' (Pointwise_conv.cpp:28) [48]  (10.9 ns)

 <State 15>: 10.9ns
The critical path consists of the following:
	bus request operation ('empty_163', Pointwise_conv.cpp:28) on port 'gmem2' (Pointwise_conv.cpp:28) [48]  (10.9 ns)

 <State 16>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [49]  (10.9 ns)

 <State 17>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_1', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [59]  (10.9 ns)

 <State 18>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_2', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [69]  (10.9 ns)

 <State 19>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_3', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [79]  (10.9 ns)

 <State 20>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_4', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [89]  (10.9 ns)

 <State 21>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_5', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [99]  (10.9 ns)

 <State 22>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_6', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [109]  (10.9 ns)

 <State 23>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_7', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [119]  (10.9 ns)

 <State 24>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_8', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [129]  (10.9 ns)

 <State 25>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_9', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [139]  (10.9 ns)

 <State 26>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_10', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [149]  (10.9 ns)

 <State 27>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_11', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [159]  (10.9 ns)

 <State 28>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_12', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [169]  (10.9 ns)

 <State 29>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_13', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [179]  (10.9 ns)

 <State 30>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_14', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [189]  (10.9 ns)

 <State 31>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_15', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [199]  (10.9 ns)

 <State 32>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_16', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [209]  (10.9 ns)

 <State 33>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_17', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [219]  (10.9 ns)

 <State 34>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_18', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [229]  (10.9 ns)

 <State 35>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_19', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [239]  (10.9 ns)

 <State 36>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_20', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [249]  (10.9 ns)

 <State 37>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_21', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [259]  (10.9 ns)

 <State 38>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_22', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [269]  (10.9 ns)

 <State 39>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) [279]  (10.9 ns)

 <State 40>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', Pointwise_conv.cpp:33) on port 'gmem' (Pointwise_conv.cpp:33) [293]  (10.9 ns)

 <State 41>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_10', Pointwise_conv.cpp:30) [168]  (7.38 ns)

 <State 42>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_10', Pointwise_conv.cpp:30) [168]  (7.38 ns)

 <State 43>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_11', Pointwise_conv.cpp:30) [178]  (7.38 ns)

 <State 44>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_11', Pointwise_conv.cpp:30) [178]  (7.38 ns)

 <State 45>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_12', Pointwise_conv.cpp:30) [188]  (7.38 ns)

 <State 46>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_12', Pointwise_conv.cpp:30) [188]  (7.38 ns)

 <State 47>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_13', Pointwise_conv.cpp:30) [198]  (7.38 ns)

 <State 48>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_13', Pointwise_conv.cpp:30) [198]  (7.38 ns)

 <State 49>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_14', Pointwise_conv.cpp:30) [208]  (7.38 ns)

 <State 50>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_14', Pointwise_conv.cpp:30) [208]  (7.38 ns)

 <State 51>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_15', Pointwise_conv.cpp:30) [218]  (7.38 ns)

 <State 52>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_15', Pointwise_conv.cpp:30) [218]  (7.38 ns)

 <State 53>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_16', Pointwise_conv.cpp:30) [228]  (7.38 ns)

 <State 54>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_16', Pointwise_conv.cpp:30) [228]  (7.38 ns)

 <State 55>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_17', Pointwise_conv.cpp:30) [238]  (7.38 ns)

 <State 56>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_17', Pointwise_conv.cpp:30) [238]  (7.38 ns)

 <State 57>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_18', Pointwise_conv.cpp:30) [248]  (7.38 ns)

 <State 58>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_18', Pointwise_conv.cpp:30) [248]  (7.38 ns)

 <State 59>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_19', Pointwise_conv.cpp:30) [258]  (7.38 ns)

 <State 60>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_19', Pointwise_conv.cpp:30) [258]  (7.38 ns)

 <State 61>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_20', Pointwise_conv.cpp:30) [268]  (7.38 ns)

 <State 62>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_20', Pointwise_conv.cpp:30) [268]  (7.38 ns)

 <State 63>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_21', Pointwise_conv.cpp:30) [278]  (7.38 ns)

 <State 64>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_21', Pointwise_conv.cpp:30) [278]  (7.38 ns)

 <State 65>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_22', Pointwise_conv.cpp:30) [288]  (7.38 ns)

 <State 66>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add1_22', Pointwise_conv.cpp:30) [288]  (7.38 ns)

 <State 67>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add', Pointwise_conv.cpp:33) [295]  (7.38 ns)

 <State 68>: 7.38ns
The critical path consists of the following:
	'fadd' operation ('add', Pointwise_conv.cpp:33) [295]  (7.38 ns)

 <State 69>: 10.9ns
The critical path consists of the following:
	bus write operation ('write_ln33', Pointwise_conv.cpp:33) on port 'gmem3' (Pointwise_conv.cpp:33) [297]  (10.9 ns)

 <State 70>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem3_addr_26_wr_resp', Pointwise_conv.cpp:33) on port 'gmem3' (Pointwise_conv.cpp:33) [301]  (10.9 ns)

 <State 71>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem3_addr_26_wr_resp', Pointwise_conv.cpp:33) on port 'gmem3' (Pointwise_conv.cpp:33) [301]  (10.9 ns)

 <State 72>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem3_addr_26_wr_resp', Pointwise_conv.cpp:33) on port 'gmem3' (Pointwise_conv.cpp:33) [301]  (10.9 ns)

 <State 73>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem3_addr_26_wr_resp', Pointwise_conv.cpp:33) on port 'gmem3' (Pointwise_conv.cpp:33) [301]  (10.9 ns)

 <State 74>: 10.9ns
The critical path consists of the following:
	bus response operation ('gmem3_addr_26_wr_resp', Pointwise_conv.cpp:33) on port 'gmem3' (Pointwise_conv.cpp:33) [301]  (10.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
