Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 12 17:46:12 2022
| Host         : HPAUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |             162 |           81 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------+--------------------+------------------+----------------+
|        Clock Signal       |          Enable Signal          |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG            |                                 | SSD1/p_0_in[1]     |                1 |              1 |
|  clk_IBUF_BUFG            |                                 | SSD1/an[1]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |                                 | SSD1/p_0_in[0]     |                1 |              2 |
|  clk_IBUF_BUFG            | MPG1/eqOp                       |                    |                1 |              2 |
|  clk_IBUF_BUFG            | IF1/register_file_reg[0][15][0] |                    |                8 |             16 |
|  clk_IBUF_BUFG            | IF1/register_file_reg[1][15][0] |                    |                8 |             16 |
|  clk_IBUF_BUFG            | IF1/register_file_reg[3][15][0] |                    |                7 |             16 |
|  clk_IBUF_BUFG            | IF1/register_file_reg[4][15][0] |                    |                9 |             16 |
|  clk_IBUF_BUFG            | IF1/register_file_reg[5][15][0] |                    |               10 |             16 |
|  clk_IBUF_BUFG            | IF1/register_file_reg[6][15][0] |                    |                7 |             16 |
|  clk_IBUF_BUFG            | IF1/register_file_reg[7][15][0] |                    |               10 |             16 |
|  clk_IBUF_BUFG            | IF1/E[0]                        |                    |                8 |             16 |
|  IF1/data_out_reg[0][0]   |                                 |                    |                6 |             16 |
|  IF1/data_out_reg[0]_0[0] |                                 |                    |               10 |             16 |
|  clk_IBUF_BUFG            | MPG1/instruction_reg[0][0]      | MPG2/SR[0]         |                3 |             17 |
|  clk_IBUF_BUFG            | MPG1/instruction_reg[0][0]      |                    |               13 |             32 |
|  clk_IBUF_BUFG            |                                 |                    |               22 |             63 |
|  clk_IBUF_BUFG            | IF1/led_OBUF[2]                 |                    |               16 |             64 |
+---------------------------+---------------------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 16+    |                    14 |
+--------+-----------------------+


