do 91_top_VGA_compile
# Cannot open macro file: 91_top_VGA_compile
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 19:11:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 19:11:10 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:10 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 19:11:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:10 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 19:11:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 19:51:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 19:51:17 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:17 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 19:51:17 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:17 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 19:51:17 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:17 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:51:17 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:17 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(71): (vcom-1136) Unknown identifier "sel".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(71): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(71): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): ** Error: (vcom-1590) Bad expression in right operand of infix expression '-'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(572): VHDL Compiler exiting
# End time: 19:51:17 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 19:51:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 19:51:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 19:51:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 19:51:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:51:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): ** Error: (vcom-1590) Bad expression in right operand of infix expression '-'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(572): VHDL Compiler exiting
# End time: 19:51:30 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 19:53:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 19:53:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 19:53:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 19:53:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:53:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(572): VHDL Compiler exiting
# End time: 19:53:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:01 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 19:54:01 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:01 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 19:54:01 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:01 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 19:54:01 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:01 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 19:54:01 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:01 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:54:01 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:01 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): Target type std.STANDARD.REAL in variable assignment is different from expression type.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(111): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(572): VHDL Compiler exiting
# End time: 19:54:01 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 19:54:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 19:54:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 19:54:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 19:55:00 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:00 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:55:00 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:00 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Target type std.STANDARD.REAL in variable assignment is different from expression type.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 19:55:00 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 19:57:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 19:57:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 19:57:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 19:57:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:57:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Illegal target for assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type error resolving infix expression "-" as type (error).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 19:57:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 19:58:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 19:58:14 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 19:58:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 19:58:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:58:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Target type std.STANDARD.REAL in variable assignment is different from expression type.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 19:58:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 19:59:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 19:59:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 19:59:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 19:59:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 19:59:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Target type std.STANDARD.REAL in variable assignment is different from expression type.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.SIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 19:59:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:00:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:00:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:00:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:00:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:11 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:00:11 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:11 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Target type std.STANDARD.REAL in variable assignment is different from expression type.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:00:11 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:00:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:00:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:00:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:00:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:00:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:14 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Target type std.STANDARD.REAL in variable assignment is different from expression type.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:00:14 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:00:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:00:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:00:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:00:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:00:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1590) Bad expression in right operand of infix expression '-'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:00:28 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:41 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:00:41 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:41 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:00:41 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:41 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:00:41 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:41 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:00:41 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:41 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:00:41 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:41 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Target type std.STANDARD.REAL in variable assignment is different from expression type.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_arith.UNSIGNED' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:00:41 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:01:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:01:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:44 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:01:44 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:44 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:01:44 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:44 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:01:44 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:44 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1590) Bad expression in right operand of infix expression '-'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:01:44 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:01:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:01:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:01:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:01:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:01:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:01:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:04 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:02:04 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:04 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:02:04 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:04 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:02:04 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:04 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:02:04 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:04 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:02:04 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:04 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_LOGIC_VECTOR' to 'std.STANDARD.REAL' (array to numeric).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_LOGIC_VECTOR' to 'std.STANDARD.REAL' (array to numeric).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:02:04 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:02:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:02:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:02:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:02:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:02:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1136) Unknown identifier "to_unsigned".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:02:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:02:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:02:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:02:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:02:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:02:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1136) Unknown identifier "to_signed".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:02:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:02:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:02:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:02:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:02:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:02:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:02:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:02:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:02:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:02:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:02:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:02:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Target type std.STANDARD.REAL in variable assignment is different from expression type std.STANDARD.INTEGER.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_LOGIC_VECTOR' to 'std.STANDARD.INTEGER' (array to numeric).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_LOGIC_VECTOR' to 'std.STANDARD.REAL' (array to numeric).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:02:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:03:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:03:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:03:33 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:03:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:03:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:03:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:03:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:03:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:03:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:03:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:03:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:03:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:04:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:04:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:04:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:04:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:04:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:04:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:06:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:06:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:06:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:06:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:06:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'std.STANDARD.REAL' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:06:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:07:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:07:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:07:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:07:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:07:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '**'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'std.STANDARD.REAL' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:07:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:09:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:09:11 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:11 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:09:11 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:11 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:09:11 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:11 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:09:11 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:11 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'std.STANDARD.INTEGER' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type conversion (to std.STANDARD.INTEGER) conflicts with expected type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:09:11 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:09:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:09:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:09:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:09:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:09:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:43 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_arith.UNSIGNED' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type conversion (to ieee.std_logic_arith.UNSIGNED) conflicts with expected type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:09:43 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:24 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:10:24 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:24 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:10:24 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:24 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:10:24 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:24 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:10:24 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:24 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:10:24 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:24 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:10:24 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:34 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:10:34 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:34 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:10:34 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:34 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:10:34 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:34 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:10:34 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:34 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:10:34 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:34 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:10:34 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:11:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:11:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:11:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:11:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:11:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:11:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:11:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:11:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:11:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:11:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:11:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:11:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:11:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:11:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:11:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:11:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:11:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'std.STANDARD.INTEGER' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.INTEGER' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:11:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:13:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:13:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:13:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:13:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:13:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:13:29 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:46 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:13:46 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:46 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:13:46 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:46 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:13:46 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:46 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:13:46 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:46 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:13:46 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:46 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:13:46 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:13:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:13:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:13:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:13:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:13:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type error resolving infix expression "*" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:13:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:15 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:14:15 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:15 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:14:15 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:15 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:14:15 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:15 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:14:15 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:15 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:14:15 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:15 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'Real' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:14:15 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:14:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:14:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:14:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:14:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:14:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:23 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:14:23 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:35 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:14:35 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:35 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:14:35 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:35 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:14:35 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:35 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:14:35 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:35 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:14:35 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:35 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.INTEGER' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:14:35 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:17:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:17:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:17:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:17:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:17:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(75): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(75): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(83): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(83): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(87): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(87): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(91): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(91): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(97): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(97): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(109): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(109): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(113): near ")": syntax error
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(201): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(201): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(203): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(203): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(203): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(204): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(204): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(204): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(217): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(217): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(219): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(219): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(219): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(220): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(220): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(220): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(233): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(233): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(235): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(235): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(235): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(236): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(236): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(236): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(249): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(249): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(251): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(251): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(251): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(252): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(252): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(252): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(272): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(272): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(273): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(273): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(281): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(281): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(283): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(283): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(283): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(284): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(284): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(284): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(297): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(297): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(299): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(299): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(299): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(300): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(300): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(300): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(360): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(360): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(361): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(361): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(360): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(361): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(363): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(363): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(363): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(360): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(371): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(372): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(371): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(372): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(373): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(372): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(373): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(375): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(376): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(375): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(376): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(377): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(376): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(377): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(371): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(375): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(375): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(393): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(394): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(393): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(394): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(395): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(394): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(395): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(393): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(430): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(430): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(431): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(431): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(430): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(431): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(433): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(433): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(433): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(430): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(441): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(442): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(441): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(442): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(443): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(442): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(443): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(445): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(446): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(445): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(446): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(447): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(446): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(447): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(441): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(445): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(445): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(463): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(464): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(463): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(464): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(465): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(464): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(465): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(463): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(500): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(500): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(501): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(501): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(500): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(501): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(503): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(503): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(503): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(500): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(511): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(512): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(511): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(512): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(513): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(512): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(513): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(515): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(516): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(515): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(516): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(517): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(516): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(517): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(511): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(515): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(515): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(533): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(534): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(533): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(534): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(535): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.std_logic_arith.UNSIGNED (type declaration)
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(534): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(535): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(533): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(574): VHDL Compiler exiting
# End time: 20:17:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 186, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:18:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:18:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:18:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:18:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:18:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package std_logic_arith
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(75): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(75): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(83): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(83): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(87): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(87): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(91): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(91): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(97): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(97): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(109): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(109): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(113): near ")": syntax error
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(201): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(201): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(203): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(203): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(203): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(204): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(204): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(204): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(217): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(217): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(219): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(219): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(219): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(220): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(220): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(220): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(233): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(233): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(235): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(235): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(235): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(236): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(236): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(236): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(249): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(249): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(251): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(251): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(251): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(252): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(252): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(252): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(272): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(272): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(273): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(273): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(281): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(281): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(283): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(283): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(283): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(284): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(284): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(284): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(297): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(297): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(299): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(299): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(299): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(300): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(300): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(300): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(360): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(360): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(361): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(361): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(360): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(361): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(363): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(363): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(363): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(360): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(362): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(371): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(372): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(371): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(372): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(373): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(372): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(373): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(375): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(376): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(375): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(376): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(377): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(376): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(377): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(371): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(375): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(375): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(393): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(394): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(393): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(394): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(395): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(394): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(395): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(393): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(430): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(430): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(431): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(431): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(430): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(431): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(433): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(433): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(433): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(430): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(432): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(441): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(442): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(441): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(442): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(443): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(442): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(443): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(445): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(446): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(445): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(446): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(447): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(446): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(447): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(441): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(445): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(445): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(463): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(464): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(463): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(464): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(465): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(464): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(465): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(463): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(500): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(500): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(501): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(501): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(500): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(501): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(503): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(503): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(503): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(500): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(502): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(511): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(512): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(511): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(512): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(513): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(512): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(513): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(515): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(516): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(515): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(516): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(517): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(516): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(517): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(511): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(515): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(515): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(533): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(534): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(533): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(534): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(535): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(534): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(535): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(533): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(574): VHDL Compiler exiting
# End time: 20:18:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 186, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:26 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:19:26 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:26 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:19:26 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:26 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:19:26 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:26 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:19:27 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:19:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_LOGIC_VECTOR' to 'std.STANDARD.REAL' (array to numeric).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.INTEGER' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type conversion (to ieee.std_logic_arith.UNSIGNED) conflicts with expected type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:19:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:19:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:19:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:19:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:19:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:19:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Cannot resolve expression type of infix expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'std.STANDARD.INTEGER' (operand type is not known).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.INTEGER' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type conversion (to ieee.std_logic_arith.UNSIGNED) conflicts with expected type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:19:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:22:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:22:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:22:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:22:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:22:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1136) Unknown identifier "to_integer".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:22:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile
# Cannot open macro file: 91_top_VGA_compile
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:24 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:23:24 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:24 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:23:24 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:24 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:23:24 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:25 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:23:25 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:25 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:23:25 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:25 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1136) Unknown identifier "to_integer".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:23:25 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:52 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:23:52 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:52 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:23:53 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:23:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:23:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:23:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type error resolving infix expression "*" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:23:53 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:24:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:24:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:24:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:24:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:24:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type error resolving infix expression "*" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:24:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:24:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:24:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:24:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:24:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:24:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:13 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:24:13 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:53 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:24:54 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:24:54 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:24:54 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:24:54 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:24:54 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.REAL' to 'ieee.std_logic_arith.UNSIGNED' (numeric to array).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:24:54 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:56 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:25:56 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:25:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:25:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:25:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:25:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:25:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:05 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:26:05 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:05 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:26:05 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:05 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:26:05 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:05 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:26:05 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:05 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:26:06 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:06 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:26:06 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:27:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:27:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:27:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:27:17 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:17 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:27:17 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:17 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:27:17 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:27:26 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:27:26 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:26 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:27:27 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:27:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:27:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:27 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1581) No feasible entries for infix operator '*'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:27:27 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:28:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:28:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:28:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:28:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:28:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_LOGIC_VECTOR' to 'std.STANDARD.REAL' (array to numeric).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:28:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:29:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:29:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:29:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:29:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:29:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1394) Type conversion operand must be a single expression that is not a range.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Prefix of indexed name cannot be a type conversion (REAL) expression.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): near ")": (vcom-1576) expecting ';'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:29:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:18 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:29:18 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:18 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:29:19 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:29:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:29:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:29:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_arith.UNSIGNED' to 'std.STANDARD.REAL' (array to numeric).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:29:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:29:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:29:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:29:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:29:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:29:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1136) Unknown identifier "to_real".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:29:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:29:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:29:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:29:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:29:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:29:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): (vcom-1136) Unknown identifier "to_integer".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(112): Bad right hand side (infix expression) in variable assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): VHDL Compiler exiting
# End time: 20:29:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:49:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:49:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:49:20 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:20 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:49:20 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:20 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:49:20 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:20 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(65): Illegal target for signal assignment.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(65): (vcom-1136) Unknown identifier "triangle_s".
# ** Warning: ../vhdl/sourcemultiplexer_rtl.vhd(74): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 20 is not equal to right length 24).
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(585): VHDL Compiler exiting
# End time: 20:49:20 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:31 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:49:31 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:31 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:49:31 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Warning: ../vhdl/sourcemultiplexer_rtl.vhd(73): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 20 is not equal to right length 24).
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:32 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 20:49:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:35 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 20:54:35 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:35 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 20:54:35 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:35 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Warning: ../vhdl/sourcemultiplexer_rtl.vhd(73): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 20 is not equal to right length 24).
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 20:54:36 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:04:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Warning: ../vhdl/sourcemultiplexer_rtl.vhd(73): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 20 is not equal to right length 24).
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:10 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:04:10 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:18 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:06:18 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:18 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:06:18 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:18 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:06:18 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:18 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:06:18 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:18 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:06:18 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:18 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Warning: ../vhdl/sourcemultiplexer_rtl.vhd(69): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 20 is not equal to right length 24).
# End time: 21:06:18 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:18 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:19 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:19 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:19 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:06:19 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:30 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:11:30 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:31 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:11:31 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:15:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:15:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:15:59 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:59 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:16:00 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:00 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:16:00 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:00 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(53): near "begin": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# End time: 21:16:00 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:16:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:16:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:16:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:16:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:16:29 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error (suppressible): ../vhdl/sourcemultiplexer_rtl.vhd(35): (vcom-1272) Length of expected is 24; length of actual is 23.
# ** Error (suppressible): ../vhdl/sourcemultiplexer_rtl.vhd(37): (vcom-1272) Length of expected is 24; length of actual is 23.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(552): VHDL Compiler exiting
# End time: 21:16:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error (suppressible): ../vhdl/sourcemultiplexer_rtl.vhd(35): (vcom-1272) Length of expected is 24; length of actual is 23.
# ** Error (suppressible): ../vhdl/sourcemultiplexer_rtl.vhd(37): (vcom-1272) Length of expected is 24; length of actual is 23.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(552): VHDL Compiler exiting
# End time: 21:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:16:48 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:48 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:16:49 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:49 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:16:49 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:49 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:16:49 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:49 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:16:49 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:49 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:16:49 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:49 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:16:49 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:19:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:19:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:19:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:19:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:19:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(324): near "process": (vcom-1576) expecting IF.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(326): Illegal sequential statement.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(573): near "rtl": (vcom-1576) expecting PROCESS.
# End time: 21:19:39 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:19:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:19:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:19:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:19:57 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:57 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:58 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:19:58 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:45 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:21:45 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:46 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:21:46 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:46 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:21:46 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:46 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:21:46 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:08 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:27:08 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:08 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:27:08 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:27:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:27:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:27:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:09 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(268): Target of signal assignment is not a signal.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(278): Target of signal assignment is not a signal.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(577): VHDL Compiler exiting
# End time: 21:27:09 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:27:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:27:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:27:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:27:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:27:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:16 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(268): Target of signal assignment is not a signal.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(278): Target of signal assignment is not a signal.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(320): Signal "speed_s" cannot be target of variable assignment statement.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(577): VHDL Compiler exiting
# End time: 21:27:16 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./91_top_VGA_compile_vivado.do line 8
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:02 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:28:02 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 21:30:54 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:54 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 21:30:54 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 21:30:55 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:55 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 21:30:56 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:16:37 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:37 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:16:38 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:38 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:16:38 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:38 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:16:38 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:38 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:16:38 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:48:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:48:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:48:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:48:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:48:28 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:28 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:29 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:48:29 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 91_top_VGA_compile_vivado.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern1
# End time: 22:48:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:32 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern1_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern1
# -- Loading entity pattern1
# End time: 22:48:32 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity pattern2
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/pattern2_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of pattern2
# -- Loading entity pattern2
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity sourcemultiplexer
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading entity sourcemultiplexer
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity iologic
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/iologic_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of iologic
# -- Loading entity iologic
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity prescaler
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/prescaler_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of prescaler
# -- Loading entity prescaler
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity vgacontroller
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/vgacontroller_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of vgacontroller
# -- Loading entity vgacontroller
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity top_VGA
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../vhdl/top_VGA_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of top_VGA
# -- Loading entity top_VGA
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_top_VGA
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:33 on Mar 28,2018
# vcom -reportprogress 300 ../tb/tb_top_VGA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture sim of tb_top_VGA
# -- Loading entity tb_top_VGA
# End time: 22:48:33 on Mar 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
