design space explor tool byorisc configur processor famili nikolao kavvadia independ scientist kornarou lamia greec email niko spiridon nikolaidi depart physic aristotl univers thessaloniki thessaloniki greec email snikolaid abstract paper byorisc build risc configur applic specif instruct set processor asip famili present byorisc vendor independ core provid extens architectur paramet baselin processor custom applic specif hard ware extens ash extens realiz multi input multi output mimo custom instruct local state load store access data memori byorisc incorpor true multi port regist file overhead custom instruct decod scalabl data forward mechan design decis byorisc provid uniqu combin featur allow architectur testb seamless rapid develop high perform asip perform characterist byorisc implement vendor independ core evalu asic fpga implement prove provid viabl solut fpga base system chip design case studi imag process pipelin present highlight process util byorisc custom processor peak perform speedup observ averag perform speedup xilinx virtex target achiev addit byorisc outperform experiment vliw architectur name vex wide configur number data intens applic kernel introduct work contemporari embed system design involv configur extens processor core xilinx altera nio offer architectur custom possibl configur lie tune chitectur paramet extens refer tight coupl modif singl multi cycl pipelin version custom function unit loos coupl acceler direct integr processor pipelin work advoc custom instruct coprocessor approach consid simultan formal problem form level partit disciplin approach generat extens processor xtensa augment cis combin vliw simd fuse chain oper xtensa framework high autom featur rich simultan generat product processor disjoint optim mimo cis consid generat process divid distinct stage object generat design custom coprocessor arm optimod input output function unit mip corextend intern regist storag molen relev approach extend basic architectur powerpc instruct interfac configur number loos coupl custom comput unit molen permit simultan oper processor core unit usabl optimiz ing fine grain program region specif coprocessor paradigm control data communic overhead prohibit implement extens irregular code molen xilinx microblaz vendor specif core coprocessor paradigm communic interfac name fsl fast simplex link microblaz special instruct exchang control data fifo interfac processor core extens unit establish concurr oper core unit extens design consider requir design approach suitabl acceler coars grain program region nio soft processor stand closer byorisc approach nio well defin tight coupl terfac unit embed processor pipelin specif opcod reserv nio instruct set architectur enabl oper approach increment enhanc base nio architectur suffer problem perform acceler achiev legaci instruct encod pose limit cis limit read write programm visibl operand work allow extens processor unit execut custom function input three output approach step forward nio limit limit macroinstruct encod space byorisc overcom problem usag intrins decod phase byorisc architectur overcom afor mention problem byorisc enabl larg mimo oper cluster typic input output operand util configur multi port regist file negat instruct encod runtim behavior instruct decod addit pipelin stage requir predecod regist operand cis scalabl data forward architectur elimin hardwar interlock allow close schedul issu success cis pipelin extend multipl execut stage design configur time demand map mimo cis pipelin ash set cis configur time featur combin servic arbitrari overhead cis processor uniqu testb develop asip map asic fpga platform work establish contribut novel processor famili name aim serv vendor independ infrastructur develop asip byorisc clean orthogon architectur architectur experiment futur asip data intens process task help assist design space exlor tool name yardstick rest paper organ byorisc architectur present detail discuss custom instruct generat yardstick dse design space explor tool discuss area time character asic fpga implementa tion byorisc processor byorisc base system acceler imag process applic set compar parameter vliw architectur final summar paper byorisc architectur key issu success soc design involv asip eas applic develop correspond platform fulli support high level compil languag asip provid contain set primit oper exampl instruct set sabr risc processor includ integ instruct fulli support ansi integ subset concept appli industri architectur microblaz nio modern embed soft processor fundament risc instruct set impli develop under architectur common processor variat order sustain code reus minim applic compat requir tool stabil proper instruct set partit customiz processor famili defin base coprocessor custom subset base instruct set compris primit instruct support processor variant well deriv instruct direct binari releas softwar develop gcc port simul toolkit byorisc http misc byorisc demo zip implement hardwar emul embed softwar overview byorisc applic customiz proce sor byorisc architectur encompass char acterist bit instruct data word length cacheless har vard memori architectur base instruct set compris primit deriv instruct distinct primari opcod extens configur number execut pipelin stage total number pipelin stage byorisc mini mum support cis multipl execut stage cis option support zolc overhead loop control architectur elimin loop ing overhead nest loop structur arbitrari complex regist file size configur minimum maximum entri configur number read write reg ister file port interfac specif incorpor tight coupl local coprocessor applic specif hardwar tension design synchron read ram storag instruct data predecod conceptu diagram byorisc architectur high light constitu compon fig fig conceptu diagram byorisc architectur instruct format byorisc instruct format fig sign maximum orthogon order simplifi support byorisc archc simul xirisc vhdl model integr byorisc vhdl model interfac simpcon specif http project simpcon develop instruct decod hardwar reason instruct field format start bit byte boundari type convers instruct cvt subdivid secondari opcod subfield sign bitwidth sourc destin operand fig byorisc instruct format distinct format base instruct repertoir fmt instruct sourc destin regist operand fmt shift mediat constant fmt access bit immedi fmt jump instruct fmt type convers oper coprocessor instruct deriv mip specif follow fmt cis encod fmt ciocc field denot specif occurr usag asip target applic byorisc instruct set byorisc instruct set share characterist typ ical load store machin dlx mip requir orthogon instruct encod direct access larg opcod space programm visibl regist set limit size operand arithmet instruct bit lli lhi loli instruct allow encod halfword size immedi bit tabl summar instruct set instruct set subdivid instruct group arithmet load store multipli divis logic set comparison constant load type convers control transfer procedur call coprocessor access custom instruct group denot minim byorisc support instruct direct hardwar add addu subu xor lli lhi loli srav srlv sllv slt sltu bnez beqz halt custom instruct support byorisc processor decod custom instruct decod cis concept secondari instruct decod sid introduc sid variant concept environ substitut interpret microinstruc tion sid appli techniqu program macroinstruct programm invis regist predecod operand address sid oper take place par tial decod stage preced actual stage base instruct cis identifi base opcod msbs sid stage resid lookup tabl lut tabl byorisc predefin instruct set mnemon type descript lli lhi loli halfword load lower upper lower lbu lhu load store sign unsign byte halfword regist add addu subu arithmet oper regist result write cvt convert type transfer regist mul mulu multipli div divu divid xor logic oper regist write result regist srav srlv sllv shift regist operand sra srl sll shift seq sne slt sltu sle sleu compar regist set regist condit direct indirect uncondit jump bnez beqz condit branch jal jump link address procedur call wcx coprocessor interfac instruct syscal break halt softwar interrupt instruct input output regist operand address specif occurr user program lut address ciocc field fmt instruct entri sid lut partit fig number regist integ regist file maximum allow number input output operand dstno srcni regist address output input operand write read enabl vector input operand correspond fig sid lookup tabl entri format requir input output regist operand sid lut entri width log simplifi log typic case byorisc testb architectur entri width bit impli alloc block ram spartan fpga technolog process storag bit realiz entri bit wide lut special singl read port block ram configur mode access operand mimo custom instruct operand interfac byorisc regist resourc datapath provid suffici bandwidth order compromis perform benefit tight coupl ash context approach involv util multi port regist file mprf cycl overhead access regist topolog mprf involv monolith regist file singl regist bank multiplex network direct read write access regist requir interconnect network includ full crossbar switch permut network solut prove feasibl asic process contemporari fine grain fpgas deep multiplex stage problemat term formanc dedic resourc cluster regist file block storag singl reg ister copi general block memori assum requir read write port alloc singl entri live variabl topolog advantag requir multiplex regist address decod simultan access regist sustain case regist map physic block resourc regist alloc algorithm minim conflict creat multipl copi variabl third solut regist file compris block ram maintain maximum number multipl copi topolog overhead access regist operand ensur demand block storag resourc prove overwhelm small fpga devic memori bank store regist block ram underutil mprf generat mprfgen byorisc toolchain freeli sourc code mprfgen approach test xilinx xst mprf generat report data memori access byorisc processor tight coupl ash direct access data mem ori regular oper context local fsmd finit state machin datapath capabl allow incorpor arbitrari number combin load store oper cis elimin imposit pipelin bubbl singl data memori transfer allow processor cycl compris base instruct activ time microarchitectur byorisc processor configur space byorisc processor promin characterist byorisc architectur multi parametr space compos paramet user defin configur microarchi tectur descript prior logic synthesi paramet set tabl integr zolc architectur zolc overhead loop control support arbitrari loop structur multipl entri multipl exit node integr instruct fetch stage embed misc tabl configur space byorisc microarchitectur paramet descript support custom instruct local coproc sor cop overhead loop control zolc bit immedi small imm forward full data forward scalabl regist bypass earli control flow transfer prior mem pipelin regist memsiz program data memori size raw opcod regist address width nwp nrp number regist file write read port opt enabl option featur load store instruct small data type shift instruc tion shift addit control transfer instruct cti type convers cvt hardwar multipli mul divid div addit comparison set logic instruct logic mult tpl multipli topolog singl cycl cycl latenc pipelin shifter tpl shifter topolog funnel barrel dedic shifter risc processor control flow graph cfg represent procedur target applic notion control transfer express cfg region defin loop boundari instruct list compris region data process task dpts cfg dpts distinguish backward task involv task switch decis updat loop context cfg forward task involv task switch affect loop indic zolc oper machin instruct volv loop loop updat comparison boundari valu branch entri program counter succeed dpt elimin task switch take place instruct specif dpt machin instruct requir control oper zolc purpos zolc provid proper candid target address decod unit substitut loop oper pipelin organ microarchitectur byorisc fulli implement configur stage pipelin fig organ base classic stage pipelin design encount popular embed risc primari differ compar tradit embed processor addit intermedi pipelin stage sid succeed instruct fetch preced main instruct decod stage execut stage mem perform multi cycl oper hardwar automat stall preced pipelin stage stall clock storag resourc instruct data memori regist file sid lut design synchron read oper map fpga block ram code infer stage instruct fetch program memori case zolc hardwar oper activ state correspond chosen base fig pipelin organ byorisc dpt switch decis zolc proper task entri subsequ dpt decod regist operand perform sid interim stage describ tion decod base coprocessor instruct operand fetch instruct place stage stage execut stage access cis datapath comput base instruct operand valu fetch forward full bypass data forward network primit base instruct servic alu variabl shifter branch unit basic address mode instruct regist direct addit mode introduc user defin extens option singl cycl multipli radix divid correspond deriv instruct hardwar cycl version multipli bit embed multipli xilinx fpgas spartan virtex implement subpipelin stage improv throughput stage support multi cycl oper assign task communic local coprocessor transfer data coprocessor unit interfac point multipoint bus schedul parallel core function unit mutual exclus pipelin stall mem stage load store base instruct access data memori addit cis interfac data memori oper load store special access comput state final pipelin stage respons commit destin regist operand central regist file calcul base coprocessor custom instruct scalabl regist bypass srb scheme scalabl scheme full regist bypass byorisc processor develop regist bypass specif parameter number homogen regi ter file read write port number execut pipelin stage processor abstract view propos regist bypass scheme assum processor pipelin organ incorpor instruct decod operand fetch stage read nrp regist operand npipe execut stage cess data memori typic byorisc npipe regist write stage write nwp regist operand basic assumpt execut stage receiv nrp read regist operand mprf produc result vector nwp write regist operand subsequ execut stage accept result vector preced stage width nwp regist word width read nrp forward read operand store pipelin regist previous stage final pipelin stage respons commit final result vector regist file npipe execut stage configur multi cycl execut stall previous requir number cycl bypass network produc multiplex control signal forward appropri data incorpor set multiplex select forward valu regist file read port srb hardwar compris compon nrp npipe nwp multiplex select proper forward datum read port nrp npipe nwp compar evalu multiplex control signal case support multi cycl execut result compar gate flag state complet multi cycl oper correspond pipelin stage multiplex requir control signal width nwp npipe multiplex control signal format subdivid field field pipe sel select appropri pipelin execut stage obtain intermedi result order refer regist operand read stage field sel denot specif write port enumer detail partial view stage pipelin byorisc architectur fig figur bypass network forward unit data forward multiplex well associ interconnect easili identifi mprf read port write port implement embed memori block pipelin stage regist appropri pass read data vector read operand address write operand address write data vector propag generat exn stage processor pipelin fig scalabl regist bypass byorisc processor instanc yardstick custom instruct generat tool yardstick generat select prototyp framework main role facilit design space explo ration heterogen flow asip design devel opment tool compil binari util simul debugg lack capabl yardstick illustr fig accept input ansi frontend subsequ lower machin suif assembl code direct textual form flat cdfg form term iseq instruct sequenc suif suifvm suifrm introduc physic regist suifvm machin specif dlx byorisc test instruct semant suifvm suifrm complet procedur entri exit sequenc insert stage stack frame layout high processor depend stage machin suif pass perform analys static instruct mix data type analysi classic compil scalar optim peep hole match base code select pass appli assembl level code macro expand instrument profil convert iseq propriat salto pass target architectur work salto backend librari develop assembl code process target machin binari util auto generat binutil port correspond archc model elf execut instruct cycl accur simul altern iseq file generat compil dump direct compil target machin case modifi version machin suif basic block profil automat convert subset pass execut low level code nativ machin generat process take place optim well select order drive generat target specif call bxir build compil simul form dynam profil applic bxir entri input output area demand fraction latenc requir cycl hardwar erat general level oper assum implement dedic hardwar oper latenc area metric scale domin oper bxir specif hardwar multipli divid number generat method implement involv identif mimo miso multipl input singl output cis user defin constraint method maxmiso identifi maxim subgraph singl output node linear complex algorithm miso explor constraint mimo generat prune polici fast heurist employ assum perform gain provid pattern higher subgraph user disabl option appli exponenti complex algorithm valid subgraph enumer select optim knapsack base greedi method base predefin prioriti metric implement graph isomorph identifi uniqu pattern appli graph subgraph iso monoton properti convex subgraph speedup model prove formal morphism identifi pattern correspond uniqu extens unit servic subset generat instruct match process account individ ual opcod resourc class instruct opcod class match consid implement basic resourc graph isomorph algorithm graph match librari outcom yardstick input applic estim hardwar cost extens unit cycl estim applic prototyp code generat codesel map generat cis applic cycl estim archc model architectur automat link model select cis yardstick incorpor number backend engin generat ansi subset code incorpor user tool archc simul valid behavior synthes code input spark high level synthesi tool generat rtl descript hardwar gdl vcg graphviz file visual applic call graph control flow graph basic block cis extend cdfg format schedul translat dataflow vhdl export xml format support agg attribut graph transform system iii perform area character repres byorisc order evalu time critic path area typic byorisc processor configur instanc parameter vhdl model processor direct vpp vhdl preprocessor order parameter actual vhdl model testbench code pck fio packag printf style output complet vhdl model byorisc amount line code loc subdivid class depict tabl iii model assum exist dummi librari implement alpha blend popul count clip count lead zero manual design test author complet file list byorisc sampl websit byorisc core experi box configur includ instruct block ram memori exclud data memori instanti byorisc system support cis addit instruct divis type convers auxiliari comparison pipelin cycl multipli funnel project vpp webtool freesic tabl iii line code vhdl model byorisc class descript loc vhdl rtl code pass vpp prefix vhdl rtl code vpp vhdl rtl code sampl system testbench code synthesiz includ pck fio total shifter instanti size separ cacheless instruct data memori model support primari opcod input output operand physic regist skeleton unit configur perform permut input output plain wire case time area requir esti mate help mentor leonardospectrum asic xilinx webpack ise fpga synthesi tool smallest virtex xilinx fpgas select devic speed grade incorpor lut kbit block ram bram embed datapath fig depict maximum clock frequenc estim number support read nrp write nwp regist file port chip area requir process fig number execut pipelin stage set automat pipelin cis multipl execut stage consid standard cell vlsi stm virtex devic fig maximum clock frequenc byorisc processor base byorisc forward requir lut bram block remain unchang configur fig fig yardstick prototyp framework figur number read write port escal chip area fpga devic time term lut total lut resourc byorisc support cis input output high demand bram bram requir base byorisc asic process account regist file area correspond rang three time compar baselin case figur gate addit full data forward network decreas maximum clock frequenc contrari asic process perform degrad measur differ maximum clock frequenc configur full data forward measur fpga case studi imag process pipelin order evalu perform byorisc architectur realist applic imag process pipelin ipp encod flow ipp fig process level greyscal age compris three applic kernel fsdither floyd steinberg dither error diffus bilevel imag pack halfton imag packer fold lossless compress bilevel imag xteaenc xtea encrypt compl mentari pipelin data decompress involv applic kernel htunpack halfton imag unpack xtea decod xteadec order hilbert curv generat applic ipp evalu critic basic block applic identifi tabl block compris total ipp encod flow dynam instruct cycl suffici generat standard cell vlsi stm virtex devic fig chip area byorisc processor fig imag process flow compris dither data pack xtea encrypt cis account perform critic basic block earli measur speedup potenti comput asap schedul unlimit resourc static analysi iseq level enhanc version asapalap tool extend version cdfgtool time critic basic block metric measur max ilp maximum parallel control step schedul cstep number control step perform schedul avg ilp averag oper level parallel calcu late num cstep num num ber oper correspond basic block fig detail three quantiti calcul critic basic block ipp applic observ except fsdither maximum parallel indic perform potenti mimo generat greedi selector cycl gain prioriti metric summari identifi cis tabl time critic basic block ipp applic applic instruct est dynam cycl applic fsdither fsdither htpack xteaenc fig metric intrins parallel hot basic block ipp applic tabl column denot identifi second provid number input output constant operand column provid measur cycl gain increment speedup compar base case cis softwar cycl cycl requir sequenti implement byorisc hardwar cycl cycl requir execut estim area cis identifi yardstick constraint reduct term hardwar cycl strong oper chain group depend oper cycl evid constant shift logic bit manipul oper speedup improv expect applic set base estim averag column incr speedup applic ipp yardstick benchmark statist scenario summa rize tabl column provid measur applic set column illustr weight averag correspond estim applic metric initi cycl dynam execut cycl byorisc cis cyc cis refer metric cis enabl app speedup line illustr actual speedup achiev hardwar tabl characterist cyc gain incr speedup cyc cyc area mau estim yardstick zolc enabl dynam cycl reduc cyc cis zolc correspond applic speedup archc simul diff percentag differ line tabl actual speedup mean high level estim yardstick error zolc enabl weight speedup cycl reduct compar cis zolc expect small plicat kernel previous work speedup improv kernel entir applic fig illustr data depend graph sam ple imag process benchmark set fig sampl generat yardstick applic fsdither perform comparison vex set experi byorisc evalu parameter vliw architectur name describ detail vex toolchain target wide class embed vliw processor complet ansi compil toolset cycl accur simul vex configur singl cluster vliw machin featur configur number slot compil option enabl data orient optim aggress loop unrol vex schedul attempt schedul maximum number independ oper parallel approach optim focus group independ oper spatial independ chain data depend tem poral depend open sourc vex vex employ wide vliw architectur compar byorisc base regist file configur vex synthes xilinx download vex vex tabl vii absolut cycl count vex configur applic fsdither hilcurv htpack htunpack xteaenc xteadec ise devic iii maximum clock frequenc area demand lut datapath reveal byorisc includ correspond ash achiev clock frequenc area requir lut addit lut cis unit block ram byorisc half lut half bram resourc multi port regist file vex distribut lut ram implement regist file safe assum maximum clock frequenc vex oper processor figur illustr relat cycl count base byorisc byorisc identifi cis vex configur tabl vii exact cycl vex correspond count byorisc tabl initi cycl cyc cis correspond observ initi cycl byorisc higher risc vex configur applic compact encod byorisc base byorisc instruct essenti compris primit oper side effect weight speedup achiev vex compar wide wide configur half achiev speedup concept byorisc byorisc outperform applic vex achiev better hilcurv benchmark wide configur fig relat cycl count byorisc vex configur conclus paper configur byorisc processor archi tectur present byorisc well suit tabl summari benchmark statist descript applic fsdither hilcurv htpack htunpack xteaenc xteadec weight averag initi cycl cyc cis app speedup vhdl sim app speedup yardstick est cyc cis zolc app speedup cis zolc sim diff design space explor scalabl exampl multi port regist file scalabl data forward architectur byorisc processor allow investig possibl ash integr hard ware character refer byorisc model prove approach feasibl moder size fpgas case studi imag process applic set explor implement unveil potenti acceler compar baselin processor byorisc perform well academ vliw architectur name vex test applic vex wide configur dse enabl yardstick compil simul agnost infrastructur applic analysi perform estim generat yardstick impact regist alloc ash local storag priorit select qualiti cis generat input output constraint investig aforement benchmark set yardstick esti mation actual perform refer gonzalez xtensa configur extens processor ieee micro mar apr sirowi lonardi vahid level microprocessor acceler partit proc design autom test europ conf nice franc apr goodwin petkov automat generat applic specif processor proc int conf compil architectur synthesi embed system san jose california usa oct clark blome chu mahlk bile flautner architectur framework transpar instruct set custom embed processor proc int symp comput architectur madison wisconsin usa jun halfil mip embrac configur technolog microprocessor report march leuper karuri kraemer pandey design flow configur embed processor base optim instruct set extens synthesi proc design autom test europ conf mess munich germani mar vassiliadi wong gaydadjiev bertel kuzmanov panaint molen polymorph processor ieee tran comput nov rosing connect custom microblaz soft processor fast simplex link fsl channel chen maskel multipl input multipl output func tion extens risc base extens processor architectur comput system arc ser lectur note comput scienc grass sick waldschmidt springer berlin heidelberg kavvadia nikolaidi byorisc configur processor famili proceed ifip ieee vlsi soc intern confer larg scale integr rhode island greec octob yardstick autom tool custom processor develop present univers booth design autom test europ conf nice franc apr chappel macarthur preston olmstead flint sullivan exploit real time fpga base adapt system tech nolog real time sensor fusion generat automot safeti system proceed design autom test europ conf ser washington usa kavvadia nikolaidi elimin overhead oper complex loop structur embed microprocessor ieee tran comput feb campi canegallo guerrieri reusabl bit vliw risc core proceed european solid state circuit conf villach austria septemb smotherman histori microprogram septemb http mark saghir naous configur multi port regist file architectur soft core processor proc int workshop appli reconfigur comput mangaratiba rio janeiro brazil mar laforest steffan effici multi port memori fpgas proceed annual acm sigda intern symposium field programm gate array ser fpga mon terey california usa kavvadia nikolaidi scalabl regist bypass fpga base processor microprocessor microsystem oct nov smith holloway machin suif compil http hube softwar rohou salto system assembl languag transform optim http cap project salto alippi fornaciari pozzi sami dag base design approach reconfigur vliw processor proc design autom test europ conf munich germani mar kavvadia nikolaidi autom instruct set extens embed processor applic mpeg video encod proc int conf applic specif system architectur processor samo greec jul pozzi atasu ienn exact approxim algorithm extens embed processor instruct set ieee tran cad integr circ syst jul pothineni kumar paul applic specif datapath extens distribut function unit proc int conf vlsi design bangalor india jan verma brisk ienn rethink custom ise identifi cation processor agnost method proceed intern confer compil architectur synthesi embed system ser case salzburg austria foggia vflib graph match librari mar http graph vflib spark hls tool homepag http spark sander vcg http ander html html graphviz http cdfg toolset http cdfg agg transform system http agg fisher faraboschi young embed comput vliw approach architectur compil tool morgan kaufmann decemb http book 