DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_0"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 509,0
)
(Instance
name "U_1"
duLibraryName "gates"
duName "or2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 531,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\control@unit\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\control@unit\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\control@unit"
)
(vvPair
variable "d_logical"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\controlUnit"
)
(vvPair
variable "date"
value "23.05.2023"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "entity_name"
value "controlUnit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "noah.penchere"
)
(vvPair
variable "graphical_source_date"
value "23.05.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2330806"
)
(vvPair
variable "graphical_source_time"
value "09:32:36"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2330806"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "HEIRV32_MC"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/CAr/HEIRV32/MultiCycle/work"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "controlUnit"
)
(vvPair
variable "month"
value "mai"
)
(vvPair
variable "month_long"
value "mai"
)
(vvPair
variable "p"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\control@unit\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\controlUnit\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "09:32:36"
)
(vvPair
variable "unit"
value "controlUnit"
)
(vvPair
variable "user"
value "noah.penchere"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 326,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "2000,28625,3500,29375"
)
(Line
uid 12,0
sl 0
ro 270
xt "3500,29000,4000,29000"
pts [
"3500,29000"
"4000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-1200,28400,1000,29600"
st "clk"
ju 2
blo "1000,29400"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,-2800,35000,-2000"
st "clk        : std_ulogic
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "2000,30625,3500,31375"
)
(Line
uid 26,0
sl 0
ro 270
xt "3500,31000,4000,31000"
pts [
"3500,31000"
"4000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "-900,30400,1000,31600"
st "en"
ju 2
blo "1000,31400"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,-2000,35000,-1200"
st "en         : std_ulogic
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "2000,38625,3500,39375"
)
(Line
uid 40,0
sl 0
ro 270
xt "3500,39000,4000,39000"
pts [
"3500,39000"
"4000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-2900,38400,1000,39600"
st "funct3"
ju 2
blo "1000,39400"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
lang 11
decl (Decl
n "funct3"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,-1200,45000,-400"
st "funct3     : std_ulogic_vector(2 DOWNTO 0)
"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "2000,40625,3500,41375"
)
(Line
uid 54,0
sl 0
ro 270
xt "3500,41000,4000,41000"
pts [
"3500,41000"
"4000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "-2900,40400,1000,41600"
st "funct7"
ju 2
blo "1000,41400"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
lang 11
decl (Decl
n "funct7"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,-400,35000,400"
st "funct7     : std_ulogic
"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "2000,42625,3500,43375"
)
(Line
uid 68,0
sl 0
ro 270
xt "3500,43000,4000,43000"
pts [
"3500,43000"
"4000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "-900,42400,1000,43600"
st "op"
ju 2
blo "1000,43400"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
lang 11
decl (Decl
n "op"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,400,45000,1200"
st "op         : std_ulogic_vector(6 DOWNTO 0)
"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "2000,32625,3500,33375"
)
(Line
uid 82,0
sl 0
ro 270
xt "3500,33000,4000,33000"
pts [
"3500,33000"
"4000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "-1100,32400,1000,33600"
st "rst"
ju 2
blo "1000,33400"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,1200,35000,2000"
st "rst        : std_ulogic
"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "2000,15625,3500,16375"
)
(Line
uid 96,0
sl 0
ro 270
xt "3500,16000,4000,16000"
pts [
"3500,16000"
"4000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "-1800,15400,1000,16600"
st "zero"
ju 2
blo "1000,16400"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
lang 11
decl (Decl
n "zero"
t "std_ulogic"
o 7
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,35000,2800"
st "zero       : std_ulogic
"
)
)
*15 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "89500,38625,91000,39375"
)
(Line
uid 110,0
sl 0
ro 270
xt "89000,39000,89500,39000"
pts [
"89000,39000"
"89500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "92000,38400,99300,39600"
st "ALUControl"
blo "92000,39400"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
lang 11
decl (Decl
n "ALUControl"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,45000,3600"
st "ALUControl : std_ulogic_vector(2 DOWNTO 0)
"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "89500,40625,91000,41375"
)
(Line
uid 124,0
sl 0
ro 270
xt "89000,41000,89500,41000"
pts [
"89000,41000"
"89500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "92000,40400,97400,41600"
st "ALUSrcA"
blo "92000,41400"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
lang 11
decl (Decl
n "ALUSrcA"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,45000,4400"
st "ALUSrcA    : std_ulogic_vector(1 DOWNTO 0)
"
)
)
*19 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "89500,42625,91000,43375"
)
(Line
uid 138,0
sl 0
ro 270
xt "89000,43000,89500,43000"
pts [
"89000,43000"
"89500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "92000,42400,97300,43600"
st "ALUSrcB"
blo "92000,43400"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
lang 11
decl (Decl
n "ALUSrcB"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 10
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,45000,5200"
st "ALUSrcB    : std_ulogic_vector(1 DOWNTO 0)
"
)
)
*21 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "89500,44625,91000,45375"
)
(Line
uid 152,0
sl 0
ro 270
xt "89000,45000,89500,45000"
pts [
"89000,45000"
"89500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "92000,44400,96500,45600"
st "IRWrite"
blo "92000,45400"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
lang 11
decl (Decl
n "IRWrite"
t "std_ulogic"
o 11
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,35000,6000"
st "IRWrite    : std_ulogic
"
)
)
*23 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "89500,19625,91000,20375"
)
(Line
uid 166,0
sl 0
ro 270
xt "89000,20000,89500,20000"
pts [
"89000,20000"
"89500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "92000,19400,96800,20600"
st "PCWrite"
blo "92000,20400"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
lang 11
decl (Decl
n "PCWrite"
t "std_ulogic"
o 12
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,35000,6800"
st "PCWrite    : std_ulogic
"
)
)
*25 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "89500,48625,91000,49375"
)
(Line
uid 180,0
sl 0
ro 270
xt "89000,49000,89500,49000"
pts [
"89000,49000"
"89500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "92000,48400,96000,49600"
st "adrSrc"
blo "92000,49400"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
lang 11
decl (Decl
n "adrSrc"
t "std_uLogic"
o 13
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,35000,7600"
st "adrSrc     : std_uLogic
"
)
)
*27 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "89500,50625,91000,51375"
)
(Line
uid 194,0
sl 0
ro 270
xt "89000,51000,89500,51000"
pts [
"89000,51000"
"89500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "92000,50400,96500,51600"
st "immSrc"
blo "92000,51400"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
lang 11
decl (Decl
n "immSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 14
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,45000,8400"
st "immSrc     : std_ulogic_vector(1 DOWNTO 0)
"
)
)
*29 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "89500,52625,91000,53375"
)
(Line
uid 208,0
sl 0
ro 270
xt "89000,53000,89500,53000"
pts [
"89000,53000"
"89500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
)
xt "92000,52400,97700,53600"
st "memWrite"
blo "92000,53400"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 217,0
lang 11
decl (Decl
n "memWrite"
t "std_ulogic"
o 15
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,35000,9200"
st "memWrite   : std_ulogic
"
)
)
*31 (PortIoOut
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "89500,54625,91000,55375"
)
(Line
uid 222,0
sl 0
ro 270
xt "89000,55000,89500,55000"
pts [
"89000,55000"
"89500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
)
xt "92000,54400,96700,55600"
st "regwrite"
blo "92000,55400"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 231,0
lang 11
decl (Decl
n "regwrite"
t "std_ulogic"
o 16
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,35000,10000"
st "regwrite   : std_ulogic
"
)
)
*33 (PortIoOut
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "89500,56625,91000,57375"
)
(Line
uid 236,0
sl 0
ro 270
xt "89000,57000,89500,57000"
pts [
"89000,57000"
"89500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "92000,56400,97300,57600"
st "resultSrc"
blo "92000,57400"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 245,0
lang 11
decl (Decl
n "resultSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 17
suid 17,0
)
declText (MLText
uid 246,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,45000,10800"
st "resultSrc  : std_ulogic_vector(1 DOWNTO 0)
"
)
)
*35 (Grouping
uid 283,0
optionalChildren [
*36 (CommentText
uid 285,0
shape (Rectangle
uid 286,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,4000,73000,5000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 287,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "56200,4000,68100,5000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 288,0
shape (Rectangle
uid 289,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,0,77000,1000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 290,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "73200,0,76200,1000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 291,0
shape (Rectangle
uid 292,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,2000,73000,3000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 293,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "56200,2000,66200,3000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 294,0
shape (Rectangle
uid 295,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,2000,56000,3000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 296,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "52200,2000,54300,3000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 297,0
shape (Rectangle
uid 298,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,1000,93000,5000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 299,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "73200,1200,82600,2200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 300,0
shape (Rectangle
uid 301,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,0,93000,1000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 302,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "77200,0,78800,1000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 303,0
shape (Rectangle
uid 304,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,0,73000,2000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 305,0
va (VaSet
fg "32768,0,0"
)
xt "57350,400,67650,1600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 306,0
shape (Rectangle
uid 307,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,3000,56000,4000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 308,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "52200,3000,54300,4000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 309,0
shape (Rectangle
uid 310,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,4000,56000,5000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 311,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "52200,4000,54900,5000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 312,0
shape (Rectangle
uid 313,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,3000,73000,4000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 314,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "56200,3000,71400,4000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 284,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "52000,0,93000,5000"
)
oxt "14000,66000,55000,71000"
)
*46 (SaComponent
uid 509,0
optionalChildren [
*47 (CptPort
uid 497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 498,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,15625,47000,16375"
)
tg (CPTG
uid 499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 500,0
va (VaSet
isHidden 1
)
xt "47000,15600,56500,16800"
st "in1 : std_uLogic"
blo "47000,16600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*48 (CptPort
uid 501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,19625,47000,20375"
)
tg (CPTG
uid 503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
isHidden 1
)
xt "47000,19600,56500,20800"
st "in2 : std_uLogic"
blo "47000,20600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*49 (CptPort
uid 505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 506,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "53950,17625,54700,18375"
)
tg (CPTG
uid 507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 508,0
va (VaSet
isHidden 1
)
xt "43800,17550,54000,18750"
st "out1 : std_uLogic"
ju 2
blo "54000,18550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 510,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47000,15000,54000,21000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 511,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 512,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47600,20700,50700,21700"
st "gates"
blo "47600,21500"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 513,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47600,21700,50500,22700"
st "and2"
blo "47600,22500"
tm "CptNameMgr"
)
*52 (Text
uid 514,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "47600,21700,50100,22700"
st "U_0"
blo "47600,22500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 515,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 516,0
text (MLText
uid 517,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "47000,24600,61100,25600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 518,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "47250,19250,48750,20750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*53 (SaComponent
uid 531,0
optionalChildren [
*54 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "61585,17625,62335,18375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
isHidden 1
)
xt "62557,17250,64857,18450"
st "in1"
blo "62557,18250"
)
s (Text
uid 541,0
va (VaSet
isHidden 1
)
xt "62557,18450,62557,18450"
blo "62557,18450"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*55 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61584,21625,62334,22375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
isHidden 1
)
xt "62557,21250,64857,22450"
st "in2"
blo "62557,22250"
)
s (Text
uid 542,0
va (VaSet
isHidden 1
)
xt "62557,22450,62557,22450"
blo "62557,22450"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*56 (CptPort
uid 527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 528,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "69000,19625,69750,20375"
)
tg (CPTG
uid 529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 530,0
va (VaSet
isHidden 1
)
xt "65000,19250,68000,20450"
st "out1"
ju 2
blo "68000,20250"
)
s (Text
uid 543,0
va (VaSet
isHidden 1
)
xt "68000,20450,68000,20450"
ju 2
blo "68000,20450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (Or
uid 532,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "62000,17000,69000,23000"
)
showPorts 0
oxt "35000,14000,42000,20000"
ttg (MlTextGroup
uid 533,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 534,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "62600,22700,65700,23700"
st "gates"
blo "62600,23500"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 535,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "62600,23700,64800,24700"
st "or2"
blo "62600,24500"
tm "CptNameMgr"
)
*59 (Text
uid 536,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "62600,23700,65100,24700"
st "U_1"
blo "62600,24500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 537,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 538,0
text (MLText
uid 539,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "62000,25600,76100,26600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 540,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "62250,21250,63750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*60 (Net
uid 544,0
decl (Decl
n "out1"
t "std_uLogic"
o 18
suid 18,0
)
declText (MLText
uid 545,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12000,38500,12800"
st "SIGNAL out1       : std_uLogic
"
)
)
*61 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "4000,29000,14000,29000"
pts [
"4000,29000"
"14000,29000"
]
)
start &1
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "6000,27800,8200,29000"
st "clk"
blo "6000,28800"
tm "WireNameMgr"
)
)
on &2
)
*62 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "4000,31000,14000,31000"
pts [
"4000,31000"
"14000,31000"
]
)
start &3
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "6000,29800,7900,31000"
st "en"
blo "6000,30800"
tm "WireNameMgr"
)
)
on &4
)
*63 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,39000,14000,39000"
pts [
"4000,39000"
"14000,39000"
]
)
start &5
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "6000,37800,14200,39000"
st "funct3 : (2:0)"
blo "6000,38800"
tm "WireNameMgr"
)
)
on &6
)
*64 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "4000,41000,14000,41000"
pts [
"4000,41000"
"14000,41000"
]
)
start &7
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "6000,39800,9900,41000"
st "funct7"
blo "6000,40800"
tm "WireNameMgr"
)
)
on &8
)
*65 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,43000,14000,43000"
pts [
"4000,43000"
"14000,43000"
]
)
start &9
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "6000,41800,12200,43000"
st "op : (6:0)"
blo "6000,42800"
tm "WireNameMgr"
)
)
on &10
)
*66 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "4000,33000,14000,33000"
pts [
"4000,33000"
"14000,33000"
]
)
start &11
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "6000,31800,8100,33000"
st "rst"
blo "6000,32800"
tm "WireNameMgr"
)
)
on &12
)
*67 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "4000,16000,47000,16000"
pts [
"4000,16000"
"47000,16000"
]
)
start &13
end &47
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "6000,14800,8800,16000"
st "zero"
blo "6000,15800"
tm "WireNameMgr"
)
)
on &14
)
*68 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,39000,89000,39000"
pts [
"89000,39000"
"79000,39000"
]
)
start &15
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "88000,37800,98900,39000"
st "ALUControl : (2:0)"
blo "88000,38800"
tm "WireNameMgr"
)
)
on &16
)
*69 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,41000,89000,41000"
pts [
"89000,41000"
"79000,41000"
]
)
start &17
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "88000,39800,97700,41000"
st "ALUSrcA : (1:0)"
blo "88000,40800"
tm "WireNameMgr"
)
)
on &18
)
*70 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,43000,89000,43000"
pts [
"89000,43000"
"79000,43000"
]
)
start &19
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "88000,41800,97600,43000"
st "ALUSrcB : (1:0)"
blo "88000,42800"
tm "WireNameMgr"
)
)
on &20
)
*71 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "79000,45000,89000,45000"
pts [
"89000,45000"
"79000,45000"
]
)
start &21
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "88000,43800,92500,45000"
st "IRWrite"
blo "88000,44800"
tm "WireNameMgr"
)
)
on &22
)
*72 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "69000,20000,89000,20000"
pts [
"89000,20000"
"69000,20000"
]
)
start &23
end &56
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "88000,18800,92800,20000"
st "PCWrite"
blo "88000,19800"
tm "WireNameMgr"
)
)
on &24
)
*73 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "79000,49000,89000,49000"
pts [
"89000,49000"
"79000,49000"
]
)
start &25
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
)
xt "88000,47800,92000,49000"
st "adrSrc"
blo "88000,48800"
tm "WireNameMgr"
)
)
on &26
)
*74 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,51000,89000,51000"
pts [
"89000,51000"
"79000,51000"
]
)
start &27
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
)
xt "88000,49800,96800,51000"
st "immSrc : (1:0)"
blo "88000,50800"
tm "WireNameMgr"
)
)
on &28
)
*75 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "79000,53000,89000,53000"
pts [
"89000,53000"
"79000,53000"
]
)
start &29
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
)
xt "88000,51800,93700,53000"
st "memWrite"
blo "88000,52800"
tm "WireNameMgr"
)
)
on &30
)
*76 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "79000,55000,89000,55000"
pts [
"89000,55000"
"79000,55000"
]
)
start &31
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
)
xt "88000,53800,92700,55000"
st "regwrite"
blo "88000,54800"
tm "WireNameMgr"
)
)
on &32
)
*77 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,57000,89000,57000"
pts [
"89000,57000"
"79000,57000"
]
)
start &33
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
)
xt "88000,55800,97600,57000"
st "resultSrc : (1:0)"
blo "88000,56800"
tm "WireNameMgr"
)
)
on &34
)
*78 (Wire
uid 546,0
shape (OrthoPolyLine
uid 547,0
va (VaSet
vasetType 3
)
xt "53950,18000,62335,18000"
pts [
"53950,18000"
"62335,18000"
]
)
start &49
end &54
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 549,0
va (VaSet
isHidden 1
)
xt "55950,16800,66150,18000"
st "out1 : std_uLogic"
blo "55950,17800"
tm "WireNameMgr"
)
)
on &60
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *79 (PackageList
uid 315,0
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 316,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*81 (MLText
uid 317,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 318,0
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 319,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*83 (Text
uid 320,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*84 (MLText
uid 321,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*85 (Text
uid 322,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*86 (MLText
uid 323,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*87 (Text
uid 324,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*88 (MLText
uid 325,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1056"
viewArea "-11668,-19860,103456,41340"
cachedDiagramExtent "-2900,-5200,99300,57600"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,0"
lastUid 551,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*90 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*91 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*93 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*94 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*96 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*97 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*99 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*100 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*102 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*103 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*105 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*107 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*109 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,-5200,27400,-4000"
st "Declarations"
blo "20000,-4200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,-4000,23700,-2800"
st "Ports:"
blo "20000,-3000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,-5200,25200,-4000"
st "Pre User:"
blo "20000,-4200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,-5200,20000,-5200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,10800,29500,12000"
st "Diagram Signals:"
blo "20000,11800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,-5200,26400,-4000"
st "Post User:"
blo "20000,-4200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,-5200,20000,-5200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 18,0
usingSuid 1
emptyRow *110 (LEmptyRow
)
uid 328,0
optionalChildren [
*111 (RefLabelRowHdr
)
*112 (TitleRowHdr
)
*113 (FilterRowHdr
)
*114 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*115 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*116 (GroupColHdr
tm "GroupColHdrMgr"
)
*117 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*118 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*119 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*120 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*121 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*122 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*123 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 247,0
)
*124 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 249,0
)
*125 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "funct3"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 251,0
)
*126 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "funct7"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 253,0
)
*127 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "op"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 255,0
)
*128 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 6,0
)
)
uid 257,0
)
*129 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "zero"
t "std_ulogic"
o 7
suid 7,0
)
)
uid 259,0
)
*130 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ALUControl"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 261,0
)
*131 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ALUSrcA"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 263,0
)
*132 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ALUSrcB"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 10
suid 10,0
)
)
uid 265,0
)
*133 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "IRWrite"
t "std_ulogic"
o 11
suid 11,0
)
)
uid 267,0
)
*134 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "PCWrite"
t "std_ulogic"
o 12
suid 12,0
)
)
uid 269,0
)
*135 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "adrSrc"
t "std_uLogic"
o 13
suid 13,0
)
)
uid 271,0
)
*136 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "immSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 14
suid 14,0
)
)
uid 273,0
)
*137 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "memWrite"
t "std_ulogic"
o 15
suid 15,0
)
)
uid 275,0
)
*138 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "regwrite"
t "std_ulogic"
o 16
suid 16,0
)
)
uid 277,0
)
*139 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "resultSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 17
suid 17,0
)
)
uid 279,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 18
suid 18,0
)
)
uid 550,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 341,0
optionalChildren [
*141 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *142 (MRCItem
litem &110
pos 18
dimension 20
)
uid 343,0
optionalChildren [
*143 (MRCItem
litem &111
pos 0
dimension 20
uid 344,0
)
*144 (MRCItem
litem &112
pos 1
dimension 23
uid 345,0
)
*145 (MRCItem
litem &113
pos 2
hidden 1
dimension 20
uid 346,0
)
*146 (MRCItem
litem &123
pos 0
dimension 20
uid 248,0
)
*147 (MRCItem
litem &124
pos 1
dimension 20
uid 250,0
)
*148 (MRCItem
litem &125
pos 2
dimension 20
uid 252,0
)
*149 (MRCItem
litem &126
pos 3
dimension 20
uid 254,0
)
*150 (MRCItem
litem &127
pos 4
dimension 20
uid 256,0
)
*151 (MRCItem
litem &128
pos 5
dimension 20
uid 258,0
)
*152 (MRCItem
litem &129
pos 6
dimension 20
uid 260,0
)
*153 (MRCItem
litem &130
pos 7
dimension 20
uid 262,0
)
*154 (MRCItem
litem &131
pos 8
dimension 20
uid 264,0
)
*155 (MRCItem
litem &132
pos 9
dimension 20
uid 266,0
)
*156 (MRCItem
litem &133
pos 10
dimension 20
uid 268,0
)
*157 (MRCItem
litem &134
pos 11
dimension 20
uid 270,0
)
*158 (MRCItem
litem &135
pos 12
dimension 20
uid 272,0
)
*159 (MRCItem
litem &136
pos 13
dimension 20
uid 274,0
)
*160 (MRCItem
litem &137
pos 14
dimension 20
uid 276,0
)
*161 (MRCItem
litem &138
pos 15
dimension 20
uid 278,0
)
*162 (MRCItem
litem &139
pos 16
dimension 20
uid 280,0
)
*163 (MRCItem
litem &140
pos 17
dimension 20
uid 551,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 347,0
optionalChildren [
*164 (MRCItem
litem &114
pos 0
dimension 20
uid 348,0
)
*165 (MRCItem
litem &116
pos 1
dimension 50
uid 349,0
)
*166 (MRCItem
litem &117
pos 2
dimension 100
uid 350,0
)
*167 (MRCItem
litem &118
pos 3
dimension 50
uid 351,0
)
*168 (MRCItem
litem &119
pos 4
dimension 100
uid 352,0
)
*169 (MRCItem
litem &120
pos 5
dimension 100
uid 353,0
)
*170 (MRCItem
litem &121
pos 6
dimension 50
uid 354,0
)
*171 (MRCItem
litem &122
pos 7
dimension 80
uid 355,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 342,0
vaOverrides [
]
)
]
)
uid 327,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *172 (LEmptyRow
)
uid 357,0
optionalChildren [
*173 (RefLabelRowHdr
)
*174 (TitleRowHdr
)
*175 (FilterRowHdr
)
*176 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*177 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*178 (GroupColHdr
tm "GroupColHdrMgr"
)
*179 (NameColHdr
tm "GenericNameColHdrMgr"
)
*180 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*181 (InitColHdr
tm "GenericValueColHdrMgr"
)
*182 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*183 (EolColHdr
tm "GenericEolColHdrMgr"
)
*184 (LogGeneric
generic (GiElement
name "g_datawidth"
type "positive"
value "32"
)
uid 281,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 369,0
optionalChildren [
*185 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *186 (MRCItem
litem &172
pos 1
dimension 20
)
uid 371,0
optionalChildren [
*187 (MRCItem
litem &173
pos 0
dimension 20
uid 372,0
)
*188 (MRCItem
litem &174
pos 1
dimension 23
uid 373,0
)
*189 (MRCItem
litem &175
pos 2
hidden 1
dimension 20
uid 374,0
)
*190 (MRCItem
litem &184
pos 0
dimension 20
uid 282,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 375,0
optionalChildren [
*191 (MRCItem
litem &176
pos 0
dimension 20
uid 376,0
)
*192 (MRCItem
litem &178
pos 1
dimension 50
uid 377,0
)
*193 (MRCItem
litem &179
pos 2
dimension 100
uid 378,0
)
*194 (MRCItem
litem &180
pos 3
dimension 100
uid 379,0
)
*195 (MRCItem
litem &181
pos 4
dimension 50
uid 380,0
)
*196 (MRCItem
litem &182
pos 5
dimension 50
uid 381,0
)
*197 (MRCItem
litem &183
pos 6
dimension 80
uid 382,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 370,0
vaOverrides [
]
)
]
)
uid 356,0
type 1
)
activeModelName "BlockDiag"
)
